Fitter report for DE0_Nano_SoC
Wed Apr 17 11:44:00 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Apr 17 11:44:00 2019       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; DE0_Nano_SoC                                ;
; Top-level Entity Name           ; DE0_Nano_SoC_top_level                      ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 6,405 / 15,880 ( 40 % )                     ;
; Total registers                 ; 7461                                        ;
; Total pins                      ; 196 / 314 ( 62 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 2,764,800 ( 0 % )                       ;
; Total RAM Blocks                ; 0 / 270 ( 0 % )                             ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 5 ( 0 % )                               ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA4U23C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.4%      ;
;     Processor 3            ;   8.4%      ;
;     Processor 4            ;   8.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                         ; Action     ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                             ; Destination Port         ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                    ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                             ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ctr[10]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ctr[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; ctr[12]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ctr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr[11]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr[11]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr_A_B[0]                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr_A_B[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr_A_B[1]                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr_A_B[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr_A_B[3]                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr_A_B[3]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr_A_B[5]                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr_A_B[5]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr_A_B[13]                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr_A_B[13]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[0][10]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[0][10]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[0][11]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[0][11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[0][14]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[0][14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[1][4]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[1][4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[1][10]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[1][10]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[2][0]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[2][10]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[2][10]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[3][2]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[3][2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[3][10]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[3][10]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][4]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][8]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][8]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][9]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][9]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][12]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][12]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][13]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][13]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][15]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][15]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[6][4]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[6][4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[7][2]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[7][2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[7][3]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[7][3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[7][6]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[7][6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[7][7]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[7][7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[7][10]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[7][10]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[8][3]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[8][3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[8][4]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[8][4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[8][7]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[8][7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[8][11]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[8][11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[9][1]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[9][1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[9][5]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[9][5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[9][6]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[9][6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[9][13]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[9][13]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[10][9]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[10][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][7]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][8]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[12][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[12][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[14][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[14][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[15][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[15][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[15][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[15][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[16][4]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[16][4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[16][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[16][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[16][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[16][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][0]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][4]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][7]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][14]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[18][9]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[18][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[18][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[18][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[18][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[18][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[18][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[18][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[18][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[18][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[19][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[19][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[19][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[19][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[19][6]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[19][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[19][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[19][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[19][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[19][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][0]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][4]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][7]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][8]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][9]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[21][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[21][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[21][9]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[21][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[21][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[21][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[21][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[21][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[22][0]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[22][0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[22][8]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[22][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[22][9]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[22][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[22][14]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[22][14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[23][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[23][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[23][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[23][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[23][7]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[23][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[23][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[23][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[23][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[23][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[24][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[24][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[24][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[24][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[24][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[24][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][8]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][9]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[26][4]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[26][4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[26][8]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[26][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[26][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[26][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[26][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[26][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[27][0]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[27][0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[28][7]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[28][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[28][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[28][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[29][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[29][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[29][6]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[29][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[29][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[29][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[29][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[29][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[30][8]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[30][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[30][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[30][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[32][7]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[32][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[32][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[32][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[32][14]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[32][14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[33][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[33][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[33][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[33][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[34][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[34][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[34][6]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[34][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[34][7]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[34][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[35][0]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[35][0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[35][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[35][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[36][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[36][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[36][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[36][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[37][0]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[37][0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[37][9]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[37][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[37][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[37][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[38][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[38][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[38][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[38][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[38][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[38][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[38][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[38][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[39][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[39][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[39][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[39][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[39][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[39][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[40][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[40][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[40][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[40][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[40][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[40][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[40][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[40][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[41][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[41][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[41][4]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[41][4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[41][6]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[41][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[41][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[41][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[42][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[42][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[42][4]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[42][4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[42][6]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[42][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[42][7]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[42][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[42][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[42][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[44][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[44][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[45][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[45][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[45][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[45][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[45][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[45][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[45][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[45][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[46][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[46][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[47][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[47][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[47][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[47][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[47][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[47][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[48][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[48][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[48][14]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[48][14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[49][6]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[49][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[49][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[49][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[50][7]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[50][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[50][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[50][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[50][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[50][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[51][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[51][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[51][4]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[51][4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[51][6]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[51][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[52][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[52][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[52][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[52][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[53][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[53][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[53][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[53][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[53][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[53][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[54][4]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[54][4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[54][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[54][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[55][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[55][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[55][6]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[55][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[55][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[55][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[55][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[55][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[57][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[57][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[58][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[58][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[58][14]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[58][14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[59][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[59][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[59][8]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[59][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[59][9]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[59][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[60][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[60][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[60][4]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[60][4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[60][8]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[60][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A_count[7]                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A_count[7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A_count[8]                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A_count[8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A_count[9]                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A_count[9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A_count[12]                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A_count[12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[0][6]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[0][6]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[0][14]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[0][14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[1][2]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[1][2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[1][3]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[2][2]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[2][2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[2][8]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[2][8]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[2][13]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[2][13]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[2][14]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[2][14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[5][5]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[5][5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[5][9]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[5][9]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[5][11]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[5][11]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[6][14]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[6][14]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[12][0]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[12][0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[12][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[12][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[12][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[12][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[13][14]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[13][14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[14][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[14][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[14][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[14][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[14][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[14][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[15][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[15][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[15][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[15][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[16][0]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[16][0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[16][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[16][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[16][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[16][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[17][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[17][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[17][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[17][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[18][6]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[18][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[21][8]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[21][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[24][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[24][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[25][0]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[25][0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[25][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[25][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[25][6]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[25][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[25][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[25][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[26][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[26][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[26][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[26][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[28][8]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[28][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[28][9]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[28][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[28][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[28][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[28][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[28][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[29][6]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[29][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[29][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[29][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[30][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[30][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[30][4]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[30][4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[30][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[30][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[31][8]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[31][8]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[32][9]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[32][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[32][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[32][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[32][14]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[32][14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[33][6]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[33][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[33][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[33][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[33][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[33][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[33][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[33][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[33][15]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[33][15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[34][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[34][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[35][0]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[35][0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[35][7]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[35][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[35][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[35][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[35][14]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[35][14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[36][9]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[36][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[36][12]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[36][12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[37][10]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[37][10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[38][11]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[38][11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[39][13]                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[39][13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[40][3]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[40][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[40][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[40][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[41][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[41][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[43][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[43][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[44][2]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[44][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[50][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[50][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[51][1]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[51][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[52][5]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[52][5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[54][7]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[54][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[56][0]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[56][0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[56][9]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[56][9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[58][7]                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[58][7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[2]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[2]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr1[2]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr1[2]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst|ctr0[2]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst|ctr0[2]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst|ctr0[10]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst|ctr0[10]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr0[2]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr0[2]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr1[8]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr1[8]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr1[10]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr1[10]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst|ctr0[2]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst|ctr0[2]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst|ctr0[5]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst|ctr0[5]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr0[0]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr0[0]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr0[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr0[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr1[10]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr1[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr1[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr1[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr1[10]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr1[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[0]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr0[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr0[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr1[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr1[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:14:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:14:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr0[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr0[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr0[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr0[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr1[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr1[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr0[9]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr0[9]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr0[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr0[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst|ctr0[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst|ctr0[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr0[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr0[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr0[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr0[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[9]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[9]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr1[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr1[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr0[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr0[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr0[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr0[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr0[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr0[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst|ctr0[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst|ctr0[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr0[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr0[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr0[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr0[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr0[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr0[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst|ctr1[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst|ctr1[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst|ctr1[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst|ctr1[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[9]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[9]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr0[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr0[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr0[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr0[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[10]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[10]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[10]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr0[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr0[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[9]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[9]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr0[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr0[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr1[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr1[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[9]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[9]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr1[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr1[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr0[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr0[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr1[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr1[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr1[10]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr1[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[9]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[9]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr1[10]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr1[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[10]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst|ctr0[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst|ctr0[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst|ctr0[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst|ctr0[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst|ctr0[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst|ctr0[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr0[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr0[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[10]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr0[10]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr0[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr1[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr1[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr0[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr0[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst|ctr0[0]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst|ctr0[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst|ctr0[10]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst|ctr0[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr0[2]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr0[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr0[0]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr0[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[6]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[10]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[0]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr1[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr1[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr0[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr0[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst|ctr1[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst|ctr1[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[1]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[3]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[8]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[14]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[14]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[4]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[5]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[7]                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[7]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[11]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[12]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[13]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[13]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[15]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|dealy_cnt[4]                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|dealy_cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|dealy_cnt[8]                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|dealy_cnt[8]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|dealy_cnt[17]                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|dealy_cnt[17]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[1]                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[2]                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[4]                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[8]                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[8]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[10]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[10]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[17]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[17]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[24]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[24]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[26]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[26]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[27]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[27]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[30]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[30]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][50]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|mem[0][61]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:id_switch_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:id_switch_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:id_switch_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:id_switch_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:id_switch_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:id_switch_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                   ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:id_switch_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:id_switch_0_avalon_slave_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                          ;
+-----------------------------+---------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                                ; Ignored Value                   ; Ignored Source                      ;
+-----------------------------+---------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------------+
; Location                    ;                                             ;              ; ADC_CONVST                                                                                                ; PIN_U9                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ADC_SCK                                                                                                   ; PIN_V10                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ADC_SDI                                                                                                   ; PIN_AC4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ADC_SDO                                                                                                   ; PIN_AD4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[0]                                                                                             ; PIN_AG13                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[10]                                                                                            ; PIN_AF15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[11]                                                                                            ; PIN_AG16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[12]                                                                                            ; PIN_AH11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[13]                                                                                            ; PIN_AH12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[14]                                                                                            ; PIN_AH9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[15]                                                                                            ; PIN_AG11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[1]                                                                                             ; PIN_AF13                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[2]                                                                                             ; PIN_AG10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[3]                                                                                             ; PIN_AG9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[4]                                                                                             ; PIN_U14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[5]                                                                                             ; PIN_U13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[6]                                                                                             ; PIN_AG8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[7]                                                                                             ; PIN_AH8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[8]                                                                                             ; PIN_AF17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO[9]                                                                                             ; PIN_AE15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_0                                                                                              ; PIN_AG13                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_1                                                                                              ; PIN_AF13                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_10                                                                                             ; PIN_AF15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_11                                                                                             ; PIN_AG16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_12                                                                                             ; PIN_AH11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_13                                                                                             ; PIN_AH12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_14                                                                                             ; PIN_AH9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_15                                                                                             ; PIN_AG11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_2                                                                                              ; PIN_AG10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_3                                                                                              ; PIN_AG9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_4                                                                                              ; PIN_U14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_5                                                                                              ; PIN_U13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_6                                                                                              ; PIN_AG8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_7                                                                                              ; PIN_AH8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_8                                                                                              ; PIN_AF17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_IO_9                                                                                              ; PIN_AE15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ARDUINO_RESET_N                                                                                           ; PIN_AH7                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; FPGA_CLK2_50                                                                                              ; PIN_Y13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; FPGA_CLK3_50                                                                                              ; PIN_E11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[0]                                                                                                 ; PIN_V12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[10]                                                                                                ; PIN_T8                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[11]                                                                                                ; PIN_T12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[12]                                                                                                ; PIN_AH5                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[13]                                                                                                ; PIN_AH6                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[14]                                                                                                ; PIN_AH4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[15]                                                                                                ; PIN_AG5                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[16]                                                                                                ; PIN_AH3                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[17]                                                                                                ; PIN_AH2                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[18]                                                                                                ; PIN_AF4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[19]                                                                                                ; PIN_AG6                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[1]                                                                                                 ; PIN_AF7                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[20]                                                                                                ; PIN_AF5                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[21]                                                                                                ; PIN_AE4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[22]                                                                                                ; PIN_T13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[23]                                                                                                ; PIN_T11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[24]                                                                                                ; PIN_AE7                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[25]                                                                                                ; PIN_AF6                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[26]                                                                                                ; PIN_AF9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[27]                                                                                                ; PIN_AE8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[28]                                                                                                ; PIN_AD10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[29]                                                                                                ; PIN_AE9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[2]                                                                                                 ; PIN_W12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[30]                                                                                                ; PIN_AD11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[31]                                                                                                ; PIN_AF10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[32]                                                                                                ; PIN_AD12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[33]                                                                                                ; PIN_AE11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[34]                                                                                                ; PIN_AF11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[35]                                                                                                ; PIN_AE12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[3]                                                                                                 ; PIN_AF8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[4]                                                                                                 ; PIN_Y8                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[5]                                                                                                 ; PIN_AB4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[6]                                                                                                 ; PIN_W8                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[7]                                                                                                 ; PIN_Y4                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[8]                                                                                                 ; PIN_Y5                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[9]                                                                                                 ; PIN_U11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_0                                                                                                  ; PIN_V12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_1                                                                                                  ; PIN_AF7                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_10                                                                                                 ; PIN_T8                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_11                                                                                                 ; PIN_T12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_12                                                                                                 ; PIN_AH5                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_13                                                                                                 ; PIN_AH6                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_14                                                                                                 ; PIN_AH4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_15                                                                                                 ; PIN_AG5                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_16                                                                                                 ; PIN_AH3                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_17                                                                                                 ; PIN_AH2                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_18                                                                                                 ; PIN_AF4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_19                                                                                                 ; PIN_AG6                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_2                                                                                                  ; PIN_W12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_20                                                                                                 ; PIN_AF5                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_21                                                                                                 ; PIN_AE4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_22                                                                                                 ; PIN_T13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_23                                                                                                 ; PIN_T11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_24                                                                                                 ; PIN_AE7                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_25                                                                                                 ; PIN_AF6                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_26                                                                                                 ; PIN_AF9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_27                                                                                                 ; PIN_AE8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_28                                                                                                 ; PIN_AD10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_29                                                                                                 ; PIN_AE9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_3                                                                                                  ; PIN_AF8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_30                                                                                                 ; PIN_AD11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_31                                                                                                 ; PIN_AF10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_32                                                                                                 ; PIN_AD12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_33                                                                                                 ; PIN_AE11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_34                                                                                                 ; PIN_AF11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_35                                                                                                 ; PIN_AE12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_4                                                                                                  ; PIN_Y8                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_5                                                                                                  ; PIN_AB4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_6                                                                                                  ; PIN_W8                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_7                                                                                                  ; PIN_Y4                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_8                                                                                                  ; PIN_Y5                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_9                                                                                                  ; PIN_U11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[0]                                                                                                 ; PIN_Y15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[10]                                                                                                ; PIN_AG19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[11]                                                                                                ; PIN_AF20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[12]                                                                                                ; PIN_AC23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[13]                                                                                                ; PIN_AG18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[14]                                                                                                ; PIN_AH26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[15]                                                                                                ; PIN_AA19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[17]                                                                                                ; PIN_AF25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[18]                                                                                                ; PIN_AH23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[19]                                                                                                ; PIN_AG23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[1]                                                                                                 ; PIN_AG24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[20]                                                                                                ; PIN_AE19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[21]                                                                                                ; PIN_AF18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[22]                                                                                                ; PIN_AD19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[23]                                                                                                ; PIN_AE20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[24]                                                                                                ; PIN_AE24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[25]                                                                                                ; PIN_AD20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[26]                                                                                                ; PIN_AF22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[27]                                                                                                ; PIN_AH22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[28]                                                                                                ; PIN_AH19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[29]                                                                                                ; PIN_AH21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[2]                                                                                                 ; PIN_AA15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[30]                                                                                                ; PIN_AG21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[31]                                                                                                ; PIN_AH18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[32]                                                                                                ; PIN_AD23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[33]                                                                                                ; PIN_AE23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[34]                                                                                                ; PIN_AA18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[3]                                                                                                 ; PIN_AH27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[4]                                                                                                 ; PIN_AG26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[5]                                                                                                 ; PIN_AH24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[6]                                                                                                 ; PIN_AF23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[7]                                                                                                 ; PIN_AE22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[8]                                                                                                 ; PIN_AF21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[9]                                                                                                 ; PIN_AG20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_0                                                                                                  ; PIN_Y15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_1                                                                                                  ; PIN_AG24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_10                                                                                                 ; PIN_AG19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_11                                                                                                 ; PIN_AF20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_12                                                                                                 ; PIN_AC23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_13                                                                                                 ; PIN_AG18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_14                                                                                                 ; PIN_AH26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_15                                                                                                 ; PIN_AA19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_17                                                                                                 ; PIN_AF25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_18                                                                                                 ; PIN_AH23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_19                                                                                                 ; PIN_AG23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_2                                                                                                  ; PIN_AA15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_20                                                                                                 ; PIN_AE19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_21                                                                                                 ; PIN_AF18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_22                                                                                                 ; PIN_AD19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_23                                                                                                 ; PIN_AE20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_24                                                                                                 ; PIN_AE24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_25                                                                                                 ; PIN_AD20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_26                                                                                                 ; PIN_AF22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_27                                                                                                 ; PIN_AH22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_28                                                                                                 ; PIN_AH19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_29                                                                                                 ; PIN_AH21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_3                                                                                                  ; PIN_AH27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_30                                                                                                 ; PIN_AG21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_31                                                                                                 ; PIN_AH18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_32                                                                                                 ; PIN_AD23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_33                                                                                                 ; PIN_AE23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_34                                                                                                 ; PIN_AA18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_4                                                                                                  ; PIN_AG26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_5                                                                                                  ; PIN_AH24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_6                                                                                                  ; PIN_AF23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_7                                                                                                  ; PIN_AE22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_8                                                                                                  ; PIN_AF21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_9                                                                                                  ; PIN_AG20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_0                                                                                           ; PIN_C28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_1                                                                                           ; PIN_B28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_10                                                                                          ; PIN_A24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_11                                                                                          ; PIN_B24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_12                                                                                          ; PIN_D24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_13                                                                                          ; PIN_C24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_14                                                                                          ; PIN_G23                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_2                                                                                           ; PIN_E26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_3                                                                                           ; PIN_D26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_4                                                                                           ; PIN_J21                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_5                                                                                           ; PIN_J20                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_6                                                                                           ; PIN_C26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_7                                                                                           ; PIN_B26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_8                                                                                           ; PIN_F26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_9                                                                                           ; PIN_F25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_BA_0                                                                                             ; PIN_A27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_BA_1                                                                                             ; PIN_H25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_BA_2                                                                                             ; PIN_G25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DM_0                                                                                             ; PIN_G28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DM_1                                                                                             ; PIN_P28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DM_2                                                                                             ; PIN_W28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DM_3                                                                                             ; PIN_AB28                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_N_0                                                                                          ; PIN_R16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_N_1                                                                                          ; PIN_R18                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_N_2                                                                                          ; PIN_T18                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_N_3                                                                                          ; PIN_T20                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_P_0                                                                                          ; PIN_R17                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_P_1                                                                                          ; PIN_R19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_P_2                                                                                          ; PIN_T19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_P_3                                                                                          ; PIN_U19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_0                                                                                             ; PIN_J25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_1                                                                                             ; PIN_J24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_10                                                                                            ; PIN_J27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_11                                                                                            ; PIN_J28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_12                                                                                            ; PIN_M27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_13                                                                                            ; PIN_M26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_14                                                                                            ; PIN_M28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_15                                                                                            ; PIN_N28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_16                                                                                            ; PIN_N24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_17                                                                                            ; PIN_N25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_18                                                                                            ; PIN_T28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_19                                                                                            ; PIN_U28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_2                                                                                             ; PIN_E28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_20                                                                                            ; PIN_N26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_21                                                                                            ; PIN_N27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_22                                                                                            ; PIN_R27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_23                                                                                            ; PIN_V27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_24                                                                                            ; PIN_R26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_25                                                                                            ; PIN_R25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_26                                                                                            ; PIN_AA28                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_27                                                                                            ; PIN_W26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_28                                                                                            ; PIN_R24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_29                                                                                            ; PIN_T24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_3                                                                                             ; PIN_D27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_30                                                                                            ; PIN_Y27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_31                                                                                            ; PIN_AA27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_4                                                                                             ; PIN_J26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_5                                                                                             ; PIN_K26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_6                                                                                             ; PIN_G27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_7                                                                                             ; PIN_F28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_8                                                                                             ; PIN_K25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_9                                                                                             ; PIN_L25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_RX_DATA_0                                                                                        ; PIN_A14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_RX_DATA_1                                                                                        ; PIN_A11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_RX_DATA_2                                                                                        ; PIN_C15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_RX_DATA_3                                                                                        ; PIN_A9                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_TX_DATA_0                                                                                        ; PIN_A16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_TX_DATA_1                                                                                        ; PIN_J14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_TX_DATA_2                                                                                        ; PIN_A15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_TX_DATA_3                                                                                        ; PIN_D17                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_I2C1_SCLK                                                                                             ; PIN_K18                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_I2C1_SDAT                                                                                             ; PIN_A21                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_LTC_GPIO                                                                                              ; PIN_H13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_LTC_GPIO_0                                                                                            ; PIN_B19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_LTC_GPIO_1                                                                                            ; PIN_B16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_LTC_GPIO_2                                                                                            ; PIN_A21                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_LTC_GPIO_3                                                                                            ; PIN_K18                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_SD_DATA_0                                                                                             ; PIN_C13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_SD_DATA_1                                                                                             ; PIN_B6                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_SD_DATA_2                                                                                             ; PIN_B11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_SD_DATA_3                                                                                             ; PIN_B9                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_SPIM_CLK                                                                                              ; PIN_C19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_SPIM_MISO                                                                                             ; PIN_B19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_SPIM_MOSI                                                                                             ; PIN_B16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_SPIM_SS                                                                                               ; PIN_C16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_0                                                                                            ; PIN_C10                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_1                                                                                            ; PIN_F5                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_2                                                                                            ; PIN_C9                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_3                                                                                            ; PIN_C4                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_4                                                                                            ; PIN_C8                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_5                                                                                            ; PIN_D4                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_6                                                                                            ; PIN_C7                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_7                                                                                            ; PIN_F4                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; KEY_N_0                                                                                                   ; PIN_AH17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; KEY_N_1                                                                                                   ; PIN_AH16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LED_0                                                                                                     ; PIN_W15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LED_1                                                                                                     ; PIN_AA24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LED_2                                                                                                     ; PIN_V16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LED_3                                                                                                     ; PIN_V15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LED_4                                                                                                     ; PIN_AF26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LED_5                                                                                                     ; PIN_AE26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LED_6                                                                                                     ; PIN_Y16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LED_7                                                                                                     ; PIN_AA23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_1                                                                                                   ; PIN_AG21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_10                                                                                                  ; PIN_AE22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_11                                                                                                  ; PIN_AG26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_12                                                                                                  ; PIN_AG24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_13                                                                                                  ; PIN_AH19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_14                                                                                                  ; PIN_AH22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_15                                                                                                  ; PIN_AG20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_16                                                                                                  ; PIN_AF21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_17                                                                                                  ; PIN_AH27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_18                                                                                                  ; PIN_AA15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_19                                                                                                  ; PIN_U11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_2                                                                                                   ; PIN_AD20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_20                                                                                                  ; PIN_Y5                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_21                                                                                                  ; PIN_AG16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_22                                                                                                  ; PIN_AF15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_23                                                                                                  ; PIN_U13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_24                                                                                                  ; PIN_U14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_25                                                                                                  ; PIN_AH9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_26                                                                                                  ; PIN_AH12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_27                                                                                                  ; PIN_T8                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_28                                                                                                  ; PIN_AE15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_29                                                                                                  ; PIN_AG8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_3                                                                                                   ; PIN_AF20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_30                                                                                                  ; PIN_AG9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_31                                                                                                  ; PIN_AG11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_32                                                                                                  ; PIN_AH11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_33                                                                                                  ; PIN_T12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_34                                                                                                  ; PIN_AF17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_35                                                                                                  ; PIN_AH8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_36                                                                                                  ; PIN_AG10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_37                                                                                                  ; PIN_AE12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_38                                                                                                  ; PIN_AF11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_39                                                                                                  ; PIN_AE11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_4                                                                                                   ; PIN_AF23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_40                                                                                                  ; PIN_AD12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_41                                                                                                  ; PIN_AF10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_42                                                                                                  ; PIN_AD11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_43                                                                                                  ; PIN_AE9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_44                                                                                                  ; PIN_AD10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_45                                                                                                  ; PIN_AE8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_46                                                                                                  ; PIN_AF9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_47                                                                                                  ; PIN_AF6                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_48                                                                                                  ; PIN_AG13                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_49                                                                                                  ; PIN_AF13                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_5                                                                                                   ; PIN_AH24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_50                                                                                                  ; PIN_AH5                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_51                                                                                                  ; PIN_AH6                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_52                                                                                                  ; PIN_AH4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_53                                                                                                  ; PIN_AG5                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_54                                                                                                  ; PIN_AH3                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_55                                                                                                  ; PIN_AH2                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_56                                                                                                  ; PIN_AF4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_57                                                                                                  ; PIN_AG6                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_58                                                                                                  ; PIN_AF5                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_59                                                                                                  ; PIN_AE4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_6                                                                                                   ; PIN_Y15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_60                                                                                                  ; PIN_T13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_7                                                                                                   ; PIN_AH21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_8                                                                                                   ; PIN_AF22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PIEZO_9                                                                                                   ; PIN_AG19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_0                                                                                                      ; PIN_L10                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_1                                                                                                      ; PIN_L9                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_2                                                                                                      ; PIN_H6                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_3                                                                                                      ; PIN_H5                          ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ADC_CONVST                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ADC_SCK                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ADC_SDI                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ADC_SDO                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[0]                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[10]                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[11]                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[12]                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[13]                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[14]                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[15]                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[1]                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[2]                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[3]                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[4]                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[5]                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[6]                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[7]                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[8]                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO[9]                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_0                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_1                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_10                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_11                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_12                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_13                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_14                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_15                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_2                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_3                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_4                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_5                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_6                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_7                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_8                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_IO_9                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; ARDUINO_RESET_N                                                                                           ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; FPGA_CLK2_50                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; FPGA_CLK3_50                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[0]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[10]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[11]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[12]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[13]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[14]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[15]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[16]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[17]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[18]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[19]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[1]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[20]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[21]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[22]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[23]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[24]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[25]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[26]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[27]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[28]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[29]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[2]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[30]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[31]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[32]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[33]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[34]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[35]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[3]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[4]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[5]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[6]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[7]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[8]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0[9]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_0                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_1                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_10                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_11                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_12                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_13                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_14                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_15                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_16                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_17                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_18                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_19                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_2                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_20                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_21                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_22                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_23                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_24                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_25                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_26                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_27                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_28                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_29                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_3                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_30                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_31                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_32                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_33                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_34                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_35                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_4                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_5                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_6                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_7                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_8                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_0_9                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[0]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[10]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[11]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[12]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[13]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[14]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[15]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[16]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[17]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[18]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[19]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[1]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[20]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[21]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[22]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[23]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[24]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[25]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[26]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[27]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[28]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[29]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[2]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[30]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[31]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[32]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[33]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[34]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[35]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[3]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[4]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[5]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[6]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[7]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[8]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1[9]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_0                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_1                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_10                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_11                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_12                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_13                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_14                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_15                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_16                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_17                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_18                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_19                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_2                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_20                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_21                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_22                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_23                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_24                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_25                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_26                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_27                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_28                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_29                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_3                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_30                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_31                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_32                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_33                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_34                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_35                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_4                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_5                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_6                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_7                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_8                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; GPIO_1_9                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_0                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_1                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_10                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_11                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_12                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_13                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_14                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_2                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_3                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_4                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_5                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_6                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_7                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_8                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_ADDR_9                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_BA_0                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_BA_1                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_BA_2                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DM_0                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DM_1                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DM_2                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DM_3                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQS_N_0                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQS_N_1                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQS_N_2                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQS_N_3                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQS_P_0                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQS_P_1                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQS_P_2                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQS_P_3                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_0                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_1                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_10                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_11                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_12                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_13                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_14                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_15                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_16                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_17                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_18                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_19                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_2                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_20                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_21                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_22                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_23                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_24                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_25                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_26                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_27                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_28                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_29                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_3                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_30                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_31                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_4                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_5                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_6                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_7                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_8                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_DDR3_DQ_9                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_ENET_RX_DATA_0                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_ENET_RX_DATA_1                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_ENET_RX_DATA_2                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_ENET_RX_DATA_3                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_ENET_TX_DATA_0                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_ENET_TX_DATA_1                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_ENET_TX_DATA_2                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_ENET_TX_DATA_3                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_I2C1_SCLK                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_I2C1_SDAT                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_LTC_GPIO                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_LTC_GPIO_0                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_LTC_GPIO_1                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_LTC_GPIO_2                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_LTC_GPIO_3                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_SD_DATA_0                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_SD_DATA_1                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_SD_DATA_2                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_SD_DATA_3                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_SPIM_CLK                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_SPIM_MISO                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_SPIM_MOSI                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_SPIM_SS                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_USB_DATA_0                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_USB_DATA_1                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_USB_DATA_2                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_USB_DATA_3                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_USB_DATA_4                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_USB_DATA_5                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_USB_DATA_6                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; HPS_USB_DATA_7                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; KEY_N_0                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; KEY_N_1                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; LED_0                                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; LED_1                                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; LED_2                                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; LED_3                                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; LED_4                                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; LED_5                                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; LED_6                                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; LED_7                                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_1                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_10                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_11                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_12                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_13                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_14                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_15                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_16                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_17                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_18                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_19                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_2                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_20                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_21                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_22                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_23                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_24                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_25                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_26                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_27                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_28                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_29                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_3                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_30                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_31                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_32                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_33                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_34                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_35                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_36                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_37                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_38                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_39                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_4                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_40                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_41                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_42                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_43                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_44                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_45                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_46                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_47                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_48                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_49                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_5                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_50                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_51                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_52                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_53                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_54                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_55                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_56                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_57                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_58                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_59                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_6                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_60                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_7                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_8                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; PIEZO_9                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; SW_0                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; SW_1                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; SW_2                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE0_Nano_SoC_top_level                      ;              ; SW_3                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; PLL Compensation Mode       ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                          ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE0_Nano_SoC_top_level                      ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                             ; QSF Assignment                      ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_MDC[0]                                                                    ; PIN_P20B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_MDIO[0]                                                                   ; PIN_P20A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_RXD0[0]                                                                   ; PIN_P20B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_RXD1[0]                                                                   ; PIN_P21B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_RXD2[0]                                                                   ; PIN_P22A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_RXD3[0]                                                                   ; PIN_P22B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_RX_CLK[0]                                                                 ; PIN_P21A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_RX_CTL[0]                                                                 ; PIN_P21A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_TXD0[0]                                                                   ; PIN_P19B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_TXD1[0]                                                                   ; PIN_P19A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_TXD2[0]                                                                   ; PIN_P19B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_TXD3[0]                                                                   ; PIN_P20A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_TX_CLK[0]                                                                 ; PIN_P19A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_TX_CTL[0]                                                                 ; PIN_P21B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_GPIO09[0]                                                                  ; PIN_P30B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_GPIO35[0]                                                                  ; PIN_P24B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_GPIO53[0]                                                                  ; PIN_P15B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_GPIO61[0]                                                                  ; PIN_P17B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_LOANIO40[0]                                                                ; PIN_P26A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_LOANIO51[0]                                                                ; PIN_P14B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_LOANIO52[0]                                                                ; PIN_P15A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_LOANIO54[0]                                                                ; PIN_P15A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_LOANIO64[0]                                                                ; PIN_P18A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_LOANIO65[0]                                                                ; PIN_P18B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_i2c0_inst_SCL[0]                                                                     ; PIN_P16A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_i2c0_inst_SDA[0]                                                                     ; PIN_P15B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_sdio_inst_CLK[0]                                                                     ; PIN_P27B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_sdio_inst_CMD[0]                                                                     ; PIN_P25A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_sdio_inst_D0[0]                                                                      ; PIN_P25A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_sdio_inst_D1[0]                                                                      ; PIN_P25B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_sdio_inst_D2[0]                                                                      ; PIN_P27A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_sdio_inst_D3[0]                                                                      ; PIN_P27B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_uart0_inst_RX[0]                                                                     ; PIN_P14B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_uart0_inst_TX[0]                                                                     ; PIN_P14A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_CLK[0]                                                                     ; PIN_P30A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D0[0]                                                                      ; PIN_P28B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D1[0]                                                                      ; PIN_P28A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D2[0]                                                                      ; PIN_P28B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D3[0]                                                                      ; PIN_P29A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D4[0]                                                                      ; PIN_P29B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D5[0]                                                                      ; PIN_P29A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D6[0]                                                                      ; PIN_P29B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D7[0]                                                                      ; PIN_P30A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_DIR[0]                                                                     ; PIN_P31A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_NXT[0]                                                                     ; PIN_P31B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_STP[0]                                                                     ; PIN_P30B1T                      ; soc_system/synthesis/soc_system.qip ;
+-----------------------------+---------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 18248 ) ; 0.00 % ( 0 / 18248 )       ; 0.00 % ( 0 / 18248 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 18248 ) ; 0.00 % ( 0 / 18248 )       ; 0.00 % ( 0 / 18248 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                        ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                         ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 17406 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 828 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/output_files/DE0_Nano_SoC.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,405 / 15,880        ; 40 %  ;
; ALMs needed [=A-B+C]                                        ; 6,405                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,124 / 15,880        ; 45 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,439                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,916                 ;       ;
;         [c] ALMs used for registers                         ; 769                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 746 / 15,880          ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 27 / 15,880           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 26                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 920 / 1,588           ; 58 %  ;
;     -- Logic LABs                                           ; 920                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 10,715                ;       ;
;     -- 7 input functions                                    ; 28                    ;       ;
;     -- 6 input functions                                    ; 1,920                 ;       ;
;     -- 5 input functions                                    ; 1,385                 ;       ;
;     -- 4 input functions                                    ; 3,055                 ;       ;
;     -- <=3 input functions                                  ; 4,327                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 481                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 7,235                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 6,415 / 31,760        ; 20 %  ;
;         -- Secondary logic registers                        ; 820 / 31,760          ; 3 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 6,458                 ;       ;
;         -- Routing optimization registers                   ; 777                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 196 / 314             ; 62 %  ;
;     -- Clock pins                                           ; 2 / 6                 ; 33 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 1 / 1 ( 100 % )       ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 0 / 270               ; 0 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 0 / 2,764,800         ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 2,764,800         ; 0 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 84                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 5                 ; 0 %   ;
; Global signals                                              ; 3                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 10.6% / 10.8% / 9.7%  ;       ;
; Peak interconnect usage (total/H/V)                         ; 21.1% / 22.0% / 18.5% ;       ;
; Maximum fan-out                                             ; 7203                  ;       ;
; Highest non-global fan-out                                  ; 1952                  ;       ;
; Total fan-out                                               ; 71946                 ;       ;
; Average fan-out                                             ; 3.69                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6405 / 15880 ( 40 % ) ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6405                  ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7124 / 15880 ( 45 % ) ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2439                  ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3916                  ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 769                   ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 746 / 15880 ( 5 % )   ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 27 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 26                    ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                   ; Low                            ;
;                                                             ;                       ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 920 / 1588 ( 58 % )   ; 0 / 1588 ( 0 % )                      ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 920                   ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 10715                 ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 28                    ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 1920                  ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 1385                  ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 3055                  ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 4327                  ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 481                   ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                     ; 0                              ;
;     -- By type:                                             ;                       ;                                       ;                                ;
;         -- Primary logic registers                          ; 6415 / 31760 ( 20 % ) ; 0 / 31760 ( 0 % )                     ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 820 / 31760 ( 3 % )   ; 0 / 31760 ( 0 % )                     ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                       ;                                ;
;         -- Design implementation registers                  ; 6458                  ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 777                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
;                                                             ;                       ;                                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                                     ; 0                              ;
; I/O pins                                                    ; 123                   ; 72                                    ; 1                              ;
; I/O registers                                               ; 50                    ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                                     ; 0                              ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )                       ; 2 / 110 ( 1 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )         ; 1 / 3 ( 33 % )                        ; 0 / 3 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 992 ( 0 % )       ; 186 / 992 ( 18 % )                    ; 0 / 992 ( 0 % )                ;
; Double data rate I/O input circuitry                        ; 0 / 304 ( 0 % )       ; 32 / 304 ( 10 % )                     ; 0 / 304 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 304 ( 0 % )       ; 66 / 304 ( 21 % )                     ; 0 / 304 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 320 ( 0 % )       ; 40 / 320 ( 12 % )                     ; 0 / 320 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 7 ( 0 % )         ; 2 / 7 ( 28 % )                        ; 0 / 7 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 976 ( 0 % )       ; 124 / 976 ( 12 % )                    ; 0 / 976 ( 0 % )                ;
; Pin configuration                                           ; 0 / 256 ( 0 % )       ; 40 / 256 ( 15 % )                     ; 0 / 256 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 304 ( 0 % )       ; 5 / 304 ( 1 % )                       ; 0 / 304 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 112 ( 0 % )       ; 26 / 112 ( 23 % )                     ; 0 / 112 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 304 ( 0 % )       ; 32 / 304 ( 10 % )                     ; 0 / 304 ( 0 % )                ;
; LFIFO                                                       ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS loan I/O interface                                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 304 ( 0 % )       ; 32 / 304 ( 10 % )                     ; 0 / 304 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
;                                                             ;                       ;                                       ;                                ;
; Connections                                                 ;                       ;                                       ;                                ;
;     -- Input Connections                                    ; 8098                  ; 211                                   ; 134                            ;
;     -- Registered Input Connections                         ; 7250                  ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 78                    ; 168                                   ; 8197                           ;
;     -- Registered Output Connections                        ; 4                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Internal Connections                                        ;                       ;                                       ;                                ;
;     -- Total Connections                                    ; 70356                 ; 5410                                  ; 8335                           ;
;     -- Registered Connections                               ; 33950                 ; 100                                   ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; External Connections                                        ;                       ;                                       ;                                ;
;     -- Top                                                  ; 0                     ; 46                                    ; 8130                           ;
;     -- soc_system_hps_0_hps_io_border:border                ; 46                    ; 132                                   ; 201                            ;
;     -- hard_block:auto_generated_inst                       ; 8130                  ; 201                                   ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Partition Interface                                         ;                       ;                                       ;                                ;
;     -- Input Ports                                          ; 20                    ; 145                                   ; 135                            ;
;     -- Output Ports                                         ; 110                   ; 108                                   ; 261                            ;
;     -- Bidir Ports                                          ; 66                    ; 66                                    ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Registered Ports                                            ;                       ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Port Connectivity                                           ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; FPGA_CLK1_50        ; V11   ; 3B       ; 15           ; 0            ; 0            ; 7204                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D25   ; 6A       ; 68           ; 60           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_CLK     ; J12   ; 7B       ; 47           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A14   ; 7B       ; 49           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; A11   ; 7B       ; 47           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; C15   ; 7B       ; 46           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; A9    ; 7B       ; 46           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; J13   ; 7B       ; 47           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; A22   ; 7A       ; 60           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; G4    ; 7D       ; 32           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E5    ; 7D       ; 29           ; 61           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; D5    ; 7D       ; 29           ; 61           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY_N[0]            ; AH17  ; 4A       ; 46           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY_N[1]            ; AH16  ; 4A       ; 46           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; RTC_TRIGGER         ; AC22  ; 4A       ; 64           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; RTC_TRIGGER2        ; AC24  ; 5A       ; 68           ; 12           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; L10   ; 8A       ; 4            ; 61           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; L9    ; 8A       ; 4            ; 61           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; H6    ; 8A       ; 4            ; 61           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; H5    ; 8A       ; 4            ; 61           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                             ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ENABLE              ; AH7   ; 4A       ; 32           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; C28   ; 6A       ; 68           ; 51           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; A24   ; 6A       ; 68           ; 58           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; B24   ; 6A       ; 68           ; 58           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; D24   ; 6A       ; 68           ; 59           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C24   ; 6A       ; 68           ; 59           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; G23   ; 6A       ; 68           ; 60           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; B28   ; 6A       ; 68           ; 51           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; E26   ; 6A       ; 68           ; 52           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; D26   ; 6A       ; 68           ; 52           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J21   ; 6A       ; 68           ; 52           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J20   ; 6A       ; 68           ; 52           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; C26   ; 6A       ; 68           ; 53           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; B26   ; 6A       ; 68           ; 53           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; F26   ; 6A       ; 68           ; 58           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; F25   ; 6A       ; 68           ; 58           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; A27   ; 6A       ; 68           ; 54           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; H25   ; 6A       ; 68           ; 54           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; G25   ; 6A       ; 68           ; 54           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; A26   ; 6A       ; 68           ; 57           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L28   ; 6A       ; 68           ; 37           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; N20   ; 6A       ; 68           ; 53           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; N21   ; 6A       ; 68           ; 53           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; L21   ; 6A       ; 68           ; 59           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; G28   ; 6A       ; 68           ; 43           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; P28   ; 6A       ; 68           ; 36           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; W28   ; 6B       ; 68           ; 29           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; AB28  ; 6B       ; 68           ; 22           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ODT        ; D28   ; 6A       ; 68           ; 45           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; A25   ; 6A       ; 68           ; 57           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; V28   ; 6B       ; 68           ; 31           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; E25   ; 6A       ; 68           ; 60           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; J15   ; 7B       ; 51           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; A13   ; 7B       ; 49           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; A16   ; 7B       ; 51           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J14   ; 7B       ; 51           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; A15   ; 7B       ; 51           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; D17   ; 7B       ; 49           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A12   ; 7B       ; 47           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; B8    ; 7C       ; 37           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; B21   ; 7A       ; 60           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C5    ; 7D       ; 32           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]              ; W15   ; 5A       ; 68           ; 12           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]              ; AA24  ; 5A       ; 68           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]              ; V16   ; 5A       ; 68           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]              ; V15   ; 5A       ; 68           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]              ; AF26  ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]              ; AE26  ; 5A       ; 68           ; 10           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]              ; Y16   ; 5A       ; 68           ; 12           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]              ; AA23  ; 5A       ; 68           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[10]           ; AE22  ; 4A       ; 57           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[11]           ; AG26  ; 4A       ; 62           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[12]           ; AG24  ; 4A       ; 61           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[13]           ; AH19  ; 4A       ; 51           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[14]           ; AH22  ; 4A       ; 59           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[15]           ; AG20  ; 4A       ; 53           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[16]           ; AF21  ; 4A       ; 55           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[17]           ; AH27  ; 4A       ; 65           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[18]           ; AA15  ; 4A       ; 46           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[19]           ; U11   ; 3B       ; 12           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[1]            ; AG21  ; 4A       ; 55           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[20]           ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[21]           ; AG16  ; 4A       ; 40           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[22]           ; AF15  ; 4A       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[23]           ; U13   ; 4A       ; 34           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[24]           ; U14   ; 4A       ; 34           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[25]           ; AH9   ; 4A       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[26]           ; AH12  ; 4A       ; 40           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[27]           ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[28]           ; AE15  ; 4A       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[29]           ; AG8   ; 4A       ; 32           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[2]            ; AD20  ; 4A       ; 51           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[30]           ; AG9   ; 4A       ; 34           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[31]           ; AG11  ; 4A       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[32]           ; AH11  ; 4A       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[33]           ; T12   ; 3B       ; 18           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[34]           ; AF17  ; 4A       ; 40           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[35]           ; AH8   ; 4A       ; 34           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[36]           ; AG10  ; 4A       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[37]           ; AE12  ; 3B       ; 19           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[38]           ; AF11  ; 3B       ; 17           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[39]           ; AE11  ; 3B       ; 14           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[3]            ; AF20  ; 4A       ; 53           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[40]           ; AD12  ; 3B       ; 19           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[41]           ; AF10  ; 3B       ; 17           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[42]           ; AD11  ; 3B       ; 14           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[43]           ; AE9   ; 3B       ; 10           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[44]           ; AD10  ; 3B       ; 10           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[45]           ; AE8   ; 3B       ; 14           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[46]           ; AF9   ; 3B       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[47]           ; AF6   ; 3B       ; 15           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[48]           ; AG13  ; 4A       ; 32           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[49]           ; AF13  ; 4A       ; 32           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[4]            ; AF23  ; 4A       ; 59           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[50]           ; AH5   ; 3B       ; 21           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[51]           ; AH6   ; 3B       ; 21           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[52]           ; AH4   ; 3B       ; 19           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[53]           ; AG5   ; 3B       ; 19           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[54]           ; AH3   ; 3B       ; 18           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[55]           ; AH2   ; 3B       ; 18           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[56]           ; AF4   ; 3B       ; 10           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[57]           ; AG6   ; 3B       ; 17           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[58]           ; AF5   ; 3B       ; 15           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[59]           ; AE4   ; 3B       ; 10           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[5]            ; AH24  ; 4A       ; 61           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[60]           ; T13   ; 3B       ; 18           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[6]            ; Y15   ; 4A       ; 46           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[7]            ; AH21  ; 4A       ; 57           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[8]            ; AF22  ; 4A       ; 55           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PIEZO[9]            ; AG19  ; 4A       ; 51           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                             ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HPS_CONV_USB_N        ; C6    ; 7D       ; 32           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0]     ; R16   ; 6A       ; 68           ; 45           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1]     ; R18   ; 6A       ; 68           ; 38           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2]     ; T18   ; 6B       ; 68           ; 31           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3]     ; T20   ; 6B       ; 68           ; 24           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0]     ; R17   ; 6A       ; 68           ; 45           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1]     ; R19   ; 6A       ; 68           ; 38           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2]     ; T19   ; 6B       ; 68           ; 31           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3]     ; U19   ; 6B       ; 68           ; 24           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]        ; J25   ; 6A       ; 68           ; 46           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]       ; J27   ; 6A       ; 68           ; 39           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]       ; J28   ; 6A       ; 68           ; 38           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]       ; M27   ; 6A       ; 68           ; 37           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]       ; M26   ; 6A       ; 68           ; 37           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]       ; M28   ; 6A       ; 68           ; 37           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]       ; N28   ; 6A       ; 68           ; 36           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]       ; N24   ; 6B       ; 68           ; 32           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]       ; N25   ; 6B       ; 68           ; 32           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]       ; T28   ; 6B       ; 68           ; 32           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]       ; U28   ; 6B       ; 68           ; 31           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]        ; J24   ; 6A       ; 68           ; 46           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]       ; N26   ; 6B       ; 68           ; 30           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]       ; N27   ; 6B       ; 68           ; 30           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]       ; R27   ; 6B       ; 68           ; 30           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]       ; V27   ; 6B       ; 68           ; 29           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]       ; R26   ; 6B       ; 68           ; 25           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]       ; R25   ; 6B       ; 68           ; 25           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]       ; AA28  ; 6B       ; 68           ; 25           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]       ; W26   ; 6B       ; 68           ; 24           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]       ; R24   ; 6B       ; 68           ; 23           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]       ; T24   ; 6B       ; 68           ; 23           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]        ; E28   ; 6A       ; 68           ; 46           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]       ; Y27   ; 6B       ; 68           ; 23           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]       ; AA27  ; 6B       ; 68           ; 22           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]        ; D27   ; 6A       ; 68           ; 45           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]        ; J26   ; 6A       ; 68           ; 44           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]        ; K26   ; 6A       ; 68           ; 44           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]        ; G27   ; 6A       ; 68           ; 44           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]        ; F28   ; 6A       ; 68           ; 43           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]        ; K25   ; 6A       ; 68           ; 39           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]        ; L25   ; 6A       ; 68           ; 39           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N        ; B14   ; 7B       ; 43           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO         ; E16   ; 7B       ; 49           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT       ; A17   ; 7A       ; 55           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C0_SCLK         ; C18   ; 7A       ; 57           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                        ;
; HPS_I2C0_SDAT         ; A19   ; 7A       ; 58           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[28]                                                                                                                                                                                                                                        ;
; HPS_KEY_N             ; J18   ; 7A       ; 58           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED               ; A20   ; 7A       ; 58           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO[0]       ; B19   ; 7A       ; 52           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO[1]       ; B16   ; 7A       ; 52           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO[2]       ; A21   ; 7A       ; 60           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO[3]       ; K18   ; 7A       ; 58           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO_ENABLE_N ; H13   ; 7C       ; 39           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD            ; D14   ; 7C       ; 40           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]        ; C13   ; 7C       ; 40           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]        ; B6    ; 7C       ; 40           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]        ; B11   ; 7C       ; 37           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]        ; B9    ; 7C       ; 37           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[0]       ; C10   ; 7D       ; 34           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]       ; F5    ; 7D       ; 34           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]       ; C9    ; 7D       ; 34           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]       ; C4    ; 7D       ; 33           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]       ; C8    ; 7D       ; 33           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]       ; D4    ; 7D       ; 33           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]       ; C7    ; 7D       ; 33           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]       ; F4    ; 7D       ; 32           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 2 / 16 ( 13 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 25 / 32 ( 78 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 38 / 68 ( 56 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 9 / 16 ( 56 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 11 / 19 ( 58 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 15 / 22 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 4 / 13 ( 31 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 337        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 335        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 333        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 331        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 329        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 321        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; HPS_I2C0_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 313        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 311        ; 7A             ; HPS_LTC_GPIO[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 309        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; A25      ; 281        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; A26      ; 279        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; A27      ; 275        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; PIEZO[18]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 178        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;                ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA28     ; 211        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RTC_TRIGGER                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RTC_TRIGGER2                    ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; PIEZO[44]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 65         ; 3B             ; PIEZO[42]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 79         ; 3B             ; PIEZO[40]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; PIEZO[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; PIEZO[59]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; PIEZO[45]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 55         ; 3B             ; PIEZO[43]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; PIEZO[39]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 81         ; 3B             ; PIEZO[37]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; PIEZO[28]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; PIEZO[10]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; PIEZO[56]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 69         ; 3B             ; PIEZO[58]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 67         ; 3B             ; PIEZO[47]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; PIEZO[46]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 71         ; 3B             ; PIEZO[41]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 73         ; 3B             ; PIEZO[38]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; PIEZO[49]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; PIEZO[22]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; PIEZO[34]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; PIEZO[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 135        ; 4A             ; PIEZO[16]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 137        ; 4A             ; PIEZO[8]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 143        ; 4A             ; PIEZO[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; PIEZO[53]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 70         ; 3B             ; PIEZO[57]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; PIEZO[29]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 93         ; 4A             ; PIEZO[30]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 96         ; 4A             ; PIEZO[36]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 101        ; 4A             ; PIEZO[31]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; PIEZO[48]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; PIEZO[21]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; PIEZO[9]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 131        ; 4A             ; PIEZO[15]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 136        ; 4A             ; PIEZO[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; PIEZO[12]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; PIEZO[11]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; PIEZO[55]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 77         ; 3B             ; PIEZO[54]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 78         ; 3B             ; PIEZO[52]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 83         ; 3B             ; PIEZO[50]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 85         ; 3B             ; PIEZO[51]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 86         ; 4A             ; ENABLE                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 91         ; 4A             ; PIEZO[35]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 94         ; 4A             ; PIEZO[25]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; PIEZO[32]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 104        ; 4A             ; PIEZO[26]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; KEY_N[1]                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 117        ; 4A             ; KEY_N[0]                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; PIEZO[13]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; PIEZO[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 142        ; 4A             ; PIEZO[14]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; PIEZO[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; PIEZO[17]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 363        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; HPS_LTC_GPIO[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; HPS_LTC_GPIO[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 375        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 373        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 371        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 369        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 367        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 365        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; HPS_I2C0_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 377        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D25      ; 293        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; Y               ; no       ; Off          ;
; D26      ; 269        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D27      ; 257        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D28      ; 255        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E26      ; 267        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 366        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F26      ; 282        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G28      ; 247        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H6       ; 421        ; 8A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; HPS_LTC_GPIO_ENABLE_N           ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 336        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 330        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 328        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; HPS_KEY_N                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J21      ; 266        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J24      ; 258        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J25      ; 260        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J26      ; 252        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J27      ; 243        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J28      ; 241        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; HPS_LTC_GPIO[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K26      ; 250        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L10      ; 420        ; 8A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M27      ; 236        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M28      ; 235        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N21      ; 270        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N24      ; 228        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N25      ; 226        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ; 220        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N27      ; 218        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N28      ; 233        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R17      ; 254        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R18      ; 240        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R19      ; 238        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R25      ; 210        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R26      ; 212        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R27      ; 219        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; PIEZO[27]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; PIEZO[33]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 76         ; 3B             ; PIEZO[60]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T19      ; 222        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T20      ; 208        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; PIEZO[19]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; PIEZO[23]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 92         ; 4A             ; PIEZO[24]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 179        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V28      ; 223        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; PIEZO[20]                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; PIEZO[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 175        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                      ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X68_Y61_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+--------------------------------------------------------------+
; I/O Assignment Warnings                                      ;
+-----------------------+--------------------------------------+
; Pin Name              ; Reason                               ;
+-----------------------+--------------------------------------+
; PIEZO[1]              ; Missing drive strength and slew rate ;
; PIEZO[2]              ; Missing drive strength and slew rate ;
; PIEZO[3]              ; Missing drive strength and slew rate ;
; PIEZO[4]              ; Missing drive strength and slew rate ;
; PIEZO[5]              ; Missing drive strength and slew rate ;
; LED[5]                ; Missing drive strength and slew rate ;
; PIEZO[6]              ; Missing drive strength and slew rate ;
; PIEZO[7]              ; Missing drive strength and slew rate ;
; PIEZO[8]              ; Missing drive strength and slew rate ;
; PIEZO[9]              ; Missing drive strength and slew rate ;
; PIEZO[10]             ; Missing drive strength and slew rate ;
; PIEZO[11]             ; Missing drive strength and slew rate ;
; PIEZO[12]             ; Missing drive strength and slew rate ;
; PIEZO[13]             ; Missing drive strength and slew rate ;
; PIEZO[14]             ; Missing drive strength and slew rate ;
; PIEZO[15]             ; Missing drive strength and slew rate ;
; PIEZO[16]             ; Missing drive strength and slew rate ;
; PIEZO[17]             ; Missing drive strength and slew rate ;
; PIEZO[18]             ; Missing drive strength and slew rate ;
; PIEZO[19]             ; Missing drive strength and slew rate ;
; PIEZO[20]             ; Missing drive strength and slew rate ;
; PIEZO[21]             ; Missing drive strength and slew rate ;
; PIEZO[22]             ; Missing drive strength and slew rate ;
; PIEZO[23]             ; Missing drive strength and slew rate ;
; PIEZO[24]             ; Missing drive strength and slew rate ;
; PIEZO[25]             ; Missing drive strength and slew rate ;
; PIEZO[26]             ; Missing drive strength and slew rate ;
; PIEZO[27]             ; Missing drive strength and slew rate ;
; PIEZO[28]             ; Missing drive strength and slew rate ;
; PIEZO[29]             ; Missing drive strength and slew rate ;
; PIEZO[30]             ; Missing drive strength and slew rate ;
; PIEZO[31]             ; Missing drive strength and slew rate ;
; PIEZO[32]             ; Missing drive strength and slew rate ;
; PIEZO[33]             ; Missing drive strength and slew rate ;
; PIEZO[34]             ; Missing drive strength and slew rate ;
; PIEZO[35]             ; Missing drive strength and slew rate ;
; PIEZO[36]             ; Missing drive strength and slew rate ;
; PIEZO[37]             ; Missing drive strength and slew rate ;
; PIEZO[38]             ; Missing drive strength and slew rate ;
; PIEZO[39]             ; Missing drive strength and slew rate ;
; PIEZO[40]             ; Missing drive strength and slew rate ;
; PIEZO[41]             ; Missing drive strength and slew rate ;
; PIEZO[42]             ; Missing drive strength and slew rate ;
; PIEZO[43]             ; Missing drive strength and slew rate ;
; PIEZO[44]             ; Missing drive strength and slew rate ;
; PIEZO[45]             ; Missing drive strength and slew rate ;
; PIEZO[46]             ; Missing drive strength and slew rate ;
; PIEZO[47]             ; Missing drive strength and slew rate ;
; PIEZO[48]             ; Missing drive strength and slew rate ;
; PIEZO[49]             ; Missing drive strength and slew rate ;
; PIEZO[50]             ; Missing drive strength and slew rate ;
; PIEZO[51]             ; Missing drive strength and slew rate ;
; PIEZO[52]             ; Missing drive strength and slew rate ;
; PIEZO[53]             ; Missing drive strength and slew rate ;
; PIEZO[54]             ; Missing drive strength and slew rate ;
; PIEZO[55]             ; Missing drive strength and slew rate ;
; PIEZO[56]             ; Missing drive strength and slew rate ;
; PIEZO[57]             ; Missing drive strength and slew rate ;
; PIEZO[58]             ; Missing drive strength and slew rate ;
; PIEZO[59]             ; Missing drive strength and slew rate ;
; PIEZO[60]             ; Missing drive strength and slew rate ;
; LED[0]                ; Missing drive strength and slew rate ;
; LED[1]                ; Missing drive strength and slew rate ;
; LED[2]                ; Missing drive strength and slew rate ;
; LED[7]                ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]     ; Missing slew rate                    ;
; HPS_DDR3_BA[0]        ; Missing slew rate                    ;
; HPS_DDR3_BA[1]        ; Missing slew rate                    ;
; HPS_DDR3_BA[2]        ; Missing slew rate                    ;
; HPS_DDR3_CAS_N        ; Missing slew rate                    ;
; HPS_DDR3_CKE          ; Missing slew rate                    ;
; HPS_DDR3_CS_N         ; Missing slew rate                    ;
; HPS_DDR3_ODT          ; Missing slew rate                    ;
; HPS_DDR3_RAS_N        ; Missing slew rate                    ;
; HPS_DDR3_RESET_N      ; Missing slew rate                    ;
; HPS_DDR3_WE_N         ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK      ; Missing drive strength and slew rate ;
; HPS_ENET_MDC          ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN        ; Missing drive strength and slew rate ;
; HPS_SD_CLK            ; Missing drive strength and slew rate ;
; HPS_UART_TX           ; Missing drive strength and slew rate ;
; HPS_USB_STP           ; Missing drive strength and slew rate ;
; LED[3]                ; Missing drive strength and slew rate ;
; LED[4]                ; Missing drive strength and slew rate ;
; LED[6]                ; Missing drive strength and slew rate ;
; ENABLE                ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N        ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N        ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO         ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT       ; Missing drive strength and slew rate ;
; HPS_I2C0_SCLK         ; Missing drive strength and slew rate ;
; HPS_I2C0_SDAT         ; Missing drive strength and slew rate ;
; HPS_KEY_N             ; Missing drive strength and slew rate ;
; HPS_LED               ; Missing drive strength and slew rate ;
; HPS_SD_CMD            ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]        ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]        ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]        ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]        ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]       ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]       ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO[0]       ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO[1]       ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO[2]       ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO[3]       ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO_ENABLE_N ; Missing drive strength and slew rate ;
+-----------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |DE0_Nano_SoC_top_level                                                                       ; 6405.0 (18.6)        ; 7123.4 (19.0)                    ; 744.5 (0.5)                                       ; 26.0 (0.1)                       ; 0.0 (0.0)            ; 10715 (34)          ; 7235 (24)                 ; 226 (226)     ; 0                 ; 0     ; 0          ; 196  ; 0            ; |DE0_Nano_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                 ; DE0_Nano_SoC_top_level                            ; work         ;
;    |soc_system:soc_system_inst|                                                               ; 6386.4 (0.0)         ; 7104.4 (0.0)                     ; 744.0 (0.0)                                       ; 25.9 (0.0)                       ; 0.0 (0.0)            ; 10681 (0)           ; 7211 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.9 (0.3)            ; 2.0 (0.5)                        ; 1.3 (0.2)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_002|                                            ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |id_switch:id_switch_0|                                                                 ; 4.4 (4.4)            ; 5.3 (5.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|id_switch:id_switch_0                                                                                                                                                                                                                                                                                                                ; id_switch                                         ; soc_system   ;
;       |piezo_controller:piezo_controller_0|                                                   ; 5098.5 (2376.0)      ; 5723.9 (2928.2)                  ; 648.7 (568.7)                                     ; 23.2 (16.5)                      ; 0.0 (0.0)            ; 8534 (3959)         ; 5746 (3298)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0                                                                                                                                                                                                                                                                                                  ; piezo_controller                                  ; soc_system   ;
;          |piezo:\piezo_gen:0:piezo_inst|                                                      ; 43.8 (43.8)          ; 45.4 (45.4)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:10:piezo_inst|                                                     ; 45.2 (45.2)          ; 46.0 (46.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:11:piezo_inst|                                                     ; 44.8 (44.8)          ; 46.2 (46.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:12:piezo_inst|                                                     ; 45.5 (45.5)          ; 46.2 (46.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:13:piezo_inst|                                                     ; 46.1 (46.1)          ; 46.2 (46.2)                      ; 0.8 (0.8)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 75 (75)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:14:piezo_inst|                                                     ; 42.8 (42.8)          ; 46.3 (46.3)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:14:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:15:piezo_inst|                                                     ; 44.7 (44.7)          ; 46.5 (46.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:16:piezo_inst|                                                     ; 44.5 (44.5)          ; 46.7 (46.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:17:piezo_inst|                                                     ; 43.5 (43.5)          ; 45.8 (45.8)                      ; 2.5 (2.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 75 (75)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:18:piezo_inst|                                                     ; 42.8 (42.8)          ; 45.2 (45.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:19:piezo_inst|                                                     ; 44.9 (44.9)          ; 44.8 (44.8)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 75 (75)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:1:piezo_inst|                                                      ; 43.2 (43.2)          ; 48.0 (48.0)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:20:piezo_inst|                                                     ; 45.0 (45.0)          ; 45.2 (45.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:21:piezo_inst|                                                     ; 42.2 (42.2)          ; 43.2 (43.2)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:22:piezo_inst|                                                     ; 45.3 (45.3)          ; 45.3 (45.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:23:piezo_inst|                                                     ; 43.5 (43.5)          ; 47.0 (47.0)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:24:piezo_inst|                                                     ; 45.1 (45.1)          ; 46.5 (46.5)                      ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 75 (75)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:25:piezo_inst|                                                     ; 43.2 (43.2)          ; 43.5 (43.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:26:piezo_inst|                                                     ; 44.3 (44.3)          ; 44.3 (44.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:27:piezo_inst|                                                     ; 43.1 (43.1)          ; 44.0 (44.0)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:28:piezo_inst|                                                     ; 43.0 (43.0)          ; 45.3 (45.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:29:piezo_inst|                                                     ; 45.8 (45.8)          ; 48.2 (48.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:2:piezo_inst|                                                      ; 43.2 (43.2)          ; 45.7 (45.7)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:30:piezo_inst|                                                     ; 45.2 (45.2)          ; 46.8 (46.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:31:piezo_inst|                                                     ; 43.6 (43.6)          ; 46.7 (46.7)                      ; 3.3 (3.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 75 (75)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:32:piezo_inst|                                                     ; 43.7 (43.7)          ; 44.7 (44.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:33:piezo_inst|                                                     ; 42.7 (42.7)          ; 45.3 (45.3)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:34:piezo_inst|                                                     ; 46.6 (46.6)          ; 46.8 (46.8)                      ; 1.3 (1.3)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 75 (75)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:35:piezo_inst|                                                     ; 43.8 (43.8)          ; 45.3 (45.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:36:piezo_inst|                                                     ; 45.9 (45.9)          ; 47.3 (47.3)                      ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 75 (75)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:37:piezo_inst|                                                     ; 44.5 (44.5)          ; 45.2 (45.2)                      ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 75 (75)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:38:piezo_inst|                                                     ; 44.0 (44.0)          ; 46.7 (46.7)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:39:piezo_inst|                                                     ; 42.7 (42.7)          ; 45.5 (45.5)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:3:piezo_inst|                                                      ; 46.5 (46.5)          ; 49.5 (49.5)                      ; 3.3 (3.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 75 (75)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:40:piezo_inst|                                                     ; 43.8 (43.8)          ; 47.0 (47.0)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:41:piezo_inst|                                                     ; 45.5 (45.5)          ; 46.2 (46.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:42:piezo_inst|                                                     ; 46.2 (46.2)          ; 48.0 (48.0)                      ; 2.7 (2.7)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 75 (75)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:43:piezo_inst|                                                     ; 45.4 (45.4)          ; 46.0 (46.0)                      ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 75 (75)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:44:piezo_inst|                                                     ; 46.8 (46.8)          ; 47.0 (47.0)                      ; 0.5 (0.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 75 (75)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:45:piezo_inst|                                                     ; 44.7 (44.7)          ; 45.7 (45.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:46:piezo_inst|                                                     ; 43.0 (43.0)          ; 44.7 (44.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:47:piezo_inst|                                                     ; 44.8 (44.8)          ; 44.8 (44.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:48:piezo_inst|                                                     ; 45.1 (45.1)          ; 45.2 (45.2)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 75 (75)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:49:piezo_inst|                                                     ; 42.3 (42.3)          ; 44.5 (44.5)                      ; 2.5 (2.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 75 (75)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:4:piezo_inst|                                                      ; 45.3 (45.3)          ; 46.3 (46.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:50:piezo_inst|                                                     ; 46.1 (46.1)          ; 46.2 (46.2)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 75 (75)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:51:piezo_inst|                                                     ; 45.1 (45.1)          ; 45.3 (45.3)                      ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 75 (75)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:52:piezo_inst|                                                     ; 45.0 (45.0)          ; 46.8 (46.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:53:piezo_inst|                                                     ; 44.2 (44.2)          ; 44.3 (44.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:54:piezo_inst|                                                     ; 45.6 (45.6)          ; 45.3 (45.3)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 75 (75)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:55:piezo_inst|                                                     ; 45.3 (45.3)          ; 46.8 (46.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:56:piezo_inst|                                                     ; 43.6 (43.6)          ; 43.4 (43.4)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 75 (75)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:57:piezo_inst|                                                     ; 44.8 (44.8)          ; 44.8 (44.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:58:piezo_inst|                                                     ; 45.2 (45.2)          ; 45.2 (45.2)                      ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 75 (75)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:59:piezo_inst|                                                     ; 44.2 (44.2)          ; 45.8 (45.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:5:piezo_inst|                                                      ; 44.0 (44.0)          ; 44.7 (44.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:60:piezo_inst|                                                     ; 46.5 (46.5)          ; 46.4 (46.4)                      ; 0.3 (0.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 75 (75)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst                                                                                                                                                                                                                                                                   ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:6:piezo_inst|                                                      ; 45.3 (45.3)          ; 46.8 (46.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:7:piezo_inst|                                                      ; 44.6 (44.6)          ; 45.2 (45.2)                      ; 1.0 (1.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 75 (75)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:8:piezo_inst|                                                      ; 45.5 (45.5)          ; 47.2 (47.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (75)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;          |piezo:\piezo_gen:9:piezo_inst|                                                      ; 45.1 (45.1)          ; 44.8 (44.8)                      ; 0.2 (0.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 75 (75)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst                                                                                                                                                                                                                                                                    ; piezo                                             ; soc_system   ;
;       |ptp_sync:ptp_simple_us_0|                                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|ptp_sync:ptp_simple_us_0                                                                                                                                                                                                                                                                                                             ; ptp_sync                                          ; soc_system   ;
;       |rtc:realtime_clock_controll_0|                                                         ; 104.3 (78.2)         ; 132.7 (91.0)                     ; 28.3 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 177 (126)           ; 179 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0                                                                                                                                                                                                                                                                                                        ; rtc                                               ; soc_system   ;
;          |IO_time_ctl:tim1|                                                                   ; 26.2 (26.2)          ; 41.7 (41.7)                      ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1                                                                                                                                                                                                                                                                                       ; IO_time_ctl                                       ; soc_system   ;
;       |soc_system_fpga_key:fpga_key|                                                          ; 4.7 (4.7)            ; 6.2 (6.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_fpga_key:fpga_key                                                                                                                                                                                                                                                                                                         ; soc_system_fpga_key                               ; soc_system   ;
;       |soc_system_fpga_led:fpga_led|                                                          ; 6.7 (6.7)            ; 6.9 (6.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_fpga_led:fpga_led                                                                                                                                                                                                                                                                                                         ; soc_system_fpga_led                               ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                        ; 1163.6 (0.0)         ; 1222.1 (0.0)                     ; 60.9 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 1927 (0)            ; 1251 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|                                 ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|                                   ; 20.0 (20.0)          ; 20.2 (20.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|                                 ; 9.0 (9.0)            ; 9.3 (9.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|                                   ; 19.3 (19.3)          ; 20.1 (20.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rdata_fifo|                    ; 5.9 (5.9)            ; 6.5 (6.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rsp_fifo|                      ; 21.5 (21.5)          ; 21.2 (21.2)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 25 (25)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo|                       ; 15.8 (15.8)          ; 17.7 (17.7)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|                         ; 31.4 (31.4)          ; 33.1 (33.1)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|                ; 2.9 (2.9)            ; 3.5 (3.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|                  ; 18.9 (18.9)          ; 19.8 (19.8)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|      ; 27.7 (27.7)          ; 27.9 (27.9)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|        ; 19.5 (19.5)          ; 20.3 (20.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 69.2 (41.2)          ; 71.5 (42.0)                      ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (72)            ; 33 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 28.0 (28.0)          ; 29.5 (29.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|                              ; 49.6 (0.0)           ; 51.0 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 49.6 (49.3)          ; 51.0 (50.8)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                           ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|                              ; 55.6 (0.0)           ; 57.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 55.6 (55.4)          ; 57.2 (57.0)                      ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 72 (71)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                           ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:id_switch_0_avalon_slave_burst_adapter|                 ; 91.3 (0.0)           ; 94.8 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (0)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:id_switch_0_avalon_slave_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 91.3 (91.0)          ; 94.8 (94.5)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (130)           ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:id_switch_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:id_switch_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|                    ; 78.7 (0.0)           ; 79.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 108 (0)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 78.7 (78.7)          ; 79.0 (79.0)                      ; 1.0 (1.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 108 (108)           ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;          |altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|             ; 88.1 (0.0)           ; 94.3 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (0)             ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 88.1 (87.8)          ; 94.3 (94.0)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (130)           ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|   ; 100.0 (0.0)          ; 104.2 (0.0)                      ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 134 (0)             ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter                                                                                                                                                                                                      ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 100.0 (99.8)         ; 104.2 (103.9)                    ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 134 (133)           ; 136 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                      ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:fpga_key_s1_agent|                                        ; 16.7 (6.3)           ; 17.2 (6.3)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.8 (10.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:fpga_led_s1_agent|                                        ; 17.0 (6.4)           ; 17.1 (6.3)                       ; 0.2 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (11)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.5 (10.5)          ; 10.8 (10.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:id_switch_0_avalon_slave_agent|                           ; 11.8 (1.7)           ; 12.0 (1.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:id_switch_0_avalon_slave_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:id_switch_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:piezo_controller_0_s1_agent|                              ; 21.2 (3.8)           ; 21.7 (3.8)                       ; 0.6 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 41 (9)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 17.3 (17.3)          ; 17.8 (17.8)                      ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 32 (32)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent|                       ; 12.8 (2.8)           ; 12.8 (2.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|             ; 13.8 (3.3)           ; 14.3 (3.5)                       ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.5 (10.5)          ; 10.8 (10.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:fpga_key_s1_translator|                              ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_key_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:fpga_led_s1_translator|                              ; 4.6 (4.6)            ; 4.6 (4.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_led_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:id_switch_0_avalon_slave_translator|                 ; 2.2 (2.2)            ; 2.8 (2.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:id_switch_0_avalon_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:piezo_controller_0_s1_translator|                    ; 3.8 (3.8)            ; 10.0 (10.0)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator|             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ptp_simple_us_0_avalon_slave_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator|   ; 1.6 (1.6)            ; 12.2 (12.2)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:realtime_clock_controll_0_avalon_slave_translator                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 8.3 (8.3)            ; 9.5 (9.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|                ; 44.0 (44.0)          ; 43.7 (43.7)                      ; 0.4 (0.4)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 78 (78)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|                ; 18.9 (18.9)          ; 18.9 (18.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                   ; 14.8 (14.8)          ; 16.5 (16.5)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001|                               ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 22.5 (20.6)          ; 23.1 (20.9)                      ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (71)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.9 (1.9)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                   ; 14.6 (12.7)          ; 15.4 (13.2)                      ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (37)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.9 (1.9)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|                                   ; 14.6 (12.7)          ; 16.2 (13.9)                      ; 1.6 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (38)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 1.9 (1.9)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|                                   ; 14.9 (12.3)          ; 15.5 (12.8)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (34)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|                                   ; 17.4 (14.6)          ; 18.7 (15.5)                      ; 1.4 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 47 (42)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|                                   ; 25.9 (23.2)          ; 27.6 (24.9)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router|                                         ; 12.7 (12.7)          ; 14.5 (14.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                            ; soc_system_mm_interconnect_0_router               ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router_001|                                     ; 6.7 (6.7)            ; 8.3 (8.3)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                        ; soc_system_mm_interconnect_0_router               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001|                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002|                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003|                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_004|                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_005|                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                       ; 18.8 (18.8)          ; 18.8 (18.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_mux              ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                   ; 57.2 (57.2)          ; 59.7 (59.7)                      ; 2.9 (2.9)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 138 (138)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_mux              ; soc_system   ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                        ;
+-----------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                  ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; PIEZO[1]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[2]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[3]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[4]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[5]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[5]                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[6]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[7]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[8]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[9]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[10]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[11]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[12]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[13]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[14]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[15]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[16]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[17]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[18]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[19]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[20]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[21]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[22]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[23]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[24]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[25]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[26]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[27]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[28]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[29]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[30]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[31]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[32]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[33]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[34]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[35]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[36]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[37]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[38]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[39]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[40]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[41]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[42]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[43]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[44]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[45]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[46]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[47]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[48]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[49]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[50]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[51]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[52]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[53]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[54]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[55]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[56]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[57]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[58]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[59]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PIEZO[60]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[0]                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[1]                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[7]                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]      ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]      ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]      ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]      ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]     ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]     ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]     ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]     ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]     ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]        ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]        ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N         ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P         ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE          ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N         ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT          ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N        ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N         ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0]   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1]   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2]   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3]   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[4]                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[6]                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ENABLE                ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; RTC_TRIGGER2          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]        ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]        ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]        ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]        ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]        ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]        ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]        ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]        ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]       ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]       ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]       ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]       ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]       ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]       ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]       ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]       ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]       ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]       ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]       ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]       ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]       ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]       ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]       ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]       ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]       ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]       ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]       ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]       ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]       ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]       ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SCLK         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SDAT         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY_N             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED               ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO[0]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO[1]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO[2]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO[3]       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO_ENABLE_N ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50          ; Input    ; --    ; (0)  ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0]   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1]   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2]   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3]   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]                 ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY_N[0]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]                 ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY_N[1]              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]                 ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]                 ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; RTC_TRIGGER           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+-----------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                 ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; RTC_TRIGGER2                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_KEY_N                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_LTC_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_LTC_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_LTC_GPIO[2]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_LTC_GPIO[3]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_LTC_GPIO_ENABLE_N                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|ret_val_IO                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|id_switch:id_switch_0|Selector2~0                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; KEY_N[0]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|d1_data_in[0]                                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|read_mux_out[0]~0                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|id_switch:id_switch_0|returnvalue~1                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
; KEY_N[1]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|read_mux_out[1]~1                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|d1_data_in[1]~feeder                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|id_switch:id_switch_0|Selector1~0                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|id_switch:id_switch_0|Selector0~0                                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
; RTC_TRIGGER                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30]~0                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - soc_system:soc_system_inst|rtc:realtime_clock_controll_0|waitflag_status~0                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                     ; Location                                     ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                             ; PIN_V11                                      ; 7203    ; Clock                     ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                             ; PIN_V11                                      ; 2       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; process_0~8                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y34_N51                          ; 24      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X2_Y12_N29                                ; 6331    ; Async. clear              ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X2_Y12_N29                                ; 1953    ; Latch enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X21_Y33_N57                          ; 3       ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X19_Y26_N2                                ; 57      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                     ; FF_X21_Y32_N20                               ; 746     ; Async. clear, Sync. clear ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|id_switch:id_switch_0|returnvalue[10]~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y35_N54                          ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|AVS_ReadData[1]~98                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y8_N54                           ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|Mux1361~2                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X37_Y16_N15                         ; 2       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr[14]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X41_Y3_N42                           ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|ctr_A_B[1]~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y9_N3                            ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|enable                                                                                                                                                                                                                                                                                                                    ; FF_X45_Y3_N14                                ; 317     ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|period[15]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y8_N57                           ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[0][15]~1                                                                                                                                                                                                                                                                                                          ; MLABCELL_X37_Y16_N21                         ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[10][15]~32                                                                                                                                                                                                                                                                                                        ; LABCELL_X54_Y11_N15                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[11][15]~33                                                                                                                                                                                                                                                                                                        ; MLABCELL_X50_Y12_N18                         ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[12][15]~34                                                                                                                                                                                                                                                                                                        ; LABCELL_X54_Y11_N18                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[13][15]~35                                                                                                                                                                                                                                                                                                        ; LABCELL_X54_Y11_N42                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[14][15]~36                                                                                                                                                                                                                                                                                                        ; LABCELL_X54_Y11_N24                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[15][15]~37                                                                                                                                                                                                                                                                                                        ; MLABCELL_X50_Y14_N51                         ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[16][15]~39                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y5_N54                           ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[17][15]~40                                                                                                                                                                                                                                                                                                        ; LABCELL_X38_Y11_N45                          ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[18][15]~41                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y5_N12                           ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[19][15]~43                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y14_N45                          ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[1][15]~18                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y12_N54                          ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[20][15]~44                                                                                                                                                                                                                                                                                                        ; LABCELL_X49_Y8_N39                           ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[21][15]~45                                                                                                                                                                                                                                                                                                        ; LABCELL_X38_Y11_N36                          ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[22][15]~46                                                                                                                                                                                                                                                                                                        ; LABCELL_X38_Y11_N57                          ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[23][15]~47                                                                                                                                                                                                                                                                                                        ; LABCELL_X38_Y14_N6                           ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[24][15]~48                                                                                                                                                                                                                                                                                                        ; LABCELL_X38_Y15_N30                          ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[25][15]~49                                                                                                                                                                                                                                                                                                        ; LABCELL_X38_Y15_N51                          ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[26][15]~50                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y9_N33                           ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[27][15]~51                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y14_N42                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[28][15]~52                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y9_N21                           ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[29][15]~53                                                                                                                                                                                                                                                                                                        ; LABCELL_X38_Y11_N39                          ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[2][15]~19                                                                                                                                                                                                                                                                                                         ; LABCELL_X58_Y9_N3                            ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[30][15]~54                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y7_N33                           ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[31][15]~55                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y9_N33                           ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[32][15]~57                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y16_N12                          ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[33][15]~58                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y11_N39                          ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[34][15]~59                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y11_N57                          ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[35][15]~60                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y15_N42                          ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[36][15]~61                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y7_N30                           ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[37][15]~62                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y11_N51                          ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[38][15]~63                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y11_N21                          ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[39][15]~64                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y11_N27                          ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[3][15]~21                                                                                                                                                                                                                                                                                                         ; MLABCELL_X50_Y12_N21                         ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[40][15]~65                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y11_N9                           ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[41][15]~66                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y11_N24                          ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[42][15]~67                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y9_N12                           ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[43][15]~68                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y14_N21                          ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[44][15]~69                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y7_N3                            ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[45][15]~70                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y11_N18                          ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[46][15]~71                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y11_N15                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[47][15]~72                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y11_N48                          ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[48][15]~73                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y9_N12                            ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[49][15]~74                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y9_N30                            ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[4][15]~22                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y10_N39                          ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[50][15]~75                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y13_N51                          ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[51][15]~76                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y9_N3                             ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[52][15]~77                                                                                                                                                                                                                                                                                                        ; MLABCELL_X14_Y13_N0                          ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[53][15]~78                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y9_N6                             ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[54][15]~79                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y9_N36                            ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[55][15]~80                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y9_N33                            ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[56][15]~81                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y9_N18                            ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[57][15]~82                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y9_N24                            ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[58][15]~83                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y9_N21                            ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[59][15]~84                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y9_N51                            ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[5][15]~27                                                                                                                                                                                                                                                                                                         ; LABCELL_X54_Y11_N45                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[60][15]~25                                                                                                                                                                                                                                                                                                        ; LABCELL_X7_Y11_N45                           ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[6][15]~28                                                                                                                                                                                                                                                                                                         ; LABCELL_X54_Y11_N27                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[7][15]~29                                                                                                                                                                                                                                                                                                         ; MLABCELL_X50_Y14_N39                         ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[8][15]~30                                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y9_N45                           ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A[9][15]~31                                                                                                                                                                                                                                                                                                         ; LABCELL_X54_Y11_N6                           ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_A_count[15]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y8_N9                            ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[0][15]~8                                                                                                                                                                                                                                                                                                          ; LABCELL_X54_Y11_N48                          ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[10][15]~55                                                                                                                                                                                                                                                                                                        ; MLABCELL_X42_Y13_N57                         ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[11][15]~64                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y14_N0                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[12][15]~59                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y14_N33                         ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[13][15]~67                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y14_N36                         ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[14][15]~60                                                                                                                                                                                                                                                                                                        ; MLABCELL_X50_Y12_N33                         ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[15][15]~68                                                                                                                                                                                                                                                                                                        ; MLABCELL_X50_Y12_N30                         ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[16][15]~57                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y10_N54                         ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[17][15]~65                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y14_N57                          ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[18][15]~58                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y10_N57                         ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[19][15]~66                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y14_N6                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[1][15]~9                                                                                                                                                                                                                                                                                                          ; LABCELL_X54_Y11_N51                          ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[20][15]~61                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y11_N27                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[21][15]~69                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y15_N39                         ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[22][15]~62                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y11_N54                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[23][15]~70                                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y12_N33                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[24][15]~15                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y14_N12                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[25][15]~34                                                                                                                                                                                                                                                                                                        ; MLABCELL_X32_Y9_N6                           ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[26][15]~16                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y16_N57                          ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[27][15]~36                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y14_N42                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[28][15]~25                                                                                                                                                                                                                                                                                                        ; MLABCELL_X32_Y9_N0                           ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[29][15]~42                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y8_N21                           ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[2][15]~10                                                                                                                                                                                                                                                                                                         ; LABCELL_X54_Y11_N54                          ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[30][15]~26                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y7_N54                           ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[31][15]~46                                                                                                                                                                                                                                                                                                        ; MLABCELL_X32_Y9_N39                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[32][15]~18                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y16_N15                          ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[33][15]~38                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N9                            ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[34][15]~19                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y16_N54                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[35][15]~40                                                                                                                                                                                                                                                                                                        ; LABCELL_X28_Y15_N9                           ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[36][15]~27                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N3                            ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[37][15]~43                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N51                           ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[38][15]~28                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N0                            ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[39][15]~47                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N21                           ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[3][15]~12                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y14_N30                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[40][15]~20                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y16_N0                           ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[41][15]~35                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N15                           ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[42][15]~21                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y16_N45                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[43][15]~37                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y14_N54                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[44][15]~30                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N36                           ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[45][15]~44                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N12                           ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[46][15]~31                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N42                           ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[47][15]~48                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N45                           ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[48][15]~22                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y16_N36                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[49][15]~39                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y10_N15                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[4][15]~13                                                                                                                                                                                                                                                                                                         ; LABCELL_X54_Y11_N57                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[50][15]~23                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y16_N33                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[51][15]~41                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y14_N39                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[52][15]~32                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N27                           ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[53][15]~45                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N54                           ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[54][15]~33                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N57                           ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[55][15]~49                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y9_N18                           ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[56][15]~72                                                                                                                                                                                                                                                                                                        ; LABCELL_X4_Y7_N24                            ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[57][15]~74                                                                                                                                                                                                                                                                                                        ; LABCELL_X4_Y7_N51                            ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[58][15]~73                                                                                                                                                                                                                                                                                                        ; LABCELL_X4_Y7_N27                            ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[59][15]~75                                                                                                                                                                                                                                                                                                        ; LABCELL_X4_Y7_N9                             ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[5][15]~50                                                                                                                                                                                                                                                                                                         ; LABCELL_X54_Y11_N12                          ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[60][15]~14                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y9_N42                            ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[6][15]~51                                                                                                                                                                                                                                                                                                         ; LABCELL_X54_Y11_N21                          ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[7][15]~52                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y12_N51                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[8][15]~53                                                                                                                                                                                                                                                                                                         ; MLABCELL_X50_Y12_N6                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B[9][15]~63                                                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y15_N57                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase_B_count[15]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y8_N24                           ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst|ctr0[14]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X59_Y10_N27                          ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:0:piezo_inst|ctr1[1]~2                                                                                                                                                                                                                                                                                   ; MLABCELL_X55_Y10_N51                         ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr0[9]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X55_Y6_N51                          ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:10:piezo_inst|ctr1[11]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X54_Y4_N51                           ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X54_Y2_N42                           ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:11:piezo_inst|ctr1[12]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X54_Y2_N3                            ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr0[10]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y6_N27                           ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:12:piezo_inst|ctr1[1]~2                                                                                                                                                                                                                                                                                  ; MLABCELL_X42_Y4_N51                          ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr0[1]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X65_Y6_N45                           ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:13:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y4_N57                           ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:14:piezo_inst|ctr0[4]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X54_Y7_N33                           ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:14:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X61_Y3_N24                           ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y15_N33                          ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:15:piezo_inst|ctr1[15]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y1_N57                           ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y6_N39                           ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:16:piezo_inst|ctr1[10]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X42_Y5_N57                          ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr0[9]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y8_N30                           ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:17:piezo_inst|ctr1[11]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y5_N33                           ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X38_Y6_N33                           ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:18:piezo_inst|ctr1[12]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X41_Y6_N21                           ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst|ctr0[10]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y13_N36                          ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:19:piezo_inst|ctr1[1]~2                                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y5_N57                           ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X58_Y4_N3                            ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:1:piezo_inst|ctr1[3]~2                                                                                                                                                                                                                                                                                   ; LABCELL_X59_Y2_N33                           ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr0[1]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y6_N33                           ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:20:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X61_Y7_N18                           ; 22      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr0[4]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y11_N48                          ; 23      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:21:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X53_Y3_N30                           ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y7_N39                           ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:22:piezo_inst|ctr1[15]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X38_Y5_N57                           ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y8_N57                           ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:23:piezo_inst|ctr1[10]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y6_N51                           ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr0[9]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X37_Y12_N12                         ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:24:piezo_inst|ctr1[11]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X42_Y8_N45                          ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X37_Y11_N27                         ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:25:piezo_inst|ctr1[12]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y8_N57                           ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr0[10]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y2_N9                            ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:26:piezo_inst|ctr1[1]~2                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y1_N36                           ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr0[1]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X28_Y14_N33                          ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:27:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y2_N42                           ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst|ctr0[4]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X42_Y9_N51                          ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:28:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X37_Y8_N54                          ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X38_Y7_N42                           ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:29:piezo_inst|ctr1[15]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X37_Y2_N57                          ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr0[1]~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X55_Y6_N12                          ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:2:piezo_inst|ctr1[2]~2                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y3_N51                           ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y3_N0                            ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:30:piezo_inst|ctr1[10]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y2_N48                           ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr0[9]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y10_N54                          ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:31:piezo_inst|ctr1[11]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y8_N18                           ; 23      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X21_Y13_N45                          ; 22      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:32:piezo_inst|ctr1[12]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X59_Y2_N36                           ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr0[10]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y12_N42                          ; 22      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:33:piezo_inst|ctr1[1]~2                                                                                                                                                                                                                                                                                  ; MLABCELL_X50_Y6_N54                          ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst|ctr0[1]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y16_N18                         ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:34:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y8_N18                           ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr0[4]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X28_Y14_N15                          ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:35:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X19_Y6_N54                          ; 22      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y6_N21                           ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:36:piezo_inst|ctr1[15]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y3_N51                          ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y6_N18                           ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:37:piezo_inst|ctr1[10]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X32_Y7_N36                          ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr0[9]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y2_N24                           ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:38:piezo_inst|ctr1[11]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X13_Y2_N0                            ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y9_N39                           ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:39:piezo_inst|ctr1[12]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y1_N42                           ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst|ctr0[7]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X63_Y4_N39                           ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:3:piezo_inst|ctr1[4]~2                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y4_N57                           ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr0[10]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y6_N33                          ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:40:piezo_inst|ctr1[1]~2                                                                                                                                                                                                                                                                                  ; LABCELL_X59_Y6_N54                           ; 22      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr0[1]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X37_Y11_N18                         ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:41:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X38_Y4_N39                           ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr0[4]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y4_N36                          ; 22      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:42:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y4_N48                           ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y17_N33                          ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:43:piezo_inst|ctr1[15]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X38_Y4_N51                           ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X28_Y5_N6                            ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:44:piezo_inst|ctr1[10]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X32_Y2_N57                          ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr0[9]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X28_Y5_N21                           ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:45:piezo_inst|ctr1[11]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X28_Y3_N51                           ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y2_N18                           ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:46:piezo_inst|ctr1[12]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y1_N39                           ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr0[10]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X37_Y13_N18                         ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:47:piezo_inst|ctr1[1]~2                                                                                                                                                                                                                                                                                  ; MLABCELL_X50_Y4_N30                          ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr0[1]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X21_Y13_N39                          ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:48:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X32_Y5_N57                          ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr0[4]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X3_Y9_N57                           ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:49:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X8_Y1_N42                           ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst|ctr0[3]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X58_Y13_N54                          ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:4:piezo_inst|ctr1[14]~2                                                                                                                                                                                                                                                                                  ; LABCELL_X51_Y1_N54                           ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X8_Y7_N9                            ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:50:piezo_inst|ctr1[15]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X9_Y1_N42                            ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X8_Y7_N15                           ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:51:piezo_inst|ctr1[10]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X32_Y3_N30                          ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr0[9]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y2_N51                           ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:52:piezo_inst|ctr1[11]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X8_Y3_N48                           ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X9_Y7_N39                            ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:53:piezo_inst|ctr1[12]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X38_Y4_N42                           ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst|ctr0[10]~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X14_Y4_N21                          ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:54:piezo_inst|ctr1[1]~2                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y6_N54                           ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr0[1]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y2_N9                            ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:55:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y2_N57                           ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr0[4]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X11_Y6_N3                            ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:56:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y4_N18                           ; 22      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X3_Y5_N39                           ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:57:piezo_inst|ctr1[15]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y3_N39                           ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X11_Y6_N57                           ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:58:piezo_inst|ctr1[10]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X38_Y2_N57                           ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst|ctr0[9]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y4_N45                            ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:59:piezo_inst|ctr1[11]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y4_N18                           ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr0[10]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y15_N0                           ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:5:piezo_inst|ctr1[1]~2                                                                                                                                                                                                                                                                                   ; LABCELL_X53_Y15_N57                          ; 19      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X6_Y11_N51                          ; 23      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|ctr1[12]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X49_Y2_N51                           ; 22      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr0[1]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X54_Y5_N15                           ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:6:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                  ; MLABCELL_X42_Y3_N57                          ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr0[4]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X65_Y6_N48                           ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:7:piezo_inst|ctr1[13]~2                                                                                                                                                                                                                                                                                  ; LABCELL_X65_Y6_N15                           ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X55_Y6_N30                          ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:8:piezo_inst|ctr1[15]~2                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y5_N39                          ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr0[2]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X54_Y12_N45                          ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:9:piezo_inst|ctr1[10]~2                                                                                                                                                                                                                                                                                  ; LABCELL_X64_Y3_N6                            ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|sync[0]                                                                                                                                                                                                                                                                                                                   ; FF_X63_Y4_N32                                ; 1038    ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|ptp_sync:ptp_simple_us_0|returnvalue[14]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y35_N42                          ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|dealy_cnt[20]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y31_N42                           ; 35      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|ret_val[10]~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y24_N33                          ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|ret_val_IO                                                                                                                                                                                                                                                                                                     ; FF_X27_Y24_N14                               ; 38      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|US_out_trigger~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y28_N21                          ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|returnvalue[19]~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y28_N48                          ; 23      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|returnvalue[19]~2                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y30_N6                           ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|returnvalue[31]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y32_N51                          ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[30]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y29_N15                          ; 32      ; Latch enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt[26]~1                                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y29_N54                          ; 42      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|time_cnt~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y28_N27                          ; 43      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|waitflag_status~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y28_N39                          ; 1       ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|rtc:realtime_clock_controll_0|waitflag_trigger                                                                                                                                                                                                                                                                                                                ; FF_X25_Y29_N46                               ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_fpga_key:fpga_key|always1~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y26_N6                           ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_fpga_led:fpga_led|data_out[0]~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y28_N6                           ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_loan_in[54]                                                                                                                                                                                                                                                                       ; HPSINTERFACELOANIO_X32_Y34_N111              ; 28      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                     ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X32_Y22_N111 ; 57      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111        ; 4       ; Async. clear              ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X68_Y51_N7                    ; 11      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X68_Y36_N7                    ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X68_Y43_N7                    ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X68_Y29_N7                    ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X68_Y57_N7                    ; 11      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X68_Y53_N6                     ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X68_Y53_N6                     ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X68_Y51_N4                    ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y45_N6                     ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y45_N6                     ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y43_N8                    ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y43_N4                    ; 13      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y43_N22                       ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y43_N10                          ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y43_N9                    ; 42      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y46_N27                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y46_N10                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y46_N44                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y45_N61                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y44_N27                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y44_N10                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y44_N44                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y43_N101                      ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y38_N6                     ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y38_N6                     ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y36_N8                    ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y36_N4                    ; 13      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y36_N22                       ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y36_N10                          ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y36_N9                    ; 42      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y39_N27                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y39_N10                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y39_N44                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y38_N61                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y37_N27                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y37_N10                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y37_N44                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y36_N101                      ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y31_N6                     ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y31_N6                     ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y29_N8                    ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y29_N4                    ; 13      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y29_N22                       ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y29_N10                          ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y29_N9                    ; 42      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y32_N27                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y32_N10                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y32_N44                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y31_N61                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y30_N27                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y30_N10                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y30_N44                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y29_N101                      ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y24_N6                     ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y24_N6                     ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y22_N8                    ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y22_N4                    ; 13      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y22_N22                       ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y22_N10                          ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y22_N9                    ; 42      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y25_N27                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y25_N10                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y25_N44                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y24_N61                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y23_N27                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y23_N10                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y23_N44                       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y22_N101                      ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X64_Y18_N111                     ; 98      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X64_Y18_N111                     ; 3       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X54_Y18_N111               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X10_Y26_N36                          ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_key_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                     ; MLABCELL_X14_Y29_N54                         ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X9_Y31_N48                           ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_led_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X10_Y28_N57                          ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X13_Y34_N18                          ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:id_switch_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; MLABCELL_X14_Y34_N0                          ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                         ; MLABCELL_X19_Y24_N18                         ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piezo_controller_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X19_Y22_N45                         ; 35      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                  ; MLABCELL_X8_Y33_N0                           ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ptp_simple_us_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                    ; LABCELL_X17_Y29_N9                           ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                        ; LABCELL_X21_Y32_N6                           ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:realtime_clock_controll_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                          ; LABCELL_X21_Y32_N3                           ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|always6~0                                                                                                                                                                                                                                            ; MLABCELL_X19_Y25_N6                          ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                       ; LABCELL_X13_Y27_N42                          ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_key_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                        ; LABCELL_X11_Y27_N39                          ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                       ; LABCELL_X11_Y28_N6                           ; 37      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fpga_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                        ; LABCELL_X13_Y28_N45                          ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:id_switch_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                          ; MLABCELL_X19_Y34_N9                          ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:id_switch_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                           ; LABCELL_X18_Y34_N0                           ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                             ; LABCELL_X18_Y24_N21                          ; 47      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                     ; LABCELL_X17_Y23_N36                          ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                              ; LABCELL_X15_Y23_N42                          ; 47      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; FF_X14_Y23_N8                                ; 36      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:piezo_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; FF_X18_Y23_N38                               ; 11      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                      ; LABCELL_X13_Y33_N21                          ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ptp_simple_us_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                       ; MLABCELL_X14_Y33_N48                         ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                            ; MLABCELL_X25_Y30_N12                         ; 71      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:realtime_clock_controll_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                             ; LABCELL_X23_Y30_N30                          ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                            ; LABCELL_X10_Y26_N3                           ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                            ; LABCELL_X11_Y31_N15                          ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:id_switch_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                               ; LABCELL_X13_Y34_N45                          ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piezo_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                               ; MLABCELL_X19_Y24_N12                         ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ptp_simple_us_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                           ; MLABCELL_X8_Y33_N51                          ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:realtime_clock_controll_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                 ; LABCELL_X21_Y32_N36                          ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piezo_controller_0_s1_translator|av_write                                                                                                                                                                                                                                       ; LABCELL_X15_Y23_N57                          ; 23      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                              ; MLABCELL_X19_Y29_N0                          ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; MLABCELL_X19_Y29_N54                         ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~1                                                                                                                                                                                                                              ; MLABCELL_X19_Y25_N45                         ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; MLABCELL_X19_Y25_N54                         ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|byte_cnt_reg~0                                                                                                                                                                                                                             ; LABCELL_X18_Y24_N18                          ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                    ; FF_X18_Y25_N5                                ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|always10~3                                                                                                                                                                                                                                 ; MLABCELL_X19_Y24_N24                         ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:piezo_controller_0_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                  ; LABCELL_X22_Y22_N15                          ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; MLABCELL_X14_Y31_N42                         ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X14_Y31_N51                         ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; MLABCELL_X19_Y34_N54                         ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X19_Y34_N45                         ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                            ; LABCELL_X13_Y27_N54                          ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X13_Y27_N39                          ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                            ; LABCELL_X17_Y28_N24                          ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X17_Y28_N45                          ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                            ; LABCELL_X18_Y25_N36                          ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                                                                                                                                                                ; FF_X18_Y25_N47                               ; 75      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X18_Y25_N0                           ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                ; LABCELL_X22_Y30_N54                          ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                    ; LABCELL_X22_Y30_N51                          ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                     ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                             ; PIN_V11                               ; 7203    ; Global Clock         ; GCLK4            ; --                        ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X2_Y12_N29                         ; 6331    ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                          ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 4       ; Global Clock         ; GCLK15           ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                     ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1952    ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|sync[0]                                                                                   ; 1038    ;
; soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase~2928                                                                                ; 976     ;
; soc_system:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 746     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 18,528 / 130,276 ( 14 % ) ;
; C12 interconnects                           ; 175 / 6,848 ( 3 % )       ;
; C2 interconnects                            ; 4,562 / 51,436 ( 9 % )    ;
; C4 interconnects                            ; 3,296 / 25,120 ( 13 % )   ;
; DQS bus muxes                               ; 4 / 19 ( 21 % )           ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 19 ( 21 % )           ;
; Direct links                                ; 3,382 / 130,276 ( 3 % )   ;
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 124 / 156 ( 79 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 1 / 64 ( 2 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 4 / 142 ( 3 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 1 / 85 ( 1 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )            ;
; Local interconnects                         ; 6,341 / 31,760 ( 20 % )   ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )            ;
; R14 interconnects                           ; 409 / 6,046 ( 7 % )       ;
; R14/C12 interconnect drivers                ; 484 / 8,584 ( 6 % )       ;
; R3 interconnects                            ; 6,512 / 56,712 ( 11 % )   ;
; R6 interconnects                            ; 10,696 / 131,000 ( 8 % )  ;
; Spine clocks                                ; 10 / 150 ( 7 % )          ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )         ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules             ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+-----------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass            ; 0            ; 196       ; 196       ; 0            ; 32           ; 196       ; 196       ; 0            ; 0            ; 0            ; 0            ; 2            ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 0            ; 0            ; 46           ; 25           ; 196       ; 196       ; 115          ;
; Total Unchecked       ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable    ; 196          ; 0         ; 0         ; 196          ; 164          ; 0         ; 0         ; 196          ; 196          ; 196          ; 196          ; 194          ; 150          ; 125          ; 196          ; 196          ; 196          ; 196          ; 150          ; 171          ; 196          ; 196          ; 196          ; 150          ; 171          ; 0         ; 0         ; 81           ;
; Total Fail            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; PIEZO[1]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[2]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[3]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[4]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[5]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[5]                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[6]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[7]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[8]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[9]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[10]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[11]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[12]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[13]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[14]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[15]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[16]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[17]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[18]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[19]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[20]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[21]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[22]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[23]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[24]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[25]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[26]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[27]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[28]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[29]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[30]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[31]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[32]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[33]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[34]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[35]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[36]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[37]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[38]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[39]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[40]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[41]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[42]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[43]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[44]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[45]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[46]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[47]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[48]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[49]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[50]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[51]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[52]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[53]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[54]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[55]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[56]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[57]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[58]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[59]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PIEZO[60]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[0]                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[1]                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[2]                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[7]                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_ADDR[0]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[1]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[2]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[3]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[4]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[5]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[6]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[7]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[8]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[9]      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[10]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[11]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[12]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[13]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[14]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[0]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[1]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[2]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CAS_N        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CK_N         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CK_P         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CKE          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CS_N         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[0]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[1]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[2]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[3]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RAS_N        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RESET_N      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_WE_N         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_GTX_CLK      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDC          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[0]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[1]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[2]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[3]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_EN        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CLK            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_UART_TX           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_STP           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[3]                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[4]                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[6]                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ENABLE                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; RTC_TRIGGER2          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_CONV_USB_N        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQ[0]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[1]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[2]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[3]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[4]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[5]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[6]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[7]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[8]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[9]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[10]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[11]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[12]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[13]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[14]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[15]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[16]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[17]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[18]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[19]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[20]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[21]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[22]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[23]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[24]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[25]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[26]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[27]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[28]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[29]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[30]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[31]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[1]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[2]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[3]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[0]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[1]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[2]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[3]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_INT_N        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDIO         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GSENSOR_INT       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C0_SCLK         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C0_SDAT         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_KEY_N             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LED               ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CMD            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[0]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[1]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[2]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[3]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[0]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[1]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[2]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[3]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[4]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[5]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[6]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[7]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LTC_GPIO[0]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LTC_GPIO[1]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LTC_GPIO[2]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LTC_GPIO[3]       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LTC_GPIO_ENABLE_N ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FPGA_CLK1_50          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[0]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[1]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[2]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[3]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_CLK       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DV        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_UART_RX           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_CLKOUT        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_DIR           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_NXT           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RZQ          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[0]                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY_N[0]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY_N[1]              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; RTC_TRIGGER           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+-----------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "DE0_Nano_SoC"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G15
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 6426 fanout uses global clock CLKCTRL_G4
    Info (11162): soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 5605 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Warning (335093): The Timing Analyzer is analyzing 1008 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_LOANIO40 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_LOANIO40] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_LOANIO40] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_LOANIO51 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_LOANIO51] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_LOANIO51] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_LOANIO52 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_LOANIO52] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_LOANIO52] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_LOANIO54 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_LOANIO54] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_LOANIO54] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_LOANIO64 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_LOANIO64] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_LOANIO64] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_LOANIO65 could not be matched with a port File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_LOANIO65] -to * File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_LOANIO65] File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Warning (332060): Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:soc_system_inst|piezo_controller:piezo_controller_0|piezo:\piezo_gen:60:piezo_inst|piezo_out is being clocked by FPGA_CLK1_50
Warning (332060): Node: RTC_TRIGGER was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch soc_system:soc_system_inst|rtc:realtime_clock_controll_0|rtc_trigger_data[14] is being clocked by RTC_TRIGGER
Warning (332060): Node: soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|ret_val_IO was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:soc_system_inst|rtc:realtime_clock_controll_0|US_output_time[13] is being clocked by soc_system:soc_system_inst|rtc:realtime_clock_controll_0|IO_time_ctl:tim1|ret_val_IO
Warning (332060): Node: soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch soc_system:soc_system_inst|piezo_controller:piezo_controller_0|phase[60][3]~1945 is being clocked by soc_system:soc_system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CONVST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C1_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C1_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LTC_GPIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LTC_GPIO_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LTC_GPIO_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LTC_GPIO_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LTC_GPIO_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_MISO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_MOSI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_SS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_36" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_37" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_38" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_39" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_40" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_41" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_42" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_43" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_44" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_45" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_46" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_47" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_48" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_49" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_51" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_52" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_53" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_54" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_55" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_56" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_57" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_58" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_59" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_60" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PIEZO_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_3" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:16
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:13
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:11
Info (11888): Total time spent on timing analysis during the Fitter is 2.79 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:30
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 43
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 43
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 43
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 43
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 42
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 42
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 42
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 42
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/DE0_Nano_SoC_top_level.vhd Line: 41
Info (144001): Generated suppressed messages file /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/output_files/DE0_Nano_SoC.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 480 warnings
    Info: Peak virtual memory: 3074 megabytes
    Info: Processing ended: Wed Apr 17 11:44:03 2019
    Info: Elapsed time: 00:01:50
    Info: Total CPU time (on all processors): 00:03:28


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/Quartus/output_files/DE0_Nano_SoC.fit.smsg.


