# DSM (æ•°å­—ä¿¡å·æµ‹é‡) ä»¿çœŸè¯´æ˜

## ğŸ“ æ–‡ä»¶ä½ç½®

- **Testbench**: `F:\FPGA2025\tb\cdc_dsm_simple_tb.sv`
- **ä»¿çœŸè„šæœ¬**: `F:\FPGA2025\sim\cdc_dsm_simple_tb\cmd.do`

## ğŸš€ è¿è¡Œä»¿çœŸ

### æ–¹æ³•1: ä½¿ç”¨ ModelSim GUI

```bash
cd F:\FPGA2025\sim\cdc_dsm_simple_tb
modelsim
# åœ¨ ModelSim æ§åˆ¶å°è¾“å…¥:
do cmd.do
```

### æ–¹æ³•2: å‘½ä»¤è¡Œç›´æ¥è¿è¡Œ

```bash
cd F:\FPGA2025\sim\cdc_dsm_simple_tb
vsim -do cmd.do
```

## ğŸ§ª æµ‹è¯•å†…å®¹

ä»¿çœŸåŒ…å«4ä¸ªè‡ªåŠ¨åŒ–æµ‹è¯•åœºæ™¯ï¼š

### Test 1: 1kHz @ 50% å ç©ºæ¯”
- **é€šé“**: 0
- **é¢‘ç‡**: 1kHz (å‘¨æœŸ = 60,000 æ—¶é’Ÿå‘¨æœŸ @ 60MHz)
- **é«˜ç”µå¹³**: 30,000 å‘¨æœŸ
- **ä½ç”µå¹³**: 30,000 å‘¨æœŸ
- **å‘¨æœŸæ•°**: 3

### Test 2: 10kHz @ 50% å ç©ºæ¯”
- **é€šé“**: 0
- **é¢‘ç‡**: 10kHz (å‘¨æœŸ = 6,000 æ—¶é’Ÿå‘¨æœŸ)
- **é«˜ç”µå¹³**: 3,000 å‘¨æœŸ
- **ä½ç”µå¹³**: 3,000 å‘¨æœŸ
- **å‘¨æœŸæ•°**: 5

### Test 3: 1kHz @ 25% å ç©ºæ¯”
- **é€šé“**: 0
- **é«˜ç”µå¹³**: 15,000 å‘¨æœŸ (25%)
- **ä½ç”µå¹³**: 45,000 å‘¨æœŸ (75%)
- **å‘¨æœŸæ•°**: 3

### Test 4: 1kHz @ 75% å ç©ºæ¯”
- **é€šé“**: 0
- **é«˜ç”µå¹³**: 45,000 å‘¨æœŸ (75%)
- **ä½ç”µå¹³**: 15,000 å‘¨æœŸ (25%)
- **å‘¨æœŸæ•°**: 3

## ğŸ“Š éªŒè¯æ ‡å‡†

æ¯ä¸ªæµ‹è¯•ä¼šè‡ªåŠ¨éªŒè¯ï¼š
- âœ… é«˜ç”µå¹³æ—¶é—´ (Â±3 æ—¶é’Ÿå‘¨æœŸå®¹å·®)
- âœ… ä½ç”µå¹³æ—¶é—´ (Â±3 æ—¶é’Ÿå‘¨æœŸå®¹å·®)
- âœ… ä¸Šä¼ æ•°æ®æ ¼å¼æ­£ç¡®æ€§
- âœ… åè®®å¸§å¤´å’Œæ ¡éªŒå’Œ

## ğŸ” è§‚å¯Ÿä¿¡å·

ä»¿çœŸè„šæœ¬è‡ªåŠ¨æ·»åŠ äº†ä»¥ä¸‹ä¿¡å·ç»„ï¼š

### 1. Top Level
- æ—¶é’Ÿå’Œå¤ä½
- USBæ¥å£ä¿¡å·
- DSMè¾“å…¥ä¿¡å· (8é€šé“)

### 2. Protocol Parser
- çŠ¶æ€æœº
- å‘½ä»¤è§£æè¾“å‡º (cmd_out, len_out)
- è§£æå®Œæˆ/é”™è¯¯ä¿¡å·

### 3. Command Processor
- çŠ¶æ€æœº
- å‘½ä»¤æ€»çº¿ä¿¡å·
- Payload è¯»å–

### 4. DSM Handler
- **ä¸»çŠ¶æ€æœº**: IDLE â†’ RX_CMD â†’ MEASURING â†’ UPLOAD_DATA
- **ä¸Šä¼ çŠ¶æ€æœº**: UP_IDLE â†’ UP_SEND â†’ UP_WAIT
- é€šé“æ©ç å’Œæµ‹é‡æ§åˆ¶
- ä¸Šä¼ æ¥å£ä¿¡å·

### 5. DSM Core (Multi-channel)
- 8é€šé“æµ‹é‡å¯åŠ¨/å®Œæˆä¿¡å·
- æ‰“åŒ…çš„æµ‹é‡ç»“æœ (128ä½å‘é‡)

### 6. DSM Channel 0 Detail
- **çŠ¶æ€æœº**: IDLE â†’ WAIT_RISING â†’ MEASURE_HIGH â†’ MEASURE_LOW â†’ CALCULATE â†’ DONE
- åŒæ­¥å™¨é“¾ (3çº§)
- è¾¹æ²¿æ£€æµ‹ä¿¡å·
- è®¡æ•°å™¨ (high_counter, low_counter)
- æµ‹é‡ç»“æœè¾“å‡º

### 7. Upload Pipeline
- Adapter â†’ Packer â†’ Arbiter å„çº§ä¿¡å·
- æ•°æ®æ‰“åŒ…è¿‡ç¨‹
- ä»²è£å’Œåˆå¹¶

### 8. USB Upload
- æœ€ç»ˆä¸Šä¼ åˆ°USBçš„æ•°æ®
- æ¥æ”¶å­—èŠ‚è®¡æ•°

## ğŸ“ é¢„æœŸè¾“å‡º

### æ§åˆ¶å°è¾“å‡ºç¤ºä¾‹

```
========================================
=== Test 1: 1kHz @ 50% Duty ===
========================================

[XXX] ======= Sending DSM Command: Channel Mask=0x01 =======
[XXX] DSM Command sent (checksum=0x0C)
[XXX] DSM Channel 0: Generating 3 periods (H=30000, L=30000 cycles)
[XXX] DSM_HANDLER: RX_CMD, channel_mask=0x01
[XXX] DSM_HANDLER: MEASURING
[XXX] DSM measure_done changed: 0x01
[XXX] DSM_HANDLER: UPLOAD_DATA

=== Parsing DSM Upload Data ===
Total bytes received: 11
Header: 0xAA44 (expect AA44)
Source: 0x0A (expect 0A=DSM)
Payload Length: 5 bytes

Channel 0:
  High Time: 30000 cycles
  Low Time:  30000 cycles
  Period:    60000 cycles
  Frequency: 1000 Hz
  Duty:      50%

--- Verification: Channel 0 ---
Expected: High=30000, Low=30000
Actual:   High=30000, Low=30000
Tolerance: Â±3 cycles
âœ… High time: PASS
âœ… Low time: PASS
âœ… FINAL: PASS

=== Test Complete ===
```

## ğŸ› è°ƒè¯•æŠ€å·§

### 1. æ£€æŸ¥ä¿¡å·ç”Ÿæˆ
è§‚å¯Ÿæ³¢å½¢ä¸­çš„ `dsm_signal_in[0]`ï¼Œç¡®è®¤æ–¹æ³¢æ­£ç¡®ç”Ÿæˆ

### 2. æ£€æŸ¥è¾¹æ²¿æ£€æµ‹
æŸ¥çœ‹ DSM Ch0 ç»„ä¸­çš„ï¼š
- `measure_pin_sync2` (åŒæ­¥åçš„è¾“å…¥)
- `rising_edge` / `falling_edge` (è¾¹æ²¿æ£€æµ‹)

### 3. æ£€æŸ¥çŠ¶æ€æœºè½¬æ¢
- DSM Ch0 çš„ `state` åº”è¯¥æŒ‰åºè½¬æ¢
- å¦‚æœå¡åœ¨ `WAIT_RISING`(1)ï¼Œè¯´æ˜æ²¡æ£€æµ‹åˆ°ä¸Šå‡æ²¿

### 4. æ£€æŸ¥è®¡æ•°å™¨
- `high_counter` åº”è¯¥åœ¨ MEASURE_HIGH çŠ¶æ€é€’å¢
- `low_counter` åº”è¯¥åœ¨ MEASURE_LOW çŠ¶æ€é€’å¢

### 5. æ£€æŸ¥ä¸Šä¼ æµç¨‹
ä¾æ¬¡è§‚å¯Ÿï¼š
- DSM Handler çš„ upload_valid
- DSM Adapter çš„ packer_upload_valid
- Packer è¾“å‡ºçš„ packed_valid[2]
- Merged upload çš„ merged_upload_valid
- æœ€ç»ˆçš„ usb_upload_valid

## âš™ï¸ ä¿®æ”¹æµ‹è¯•å‚æ•°

åœ¨ `cdc_dsm_simple_tb.sv` çš„ä¸»æµ‹è¯•åºåˆ—ä¸­ä¿®æ”¹ï¼š

```systemverilog
// æ·»åŠ æ–°çš„æµ‹è¯•
run_dsm_test(
    "Test 5: è‡ªå®šä¹‰æµ‹è¯•",
    8'h01,      // é€šé“æ©ç  (bit0=é€šé“0)
    0,          // æµ‹è¯•å“ªä¸ªé€šé“
    12000,      // é«˜ç”µå¹³å‘¨æœŸæ•°
    48000,      // ä½ç”µå¹³å‘¨æœŸæ•°
    4           // ç”Ÿæˆå‡ ä¸ªå®Œæ•´å‘¨æœŸ
);
```

## ğŸ“Œ å¸¸è§é—®é¢˜

### Q1: æµ‹é‡ç»“æœä¸º0
**åŸå› **: ä¿¡å·æœªæ­£ç¡®ç”Ÿæˆæˆ–çŠ¶æ€æœºæœªå¯åŠ¨
**æ£€æŸ¥**:
- `dsm_signal_in` æ³¢å½¢
- DSM Handler çš„ `channel_mask` æ˜¯å¦æ­£ç¡®
- `measure_start_reg` æ˜¯å¦è¢«ç½®ä½

### Q2: High_time=0, Low_time=å…¨å‘¨æœŸ
**åŸå› **: ä¿¡å·å¯èƒ½åç›¸ï¼Œæˆ–å ç©ºæ¯”æä½
**æ£€æŸ¥**:
- ä¿¡å·æºé…ç½®
- è¾¹æ²¿æ£€æµ‹é€»è¾‘

### Q3: ä¸Šä¼ æ•°æ®ä¸å®Œæ•´
**åŸå› **: Upload pipeline æœ‰é˜»å¡
**æ£€æŸ¥**:
- Arbiter FIFO æ˜¯å¦æ»¡
- Ready/Valid æ¡æ‰‹ä¿¡å·

## ğŸ¯ æˆåŠŸæ ‡å‡†

æ‰€æœ‰æµ‹è¯•æ˜¾ç¤ºï¼š
```
âœ… High time: PASS
âœ… Low time: PASS
âœ… FINAL: PASS
```

è¯¯å·®åº”åœ¨ Â±3 ä¸ªæ—¶é’Ÿå‘¨æœŸå†…ï¼ˆç”±åŒæ­¥å™¨å’ŒçŠ¶æ€æœºå»¶è¿Ÿé€ æˆï¼‰ã€‚

---

**ä½œè€…**: Claude Code
**æ—¥æœŸ**: 2025-01-XX
**ç‰ˆæœ¬**: 1.0
