

================================================================
== Vivado HLS Report for 'estimate_FR'
================================================================
* Date:           Wed Jun 30 15:49:39 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BIN_FLOAT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.714|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  55201|  55201|  55201|  55201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  55200|  55200|       276|          -|          -|   200|    no    |
        | + Loop 1.1  |    225|    225|         3|          -|          -|    75|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    265|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     22|    4929|   7042|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    279|    -|
|Register         |        -|      -|     569|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     22|    5498|   7586|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     10|       5|     14|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-------------------------------------------+---------+-------+------+------+-----+
    |                   Instance                   |                   Module                  | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------+-------------------------------------------+---------+-------+------+------+-----+
    |estimate_FR_dcmp_64ns_64ns_1_2_1_U4           |estimate_FR_dcmp_64ns_64ns_1_2_1           |        0|      0|   130|   469|    0|
    |estimate_FR_dcmp_64ns_64ns_1_2_1_U5           |estimate_FR_dcmp_64ns_64ns_1_2_1           |        0|      0|   130|   469|    0|
    |estimate_FR_ddiv_64ns_64ns_64_31_1_U3         |estimate_FR_ddiv_64ns_64ns_64_31_1         |        0|      0|  3211|  3658|    0|
    |estimate_FR_dmul_64ns_64ns_64_6_max_dsp_1_U1  |estimate_FR_dmul_64ns_64ns_64_6_max_dsp_1  |        0|     11|   317|   578|    0|
    |estimate_FR_dmul_64ns_64ns_64_6_max_dsp_1_U2  |estimate_FR_dmul_64ns_64ns_64_6_max_dsp_1  |        0|     11|   317|   578|    0|
    |estimate_FR_sitodp_32ns_64_6_1_U6             |estimate_FR_sitodp_32ns_64_6_1             |        0|      0|   412|   645|    0|
    |estimate_FR_sitodp_32ns_64_6_1_U7             |estimate_FR_sitodp_32ns_64_6_1             |        0|      0|   412|   645|    0|
    +----------------------------------------------+-------------------------------------------+---------+-------+------+------+-----+
    |Total                                         |                                           |        0|     22|  4929|  7042|    0|
    +----------------------------------------------+-------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |count_fu_312_p2        |     +    |      0|  0|  39|           1|          32|
    |i_fu_156_p2            |     +    |      0|  0|  15|           8|           1|
    |j_fu_199_p2            |     +    |      0|  0|  15|           7|           1|
    |and_ln10_1_fu_285_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln10_2_fu_295_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln10_3_fu_300_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln10_4_fu_306_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln10_fu_280_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_1_fu_264_p2  |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln10_2_fu_219_p2  |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln10_3_fu_174_p2  |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln10_4_fu_187_p2  |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln10_5_fu_234_p2  |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln10_fu_258_p2    |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln8_fu_150_p2     |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln9_fu_193_p2     |   icmp   |      0|  0|  11|           7|           7|
    |or_ln10_1_fu_276_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln10_2_fu_291_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln10_fu_270_p2      |    or    |      0|  0|   2|           1|           1|
    |count_2_fu_318_p3      |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 265|         229|          97|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  237|         55|    1|         55|
    |count_1_reg_84  |    9|          2|   32|         64|
    |grp_fu_132_p0   |   15|          3|   32|         96|
    |i_0_reg_72      |    9|          2|    8|         16|
    |j_0_reg_96      |    9|          2|    7|         14|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  279|         64|   80|        245|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  54|   0|   54|          0|
    |bitcast_ln10_1_reg_366  |  64|   0|   64|          0|
    |bitcast_ln10_2_reg_376  |  64|   0|   64|          0|
    |count_1_reg_84          |  32|   0|   32|          0|
    |i_0_reg_72              |   8|   0|    8|          0|
    |i_reg_339               |   8|   0|    8|          0|
    |icmp_ln10_2_reg_399     |   1|   0|    1|          0|
    |icmp_ln10_3_reg_371     |   1|   0|    1|          0|
    |icmp_ln10_4_reg_381     |   1|   0|    1|          0|
    |icmp_ln10_5_reg_404     |   1|   0|    1|          0|
    |j_0_reg_96              |   7|   0|    7|          0|
    |j_reg_389               |   7|   0|    7|          0|
    |or_ln10_reg_415         |   1|   0|    1|          0|
    |reg_139                 |  64|   0|   64|          0|
    |tmp_1_reg_354           |  64|   0|   64|          0|
    |tmp_2_reg_349           |  64|   0|   64|          0|
    |tmp_3_reg_360           |  64|   0|   64|          0|
    |tmp_5_reg_426           |  64|   0|   64|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 569|   0|  569|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_done            | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|spksTime_address0  | out |    7|  ap_memory |   spksTime   |     array    |
|spksTime_ce0       | out |    1|  ap_memory |   spksTime   |     array    |
|spksTime_q0        |  in |   64|  ap_memory |   spksTime   |     array    |
|FR_address0        | out |    8|  ap_memory |      FR      |     array    |
|FR_ce0             | out |    1|  ap_memory |      FR      |     array    |
|FR_we0             | out |    1|  ap_memory |      FR      |     array    |
|FR_d0              | out |   64|  ap_memory |      FR      |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

