// Seed: 169850411
module module_0;
  wire  id_1;
  wire  id_2;
  wire  id_3;
  logic id_4;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output logic id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input wand id_10,
    input tri0 id_11
);
  parameter id_13 = 1;
  module_0 modCall_1 ();
  always @(posedge -1) begin : LABEL_0
    if (1 && "")
      for (id_2 = -1; id_9 - 1; id_0 = id_6)
      if (1) id_2 <= "";
      else begin : LABEL_1
        id_0 = id_5;
      end
  end
  assign id_2 = {id_1, -1};
endmodule
