vendor_name = ModelSim
source_file = 1, C:/Users/nacho/OneDrive/Escritorio/VHDL/flipflops.vhd
source_file = 1, C:/Users/nacho/OneDrive/Escritorio/VHDL/proceso2.vhd
source_file = 1, C:/Users/nacho/OneDrive/Escritorio/VHDL/db/flipflops.cbx.xml
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = flipflops
instance = comp, \Q~output\, Q~output, flipflops, 1
instance = comp, \set~input\, set~input, flipflops, 1
instance = comp, \rst~input\, rst~input, flipflops, 1
instance = comp, \Q~1\, Q~1, flipflops, 1
instance = comp, \CLK~input\, CLK~input, flipflops, 1
instance = comp, \D~input\, D~input, flipflops, 1
instance = comp, \Q~3\, Q~3, flipflops, 1
instance = comp, \Q~0\, Q~0, flipflops, 1
instance = comp, \Q~reg0_emulated\, Q~reg0_emulated, flipflops, 1
instance = comp, \Q~2\, Q~2, flipflops, 1
