Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  7 16:51:09 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FourDigitLEDdriver_control_sets_placed.rpt
| Design       : FourDigitLEDdriver
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      5 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+-----------------+-------------------+------------------+----------------+
|  Clock Signal |  Enable Signal  |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+-----------------+-------------------+------------------+----------------+
|  clk_ssd_BUFG |                 | clean_reset/AR[0] |                2 |              4 |
|  clk_ssd_BUFG | char[3]_i_1_n_0 | clean_reset/AR[0] |                1 |              4 |
|  clk_ssd_BUFG | an3_i_1_n_0     | clean_reset/AR[0] |                1 |              4 |
|  clk_ssd_BUFG |                 |                   |                2 |              5 |
+---------------+-----------------+-------------------+------------------+----------------+


