# Chapter 4.2: Complementary Logic Design

## ğŸ“‹ Chapter Overview

**Complementary logic design** is the systematic approach to constructing static CMOS gates. The Pull-Up Network (PUN) and Pull-Down Network (PDN) are duals of each otherâ€”where one has series connections, the other has parallel connections. This chapter explores the duality principle and provides a methodology for designing arbitrary logic functions.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Apply the duality principle to design PUN from PDN
- Convert any Boolean expression to CMOS implementation
- Design series-parallel networks for complex functions
- Verify correctness of complementary networks

---

## 4.2.1 The Duality Principle

### Series-Parallel Duality

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DUALITY TRANSFORMATIONS                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   PDN (NMOS)                              PUN (PMOS)                â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                             â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€               â”‚
â”‚                                                                      â”‚
â”‚   1. Series â†’ Parallel                                              â”‚
â”‚                                                                      â”‚
â”‚        A                                  A â”€â”€â”€â”¬â”€â”€â”€ B               â”‚
â”‚        â”‚                    â”€â”€â”€â”€â”€â”€â–º           â”‚                     â”‚
â”‚        B                                     â”€â”´â”€                    â”‚
â”‚        â”‚                                                            â”‚
â”‚                                                                      â”‚
â”‚   2. Parallel â†’ Series                                              â”‚
â”‚                                                                      â”‚
â”‚   A â”€â”€â”€â”¬â”€â”€â”€ B                                 A                     â”‚
â”‚        â”‚                    â”€â”€â”€â”€â”€â”€â–º           â”‚                     â”‚
â”‚       â”€â”´â”€                                     B                     â”‚
â”‚                                               â”‚                     â”‚
â”‚                                                                      â”‚
â”‚   3. NMOS â†’ PMOS                                                    â”‚
â”‚      (Same input signal for both)                                   â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   PDN implements: FÌ„ (complement of output)                  â”‚   â”‚
â”‚   â”‚   PUN implements: F (output function)                       â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   PDN conducts â†’ F = 0 â†’ PUN does not conduct               â”‚   â”‚
â”‚   â”‚   PUN conducts â†’ F = 1 â†’ PDN does not conduct               â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Graphical Duality Example

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NAND GATE DUALITY                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Function: F = (AÂ·B)' = A' + B'                                   â”‚
â”‚                                                                      â”‚
â”‚   PDN (pull to GND when F=0):                                       â”‚
â”‚   F = 0 when AÂ·B = 1 (both inputs HIGH)                            â”‚
â”‚                                                                      â”‚
â”‚         A                                                           â”‚
â”‚         â”‚                                                           â”‚
â”‚         â–  NMOS                                                      â”‚
â”‚         â”‚            A and B in series                              â”‚
â”‚         â–  NMOS       Both must be ON for path to GND               â”‚
â”‚         â”‚                                                           â”‚
â”‚        GND                                                          â”‚
â”‚                                                                      â”‚
â”‚   Apply duality transformation:                                     â”‚
â”‚   â€¢ Series â†’ Parallel                                               â”‚
â”‚   â€¢ NMOS â†’ PMOS                                                     â”‚
â”‚                                                                      â”‚
â”‚   PUN (pull to VDD when F=1):                                       â”‚
â”‚   F = 1 when A' + B' = 1 (at least one input LOW)                  â”‚
â”‚                                                                      â”‚
â”‚        VDD                                                          â”‚
â”‚         â”‚                                                           â”‚
â”‚     â”Œâ”€â”€â”€â”¼â”€â”€â”€â”                                                       â”‚
â”‚     â–    â”‚   â–         A and B in parallel                           â”‚
â”‚   PMOS  â”‚ PMOS       Either one ON gives path to VDD               â”‚
â”‚     â””â”€â”€â”€â”¼â”€â”€â”€â”˜                                                       â”‚
â”‚         â”‚                                                           â”‚
â”‚         F                                                           â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.2.2 Design Methodology

### Step-by-Step Process

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CMOS GATE DESIGN PROCEDURE                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   STEP 1: Write the output function F                               â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                             â”‚
â”‚   Express the desired logic function                                â”‚
â”‚                                                                      â”‚
â”‚   STEP 2: Determine FÌ„ (complement)                                 â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                  â”‚
â”‚   Take complement using De Morgan's theorem                         â”‚
â”‚                                                                      â”‚
â”‚   STEP 3: Design PDN from FÌ„                                        â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                        â”‚
â”‚   â€¢ AND terms â†’ Series NMOS                                         â”‚
â”‚   â€¢ OR terms â†’ Parallel NMOS                                        â”‚
â”‚   â€¢ PDN conducts when FÌ„ = 1 (i.e., F = 0)                          â”‚
â”‚                                                                      â”‚
â”‚   STEP 4: Design PUN by duality                                     â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                    â”‚
â”‚   â€¢ Convert series to parallel                                      â”‚
â”‚   â€¢ Convert parallel to series                                      â”‚
â”‚   â€¢ Replace NMOS with PMOS (same inputs)                           â”‚
â”‚                                                                      â”‚
â”‚   STEP 5: Verify completeness                                       â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                      â”‚
â”‚   â€¢ For every input combination:                                    â”‚
â”‚     - Either PUN or PDN conducts                                   â”‚
â”‚     - Never both simultaneously                                    â”‚
â”‚                                                                      â”‚
â”‚   STEP 6: Size transistors                                          â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                         â”‚
â”‚   â€¢ Apply sizing rules for equal delays                            â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.2.3 Design Example: XOR Related Function

### Example: F = AâŠ•B = AB' + A'B

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COMPLEX FUNCTION DESIGN                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Function: F = AB' + A'B  (XOR)                                   â”‚
â”‚                                                                      â”‚
â”‚   This is NOT directly implementable as a single CMOS gate         â”‚
â”‚   because it's not a simple AND-OR or OR-AND structure.            â”‚
â”‚                                                                      â”‚
â”‚   Alternative: Implement XNOR and invert                           â”‚
â”‚                                                                      â”‚
â”‚   F' = (AB' + A'B)' = (AB + A'B')   (XNOR)                         â”‚
â”‚      = (A + B')(A' + B)                                            â”‚
â”‚      = (A âŠ™ B)                                                     â”‚
â”‚                                                                      â”‚
â”‚   But for direct CMOS implementation, we need simpler forms.       â”‚
â”‚                                                                      â”‚
â”‚   Let's try: F = (A + B)(A' + B') = (A + B)(AB)'                   â”‚
â”‚            = A + B, but masked when both are 1                     â”‚
â”‚                                                                      â”‚
â”‚   Actually, XOR is typically implemented using transmission        â”‚
â”‚   gates or multiple stages, not as a single CMOS gate.             â”‚
â”‚                                                                      â”‚
â”‚   Let's design a simpler example instead:                          â”‚
â”‚                                                                      â”‚
â”‚   F = (A + B)' Â· C' = A'B'C'  (3-input NOR)                        â”‚
â”‚   F' = A + B + C                                                   â”‚
â”‚                                                                      â”‚
â”‚   PDN: A âˆ¥ B âˆ¥ C (all NMOS in parallel)                           â”‚
â”‚   PUN: A - B - C (all PMOS in series)                              â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.2.4 AND-OR-INVERT (AOI) Example

### AOI21: F = ((AÂ·B) + C)'

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    AOI21 GATE DESIGN                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Function: F = ((AÂ·B) + C)'  = (AB + C)'                          â”‚
â”‚                                                                      â”‚
â”‚   Step 1: Output function                                           â”‚
â”‚   F = (AB + C)'                                                     â”‚
â”‚                                                                      â”‚
â”‚   Step 2: Complement                                                â”‚
â”‚   FÌ„ = AB + C                                                       â”‚
â”‚                                                                      â”‚
â”‚   Step 3: Design PDN (from FÌ„)                                      â”‚
â”‚   PDN conducts when FÌ„ = 1 â†’ when AB + C = 1                       â”‚
â”‚                                                                      â”‚
â”‚   AB â†’ A series B                                                   â”‚
â”‚   C  â†’ C alone                                                      â”‚
â”‚   AB + C â†’ (A series B) parallel C                                  â”‚
â”‚                                                                      â”‚
â”‚           A                                                         â”‚
â”‚           â”‚                                                         â”‚
â”‚           â–  N                                                       â”‚
â”‚           â”‚                                                         â”‚
â”‚           â–  N                                                       â”‚
â”‚           â”‚                                                         â”‚
â”‚       â”€â”€â”€â”€â”¼â”€â”€â”€â”€                                                     â”‚
â”‚           â”‚                                                         â”‚
â”‚           â–  N â†â”€â”€ C                                                â”‚
â”‚           â”‚                                                         â”‚
â”‚          GND                                                        â”‚
â”‚                                                                      â”‚
â”‚   Incorrect! Let me redo:                                           â”‚
â”‚                                                                      â”‚
â”‚           A                                                         â”‚
â”‚           â”‚                                                         â”‚
â”‚           â–  N                                                       â”‚
â”‚           â”‚                                                         â”‚
â”‚           â–  N â†â”€â”€ B                                                â”‚
â”‚           â”‚           â”                                             â”‚
â”‚       â”€â”€â”€â”€â”¤           â”œâ”€â”€â”€â”€ (parallel connection)                  â”‚
â”‚           â”‚           â”‚                                             â”‚
â”‚           â–  N â†â”€â”€ C â”€â”€â”˜                                            â”‚
â”‚           â”‚                                                         â”‚
â”‚                                                                      â”‚
â”‚   Correct PDN:                                                      â”‚
â”‚                                                                      â”‚
â”‚                       â”Œâ”€â”€â”€ F (output)                               â”‚
â”‚                       â”‚                                             â”‚
â”‚           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                 â”‚
â”‚           â”‚           â”‚           â”‚                                 â”‚
â”‚       â”Œâ”€â”€â”€â”´â”€â”€â”€â”   â”Œâ”€â”€â”€â”´â”€â”€â”€â”       â”‚                                 â”‚
â”‚  A â”€â”€â”€â”¤   N   â”‚   â”‚   N   â”œâ”€â”€â”€ C  â”‚                                 â”‚
â”‚       â””â”€â”€â”€â”¬â”€â”€â”€â”˜   â””â”€â”€â”€â”¬â”€â”€â”€â”˜       â”‚                                 â”‚
â”‚           â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                 â”‚
â”‚       â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                     â”‚
â”‚  B â”€â”€â”€â”¤   N   â”‚                                                     â”‚
â”‚       â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                     â”‚
â”‚           â”‚                                                         â”‚
â”‚          GND                                                        â”‚
â”‚                                                                      â”‚
â”‚   AB in series, then parallel with C                                â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### AOI21 Complete Circuit

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    AOI21 COMPLETE SCHEMATIC                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   F = (AB + C)'                                                     â”‚
â”‚                                                                      â”‚
â”‚                         VDD                                          â”‚
â”‚                          â”‚                                           â”‚
â”‚                      â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                       â”‚
â”‚                 C â”€â”€â”€â”¤   P   â”‚     PUN: C in series with           â”‚
â”‚                      â””â”€â”€â”€â”¬â”€â”€â”€â”˜          (A parallel B)              â”‚
â”‚                          â”‚                                           â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                               â”‚
â”‚              â”‚           â”‚           â”‚                               â”‚
â”‚          â”Œâ”€â”€â”€â”´â”€â”€â”€â”   â”Œâ”€â”€â”€â”´â”€â”€â”€â”       â”‚                               â”‚
â”‚     A â”€â”€â”€â”¤   P   â”‚   â”‚   P   â”œâ”€â”€â”€ B  â”‚                               â”‚
â”‚          â””â”€â”€â”€â”¬â”€â”€â”€â”˜   â””â”€â”€â”€â”¬â”€â”€â”€â”˜       â”‚                               â”‚
â”‚              â”‚           â”‚           â”‚                               â”‚
â”‚              â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜           â”‚                               â”‚
â”‚                    â”‚                 â”‚                               â”‚
â”‚                    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â–º F = (AB + C)'           â”‚
â”‚                    â”‚                                                 â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”                                           â”‚
â”‚              â”‚     â”‚     â”‚                                           â”‚
â”‚          â”Œâ”€â”€â”€â”´â”€â”€â”€â” â”‚ â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                       â”‚
â”‚     A â”€â”€â”€â”¤   N   â”‚ â”‚ â”‚   N   â”œâ”€â”€â”€ C  PDN: (A series B)              â”‚
â”‚          â””â”€â”€â”€â”¬â”€â”€â”€â”˜ â”‚ â””â”€â”€â”€â”¬â”€â”€â”€â”˜           parallel with C            â”‚
â”‚              â”‚     â”‚     â”‚                                           â”‚
â”‚          â”Œâ”€â”€â”€â”´â”€â”€â”€â” â”‚     â”‚                                           â”‚
â”‚     B â”€â”€â”€â”¤   N   â”‚ â”‚     â”‚                                           â”‚
â”‚          â””â”€â”€â”€â”¬â”€â”€â”€â”˜ â”‚     â”‚                                           â”‚
â”‚              â”‚     â”‚     â”‚                                           â”‚
â”‚              â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜                                           â”‚
â”‚                    â”‚                                                 â”‚
â”‚                   GND                                                â”‚
â”‚                                                                      â”‚
â”‚   Verify duality:                                                   â”‚
â”‚   PDN: (A series B) âˆ¥ C                                            â”‚
â”‚   PUN: (A âˆ¥ B) series C                                            â”‚
â”‚   âœ“ Series â†” Parallel transformation correct                       â”‚
â”‚                                                                      â”‚
â”‚   Transistor count: 6 (3 NMOS + 3 PMOS)                            â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.2.5 Design Verification

### Checking All Input Combinations

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    AOI21 VERIFICATION TABLE                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   F = (AB + C)'                                                     â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”      â”‚
â”‚   â”‚ A â”‚ B â”‚ C â”‚AB+C â”‚     PDN       â”‚     PUN       â”‚   F   â”‚      â”‚
â”‚   â”‚   â”‚   â”‚   â”‚     â”‚  (conducts?)  â”‚  (conducts?)  â”‚       â”‚      â”‚
â”‚   â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤      â”‚
â”‚   â”‚ 0 â”‚ 0 â”‚ 0 â”‚  0  â”‚    No         â”‚    Yes        â”‚   1   â”‚      â”‚
â”‚   â”‚ 0 â”‚ 0 â”‚ 1 â”‚  1  â”‚    Yes (C)    â”‚    No         â”‚   0   â”‚      â”‚
â”‚   â”‚ 0 â”‚ 1 â”‚ 0 â”‚  0  â”‚    No         â”‚    Yes        â”‚   1   â”‚      â”‚
â”‚   â”‚ 0 â”‚ 1 â”‚ 1 â”‚  1  â”‚    Yes (C)    â”‚    No         â”‚   0   â”‚      â”‚
â”‚   â”‚ 1 â”‚ 0 â”‚ 0 â”‚  0  â”‚    No         â”‚    Yes        â”‚   1   â”‚      â”‚
â”‚   â”‚ 1 â”‚ 0 â”‚ 1 â”‚  1  â”‚    Yes (C)    â”‚    No         â”‚   0   â”‚      â”‚
â”‚   â”‚ 1 â”‚ 1 â”‚ 0 â”‚  1  â”‚    Yes (AB)   â”‚    No         â”‚   0   â”‚      â”‚
â”‚   â”‚ 1 â”‚ 1 â”‚ 1 â”‚  1  â”‚    Yes (both) â”‚    No         â”‚   0   â”‚      â”‚
â”‚   â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
â”‚                                                                      â”‚
â”‚   âœ“ For each row: exactly one of PDN or PUN conducts               â”‚
â”‚   âœ“ Output matches expected function                                â”‚
â”‚   âœ“ Design is correct!                                              â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4.2.6 Common Complementary Structures

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COMMON GATE STRUCTURES                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ Function        â”‚ PDN Structure   â”‚ PUN Structure           â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ (AB)'           â”‚ A series B      â”‚ A parallel B            â”‚   â”‚
â”‚   â”‚ (A+B)'          â”‚ A parallel B    â”‚ A series B              â”‚   â”‚
â”‚   â”‚ (ABC)'          â”‚ A-B-C series    â”‚ Aâˆ¥Bâˆ¥C parallel         â”‚   â”‚
â”‚   â”‚ (A+B+C)'        â”‚ Aâˆ¥Bâˆ¥C parallel â”‚ A-B-C series            â”‚   â”‚
â”‚   â”‚ (AB+C)'         â”‚ (A-B)âˆ¥C        â”‚ (Aâˆ¥B)-C                 â”‚   â”‚
â”‚   â”‚ (A+BC)'         â”‚ Aâˆ¥(B-C)        â”‚ A-(Bâˆ¥C)                 â”‚   â”‚
â”‚   â”‚ (AB+CD)'        â”‚ (A-B)âˆ¥(C-D)   â”‚ (Aâˆ¥B)-(Câˆ¥D)            â”‚   â”‚
â”‚   â”‚ ((A+B)(C+D))'   â”‚ (Aâˆ¥B)-(Câˆ¥D)   â”‚ (A-B)âˆ¥(C-D)            â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Notation:                                                         â”‚
â”‚   â€¢ - means series connection                                       â”‚
â”‚   â€¢ âˆ¥ means parallel connection                                    â”‚
â”‚                                                                      â”‚
â”‚   Remember: PDN uses NMOS, PUN uses PMOS                           â”‚
â”‚             Both networks use the SAME input signals               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Concept | Key Points |
|---------|------------|
| Duality | Series â†” Parallel, NMOS â†” PMOS |
| PDN | NMOS network, implements FÌ„, pulls to GND |
| PUN | PMOS network, implements F, pulls to VDD |
| AND | Series connection |
| OR | Parallel connection |
| Verification | Check all 2^n input combinations |
| Complementary | PUN and PDN are always duals |

---

## â“ Quick Revision Questions

1. **State the duality principle and give an example.**

2. **Design the PDN and PUN for F = ((A+B)Â·C)'.**

3. **Why must PUN and PDN be complementary networks?**

4. **For F = (AB + CD)', draw the complete CMOS schematic.**

5. **How do you verify that a CMOS gate design is correct?**

6. **Can any Boolean function be implemented as a single static CMOS gate? Explain.**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Static CMOS Gates](01-static-cmos-gates.md) | [Unit 4 Home](README.md) | [Complex Gate Synthesis â†’](03-complex-gate-synthesis.md) |
