<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4924" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4924{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4924{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4924{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4924{left:189px;bottom:998px;letter-spacing:-0.09px;}
#t5_4924{left:482px;bottom:998px;letter-spacing:-0.14px;}
#t6_4924{left:189px;bottom:973px;letter-spacing:-0.16px;}
#t7_4924{left:395px;bottom:973px;letter-spacing:-0.13px;}
#t8_4924{left:482px;bottom:973px;letter-spacing:-0.12px;}
#t9_4924{left:482px;bottom:952px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#ta_4924{left:515px;bottom:952px;letter-spacing:-0.12px;}
#tb_4924{left:515px;bottom:935px;letter-spacing:-0.11px;}
#tc_4924{left:482px;bottom:915px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#td_4924{left:518px;bottom:915px;letter-spacing:-0.12px;}
#te_4924{left:482px;bottom:895px;letter-spacing:-0.11px;}
#tf_4924{left:482px;bottom:878px;letter-spacing:-0.12px;}
#tg_4924{left:189px;bottom:854px;letter-spacing:-0.12px;}
#th_4924{left:395px;bottom:854px;letter-spacing:-0.13px;}
#ti_4924{left:482px;bottom:854px;letter-spacing:-0.12px;}
#tj_4924{left:482px;bottom:833px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tk_4924{left:189px;bottom:808px;letter-spacing:-0.14px;}
#tl_4924{left:482px;bottom:808px;letter-spacing:-0.13px;}
#tm_4924{left:189px;bottom:784px;letter-spacing:-0.14px;}
#tn_4924{left:395px;bottom:784px;letter-spacing:-0.14px;}
#to_4924{left:482px;bottom:784px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tp_4924{left:482px;bottom:762px;letter-spacing:-0.11px;}
#tq_4924{left:482px;bottom:745px;letter-spacing:-0.11px;}
#tr_4924{left:482px;bottom:729px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#ts_4924{left:482px;bottom:712px;letter-spacing:-0.11px;}
#tt_4924{left:482px;bottom:695px;letter-spacing:-0.13px;}
#tu_4924{left:482px;bottom:671px;letter-spacing:-0.11px;}
#tv_4924{left:482px;bottom:654px;letter-spacing:-0.11px;}
#tw_4924{left:482px;bottom:637px;letter-spacing:-0.12px;}
#tx_4924{left:482px;bottom:616px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#ty_4924{left:482px;bottom:599px;letter-spacing:-0.11px;}
#tz_4924{left:482px;bottom:582px;letter-spacing:-0.11px;}
#t10_4924{left:482px;bottom:565px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t11_4924{left:482px;bottom:548px;letter-spacing:-0.11px;}
#t12_4924{left:189px;bottom:524px;letter-spacing:-0.12px;}
#t13_4924{left:482px;bottom:524px;letter-spacing:-0.14px;}
#t14_4924{left:189px;bottom:499px;letter-spacing:-0.12px;}
#t15_4924{left:395px;bottom:499px;letter-spacing:-0.12px;}
#t16_4924{left:482px;bottom:499px;letter-spacing:-0.12px;}
#t17_4924{left:482px;bottom:478px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t18_4924{left:515px;bottom:478px;letter-spacing:-0.12px;}
#t19_4924{left:189px;bottom:454px;letter-spacing:-0.17px;}
#t1a_4924{left:395px;bottom:454px;letter-spacing:-0.12px;}
#t1b_4924{left:482px;bottom:454px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1c_4924{left:482px;bottom:432px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1d_4924{left:189px;bottom:408px;letter-spacing:-0.14px;}
#t1e_4924{left:482px;bottom:408px;letter-spacing:-0.13px;}
#t1f_4924{left:189px;bottom:383px;letter-spacing:-0.12px;}
#t1g_4924{left:395px;bottom:383px;letter-spacing:-0.13px;}
#t1h_4924{left:482px;bottom:383px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_4924{left:482px;bottom:362px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1j_4924{left:482px;bottom:341px;letter-spacing:-0.11px;}
#t1k_4924{left:482px;bottom:324px;letter-spacing:-0.11px;}
#t1l_4924{left:189px;bottom:299px;letter-spacing:-0.12px;}
#t1m_4924{left:482px;bottom:299px;letter-spacing:-0.14px;}
#t1n_4924{left:189px;bottom:275px;letter-spacing:-0.12px;}
#t1o_4924{left:395px;bottom:275px;letter-spacing:-0.13px;}
#t1p_4924{left:482px;bottom:275px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_4924{left:482px;bottom:254px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1r_4924{left:189px;bottom:229px;letter-spacing:-0.12px;}
#t1s_4924{left:482px;bottom:229px;letter-spacing:-0.14px;}
#t1t_4924{left:81px;bottom:205px;letter-spacing:-0.18px;}
#t1u_4924{left:142px;bottom:205px;letter-spacing:-0.18px;}
#t1v_4924{left:188px;bottom:205px;letter-spacing:-0.16px;}
#t1w_4924{left:395px;bottom:205px;letter-spacing:-0.12px;}
#t1x_4924{left:482px;bottom:205px;letter-spacing:-0.12px;}
#t1y_4924{left:482px;bottom:183px;letter-spacing:-0.11px;}
#t1z_4924{left:482px;bottom:166px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_4924{left:482px;bottom:145px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_4924{left:91px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t22_4924{left:177px;bottom:1086px;letter-spacing:0.12px;}
#t23_4924{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t24_4924{left:101px;bottom:1046px;letter-spacing:-0.12px;}
#t25_4924{left:240px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t26_4924{left:408px;bottom:1063px;letter-spacing:-0.13px;}
#t27_4924{left:410px;bottom:1046px;letter-spacing:-0.13px;}
#t28_4924{left:617px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t29_4924{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2a_4924{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4924{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4924{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4924{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4924{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4924{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4924" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4924Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4924" style="-webkit-user-select: none;"><object width="935" height="1210" data="4924/4924.svg" type="image/svg+xml" id="pdf4924" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4924" class="t s1_4924">2-402 </span><span id="t2_4924" class="t s1_4924">Vol. 4 </span>
<span id="t3_4924" class="t s2_4924">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4924" class="t s3_4924">9:8 </span><span id="t5_4924" class="t s3_4924">Reserved </span>
<span id="t6_4924" class="t s3_4924">10 </span><span id="t7_4924" class="t s3_4924">Shared </span><span id="t8_4924" class="t s3_4924">FERR# Multiplexing Enable (R/W) </span>
<span id="t9_4924" class="t s3_4924">1 = </span><span id="ta_4924" class="t s3_4924">FERR# asserted by the processor to indicate a pending </span>
<span id="tb_4924" class="t s3_4924">break event within the processor </span>
<span id="tc_4924" class="t s3_4924">0 = </span><span id="td_4924" class="t s3_4924">Indicates compatible FERR# signaling behavior </span>
<span id="te_4924" class="t s3_4924">This bit must be set to 1 to support XAPIC interrupt model </span>
<span id="tf_4924" class="t s3_4924">usage. </span>
<span id="tg_4924" class="t s3_4924">11 </span><span id="th_4924" class="t s3_4924">Shared </span><span id="ti_4924" class="t s3_4924">Branch Trace Storage Unavailable (R/O) </span>
<span id="tj_4924" class="t s3_4924">See Table 2-2. </span>
<span id="tk_4924" class="t s3_4924">12 </span><span id="tl_4924" class="t s3_4924">Reserved </span>
<span id="tm_4924" class="t s3_4924">13 </span><span id="tn_4924" class="t s3_4924">Shared </span><span id="to_4924" class="t s3_4924">TM2 Enable (R/W) </span>
<span id="tp_4924" class="t s3_4924">When this bit is set (1) and the thermal sensor indicates that </span>
<span id="tq_4924" class="t s3_4924">the die temperature is at the pre-determined threshold, the </span>
<span id="tr_4924" class="t s3_4924">Thermal Monitor 2 mechanism is engaged. TM2 will reduce the </span>
<span id="ts_4924" class="t s3_4924">bus to core ratio and voltage according to the value last </span>
<span id="tt_4924" class="t s3_4924">written to MSR_THERM2_CTL bits 15:0. </span>
<span id="tu_4924" class="t s3_4924">When this bit is clear (0, default), the processor does not </span>
<span id="tv_4924" class="t s3_4924">change the VID signals or the bus to core ratio when the </span>
<span id="tw_4924" class="t s3_4924">processor enters a thermal managed state. </span>
<span id="tx_4924" class="t s3_4924">If the TM2 feature flag (ECX[8]) is not set to 1 after executing </span>
<span id="ty_4924" class="t s3_4924">CPUID with EAX = 1, then this feature is not supported and </span>
<span id="tz_4924" class="t s3_4924">BIOS must not alter the contents of this bit location. The </span>
<span id="t10_4924" class="t s3_4924">processor is operating out of spec if both this bit and the TM1 </span>
<span id="t11_4924" class="t s3_4924">bit are set to disabled states. </span>
<span id="t12_4924" class="t s3_4924">15:14 </span><span id="t13_4924" class="t s3_4924">Reserved </span>
<span id="t14_4924" class="t s3_4924">16 </span><span id="t15_4924" class="t s3_4924">Shared </span><span id="t16_4924" class="t s3_4924">Enhanced Intel SpeedStep Technology Enable (R/W) </span>
<span id="t17_4924" class="t s3_4924">1 = </span><span id="t18_4924" class="t s3_4924">Enhanced Intel SpeedStep Technology enabled </span>
<span id="t19_4924" class="t s3_4924">18 </span><span id="t1a_4924" class="t s3_4924">Shared </span><span id="t1b_4924" class="t s3_4924">ENABLE MONITOR FSM (R/W) </span>
<span id="t1c_4924" class="t s3_4924">See Table 2-2. </span>
<span id="t1d_4924" class="t s3_4924">19 </span><span id="t1e_4924" class="t s3_4924">Reserved </span>
<span id="t1f_4924" class="t s3_4924">22 </span><span id="t1g_4924" class="t s3_4924">Shared </span><span id="t1h_4924" class="t s3_4924">Limit CPUID Maxval (R/W) </span>
<span id="t1i_4924" class="t s3_4924">See Table 2-2. </span>
<span id="t1j_4924" class="t s3_4924">Setting this bit may cause behavior in software that depends </span>
<span id="t1k_4924" class="t s3_4924">on the availability of CPUID leaves greater than 2. </span>
<span id="t1l_4924" class="t s3_4924">33:23 </span><span id="t1m_4924" class="t s3_4924">Reserved </span>
<span id="t1n_4924" class="t s3_4924">34 </span><span id="t1o_4924" class="t s3_4924">Shared </span><span id="t1p_4924" class="t s3_4924">XD Bit Disable (R/W) </span>
<span id="t1q_4924" class="t s3_4924">See Table 2-2. </span>
<span id="t1r_4924" class="t s3_4924">63:35 </span><span id="t1s_4924" class="t s3_4924">Reserved </span>
<span id="t1t_4924" class="t s3_4924">1C9H </span><span id="t1u_4924" class="t s3_4924">457 </span><span id="t1v_4924" class="t s3_4924">MSR_LASTBRANCH_TOS </span><span id="t1w_4924" class="t s3_4924">Unique </span><span id="t1x_4924" class="t s3_4924">Last Branch Record Stack TOS (R/W) </span>
<span id="t1y_4924" class="t s3_4924">Contains an index (bits 0-3) that points to the MSR containing </span>
<span id="t1z_4924" class="t s3_4924">the most recent branch record. </span>
<span id="t20_4924" class="t s3_4924">See MSR_LASTBRANCH_0_FROM_IP (at 40H). </span>
<span id="t21_4924" class="t s4_4924">Table 2-58. </span><span id="t22_4924" class="t s4_4924">MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV </span>
<span id="t23_4924" class="t s5_4924">Register </span>
<span id="t24_4924" class="t s5_4924">Address </span><span id="t25_4924" class="t s5_4924">Register Name </span>
<span id="t26_4924" class="t s5_4924">Shared/ </span>
<span id="t27_4924" class="t s5_4924">Unique </span><span id="t28_4924" class="t s5_4924">Bit Description </span>
<span id="t29_4924" class="t s5_4924">Hex </span><span id="t2a_4924" class="t s5_4924">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
