Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "rom_Car.v" in library work
Compiling verilog file "VGA_LOGIC.v" in library work
Module <rom_Car> compiled
Compiling verilog file "rom_Bars.v" in library work
Module <VGA_LOGIC> compiled
Compiling verilog file "Enemy.v" in library work
Module <rom_Bars> compiled
Compiling verilog file "CLK_Divider.v" in library work
Module <Enemy> compiled
Compiling verilog file "ALU.v" in library work
Module <CLK_Divider> compiled
Compiling verilog file "Main.v" in library work
Module <ALU> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work> with parameters.
	center_pos = "100010111"
	left_pos = "011000101"
	right_pos = "101101001"

Analyzing hierarchy for module <CLK_Divider> in library <work> with parameters.
	counter_limit = "0000000001001100010010110100000"

Analyzing hierarchy for module <rom_Car> in library <work>.

Analyzing hierarchy for module <CLK_Divider> in library <work> with parameters.
	counter_limit = "0000000000000011000011010100000"

Analyzing hierarchy for module <Enemy> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <rom_Bars> in library <work>.

Analyzing hierarchy for module <VGA_LOGIC> in library <work>.

Analyzing hierarchy for module <rom_Car> in library <work>.

WARNING:Xst:2591 - "Main.v" line 39: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Main.v" line 39: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
	center_pos = 9'b100010111
	left_pos = 9'b011000101
	right_pos = 9'b101101001
Module <Main> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
Analyzing module <CLK_Divider.1> in library <work>.
	counter_limit = 31'b0000000001001100010010110100000
Module <CLK_Divider.1> is correct for synthesis.
 
Analyzing module <rom_Car> in library <work>.
INFO:Xst:2546 - "rom_Car.v" line 13: reading initialization file "CarBlue.mif".
WARNING:Xst:905 - "rom_Car.v" line 10: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rom_content>
Module <rom_Car> is correct for synthesis.
 
Analyzing module <CLK_Divider.2> in library <work>.
	counter_limit = 31'b0000000000000011000011010100000
Module <CLK_Divider.2> is correct for synthesis.
 
Analyzing module <Enemy> in library <work>.
Module <Enemy> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <rom_Bars> in library <work>.
INFO:Xst:2546 - "rom_Bars.v" line 12: reading initialization file "lineas.mif".
WARNING:Xst:905 - "rom_Bars.v" line 9: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rom_content>
Module <rom_Bars> is correct for synthesis.
 
Analyzing module <VGA_LOGIC> in library <work>.
Module <VGA_LOGIC> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CLK_Divider_1>.
    Related source file is "CLK_Divider.v".
    Found 1-bit register for signal <clk1hz_buff>.
    Found 25-bit up counter for signal <counter>.
    Found 25-bit adder for signal <old_counter_3$add0000> created at line 18.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_Divider_1> synthesized.


Synthesizing Unit <rom_Car>.
    Related source file is "rom_Car.v".
WARNING:Xst:1781 - Signal <rom_content> is used but never assigned. Tied to default value.
    Found 16384x3-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <rom_Car> synthesized.


Synthesizing Unit <CLK_Divider_2>.
    Related source file is "CLK_Divider.v".
    Found 1-bit register for signal <clk1hz_buff>.
    Found 25-bit up counter for signal <counter>.
    Found 25-bit adder for signal <old_counter_4$add0000> created at line 18.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <CLK_Divider_2> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 1-bit register for signal <collision>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 14.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 14.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 19.
    Found 10-bit adder carry out for signal <add0003$addsub0000> created at line 19.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0000> created at line 14.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0001> created at line 14.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0002> created at line 19.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0003> created at line 19.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0000> created at line 14.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0001> created at line 14.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0002> created at line 19.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0003> created at line 19.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <rom_Bars>.
    Related source file is "rom_Bars.v".
WARNING:Xst:1781 - Signal <rom_content> is used but never assigned. Tied to default value.
    Found 16384x3-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <rom_Bars> synthesized.


Synthesizing Unit <VGA_LOGIC>.
    Related source file is "VGA_LOGIC.v".
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <blue_out>.
    Found 1-bit register for signal <red_out>.
    Found 1-bit register for signal <green_out>.
    Found 1-bit register for signal <hsync>.
    Found 3-bit register for signal <color>.
    Found 10-bit register for signal <hcount>.
    Found 10-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 39.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 39.
    Found 10-bit adder for signal <old_hcount_6$addsub0000> created at line 30.
    Found 10-bit adder for signal <old_vcount_5$addsub0000> created at line 27.
    Found 10-bit comparator less for signal <red_out$cmp_lt0000> created at line 45.
    Found 10-bit comparator less for signal <red_out$cmp_lt0001> created at line 45.
    Found 10-bit register for signal <vcount>.
    Found 10-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 33.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 33.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <VGA_LOGIC> synthesized.


Synthesizing Unit <Enemy>.
    Related source file is "Enemy.v".
    Found 10-bit register for signal <pos_y>.
    Found 3-bit register for signal <data>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 53.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 55.
    Found 14-bit up counter for signal <address>.
    Found 10-bit comparator greatequal for signal <address$cmp_ge0000> created at line 53.
    Found 11-bit comparator greatequal for signal <address$cmp_ge0001> created at line 55.
    Found 10-bit comparator greatequal for signal <address$cmp_ge0002> created at line 51.
    Found 10-bit comparator greatequal for signal <address$cmp_ge0003> created at line 49.
    Found 11-bit comparator less for signal <address$cmp_lt0000> created at line 53.
    Found 10-bit comparator less for signal <address$cmp_lt0001> created at line 51.
    Found 10-bit comparator less for signal <address$cmp_lt0002> created at line 49.
    Found 10-bit comparator less for signal <address$cmp_lt0003> created at line 55.
    Found 10-bit up counter for signal <counter>.
    Found 11-bit comparator greatequal for signal <data_0$cmp_ge0000> created at line 53.
    Found 10-bit comparator less for signal <data_0$cmp_lt0000> created at line 53.
    Found 10-bit adder for signal <pos_y$add0000> created at line 29.
    Found 10-bit adder carry out for signal <pos_y$addsub0001> created at line 27.
    Found 11-bit comparator greatequal for signal <pos_y$cmp_ge0000> created at line 27.
    Summary:
	inferred   2 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  11 Comparator(s).
Unit <Enemy> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 178.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 180.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 171.
    Found 10-bit adder carry out for signal <add0003$addsub0000> created at line 173.
    Found 10-bit adder carry out for signal <add0004$addsub0000> created at line 159.
    Found 14-bit up counter for signal <address>.
    Found 11-bit comparator greatequal for signal <address$cmp_ge0000> created at line 159.
    Found 10-bit comparator less for signal <address$cmp_lt0000> created at line 134.
    Found 10-bit comparator less for signal <address$cmp_lt0001> created at line 159.
    Found 14-bit up counter for signal <address_bars_left>.
    Found 10-bit comparator less for signal <address_bars_left$cmp_lt0000> created at line 132.
    Found 10-bit comparator less for signal <address_bars_left$cmp_lt0001> created at line 139.
    Found 14-bit up counter for signal <address_bars_right>.
    Found 10-bit comparator greatequal for signal <address_bars_right$cmp_ge0000> created at line 146.
    Found 3-bit register for signal <data>.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0000> created at line 134.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0001> created at line 132.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0002> created at line 178.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0003> created at line 171.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0004> created at line 157.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0005> created at line 153.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0006> created at line 139.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0007> created at line 146.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0008> created at line 159.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0009> created at line 173.
    Found 10-bit comparator greatequal for signal <data_2$cmp_ge0010> created at line 180.
    Found 11-bit comparator less for signal <data_2$cmp_lt0000> created at line 178.
    Found 11-bit comparator less for signal <data_2$cmp_lt0001> created at line 171.
    Found 10-bit comparator less for signal <data_2$cmp_lt0002> created at line 157.
    Found 10-bit comparator less for signal <data_2$cmp_lt0003> created at line 153.
    Found 10-bit comparator less for signal <data_2$cmp_lt0004> created at line 139.
    Found 10-bit comparator less for signal <data_2$cmp_lt0005> created at line 146.
    Found 11-bit comparator less for signal <data_2$cmp_lt0006> created at line 159.
    Found 11-bit comparator less for signal <data_2$cmp_lt0007> created at line 173.
    Found 11-bit comparator less for signal <data_2$cmp_lt0008> created at line 180.
    Found 1-bit register for signal <enable>.
    Found 10-bit comparator greatequal for signal <enable$cmp_ge0000> created at line 91.
    Found 10-bit comparator greatequal for signal <enable$cmp_ge0001> created at line 95.
    Found 1-bit register for signal <enable2>.
    Found 10-bit register for signal <offset_car_x>.
    Summary:
	inferred   3 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  28 Comparator(s).
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16384x3-bit ROM                                       : 5
# Adders/Subtractors                                   : 25
 10-bit adder                                          : 4
 10-bit adder carry out                                : 19
 25-bit adder                                          : 2
# Counters                                             : 9
 10-bit up counter                                     : 2
 14-bit up counter                                     : 5
 25-bit up counter                                     : 2
# Registers                                            : 26
 1-bit register                                        : 20
 10-bit register                                       : 5
 3-bit register                                        : 1
# Comparators                                          : 72
 10-bit comparator greatequal                          : 30
 10-bit comparator less                                : 20
 11-bit comparator greatequal                          : 7
 11-bit comparator less                                : 7
 11-bit comparator lessequal                           : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <offset_car_x_9> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16384x3-bit ROM                                       : 5
# Adders/Subtractors                                   : 25
 10-bit adder                                          : 4
 10-bit adder carry out                                : 19
 25-bit adder                                          : 2
# Counters                                             : 9
 10-bit up counter                                     : 2
 14-bit up counter                                     : 5
 25-bit up counter                                     : 2
# Registers                                            : 73
 Flip-Flops                                            : 73
# Comparators                                          : 72
 10-bit comparator greatequal                          : 30
 10-bit comparator less                                : 20
 11-bit comparator greatequal                          : 7
 11-bit comparator less                                : 7
 11-bit comparator lessequal                           : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <offset_car_x_9> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.

ERROR:Xst:528 - Multi-source in Unit <Main> on signal <collision>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDS instance <alu/collision>
   Output signal of FDS instance <alu2/collision>


Total REAL time to Xst completion: 121.00 secs
Total CPU time to Xst completion: 120.54 secs
 
--> 

Total memory usage is 325936 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    2 (   0 filtered)

