============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:39:51 pm
  Module:                 bridge_soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[61]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[61]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10817__6131/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[61]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 2: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[60]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[60]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10824__9945/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[60]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 3: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[59]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[59]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10828__7410/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[59]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 4: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[57]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[57]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10836__5526/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[57]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 5: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[56]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[56]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10844__7098/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[56]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 6: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[53]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[53]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10831__2398/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[53]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 7: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[48]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[48]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10841__1705/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[48]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 8: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[43]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[43]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10823__9315/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[43]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 9: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[37]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[37]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10816__7098/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[37]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 10: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[36]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[36]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10819__5115/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[36]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 11: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[32]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[32]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10801__6417/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[32]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 12: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[31]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[31]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10811__1617/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[31]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 13: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[30]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[30]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10810__3680/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[30]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 14: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[29]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[29]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10808__5526/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[29]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 15: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[28]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[28]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10821__4733/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[28]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 16: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[27]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[27]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10806__4319/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[27]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 17: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[21]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[21]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10798__2346/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[21]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 18: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[20]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[20]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10796__9945/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[20]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 19: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[18]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[18]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10847__5115/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[18]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 20: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[16]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[16]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10858__5477/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[16]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 21: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[14]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10856__7410/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[14]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 22: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[13]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[13]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10855__1666/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[13]/D            -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 23: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[1]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[1]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10818__1881/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[1]/D             -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 24: MET (67 ps) Setup Check with Pin soc_can_tx_data_bus_reg[0]/CLK->D
          Group: C2C
     Startpoint: (R) soc_uart_rx_inst_uart_data_ready_reg/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_data_bus_reg[0]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     212                  
     Required Time:=    1788                  
      Launch Clock:-       0                  
         Data Path:-    1722                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  soc_uart_rx_inst_uart_data_ready_reg/CLK -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_uart_rx_inst_uart_data_ready_reg/Q   -       CLK->Q R     DFFQSRX1      13  71.6  1054   714     714    (-,-) 
  g11019/Z                                 -       A->Z   F     INVX2          2  15.2   259   172     886    (-,-) 
  g11015/Z                                 -       A->Z   R     INVX2         24 142.9  1084   696    1582    (-,-) 
  g10843__8246/Z                           -       S->Z   F     MUX2X1         1   6.4    88   140    1722    (-,-) 
  soc_can_tx_data_bus_reg[0]/D             -       -      F     DFFQSRX1       1     -     -     0    1722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 25: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[75]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[75]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10360__7482/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10133__3680/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[75]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 26: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[74]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[74]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10359__5115/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10132__6783/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[74]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 27: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[73]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[73]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10358__1881/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10131__5526/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[73]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 28: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[72]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[72]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10357__6131/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10130__8428/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[72]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 29: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[68]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[68]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10353__1705/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10126__2398/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[68]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 30: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[67]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[67]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10352__2802/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10125__5477/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[67]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 31: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[66]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[66]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10351__1617/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10080__1705/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[66]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 32: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[65]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[65]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10350__3680/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10123__7410/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[65]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 33: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[63]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[63]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10348__5526/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10121__2346/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[63]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 34: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[62]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[62]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10347__8428/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10120__2883/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[62]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 35: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[61]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[61]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10346__4319/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10119__9945/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[61]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 36: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[60]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[60]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10345__6260/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10118__9315/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[60]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 37: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[59]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[59]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10344__5107/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10117__6161/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[59]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 38: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[58]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[58]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10343__2398/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10116__4733/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[58]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 39: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[57]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[57]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10342__5477/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10115__7482/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[57]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 40: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[56]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[56]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10341__6417/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10114__5115/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[56]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 41: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[55]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[55]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10340__7410/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10113__1881/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[55]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 42: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[54]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[54]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10339__1666/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10112__6131/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[54]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 43: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[52]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[52]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10337__2883/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10110__8246/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[52]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 44: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[51]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[51]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10336__9945/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10109__5122/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[51]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 45: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[48]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[48]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10333__4733/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10106__1617/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[48]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 46: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[46]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[46]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10331__5115/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10104__6783/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[46]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 47: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[45]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[45]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10330__1881/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10103__5526/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[45]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 48: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[44]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[44]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10329__6131/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10082__8246/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[44]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 49: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[41]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[41]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10390__6161/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10085__1881/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[41]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 50: MET (87 ps) Setup Check with Pin soc_can_tx_inst_shift_reg_reg[39]/CLK->D
          Group: C2C
     Startpoint: (R) soc_can_tx_inst_state_reg[1]/CLK
          Clock: (R) clock
       Endpoint: (F) soc_can_tx_inst_shift_reg_reg[39]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     216                  
     Required Time:=    1784                  
      Launch Clock:-       0                  
         Data Path:-    1697                  
             Slack:=      87                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  soc_can_tx_inst_state_reg[1]/CLK    -       -      R     (arrival)    302     -     0     0       0    (-,-) 
  soc_can_tx_inst_state_reg[1]/Q      -       CLK->Q R     DFFQSRX1       4  28.5   430   361     361    (-,-) 
  g11006/Z                            -       A->Z   F     INVX8         13  61.7   177   147     508    (-,-) 
  g11005/Z                            -       A->Z   R     INVX4         15  70.3   270   211     719    (-,-) 
  g10652__6161/Z                      -       A->Z   F     NOR2X1         9  49.0   505   384    1103    (-,-) 
  g10590/Z                            -       A->Z   R     INVX8         10  65.7   211   192    1294    (-,-) 
  g10584/Z                            -       A->Z   F     INVX16        56 240.4   207   176    1470    (-,-) 
  g10388__7482/Z                      -       A->Z   R     NAND2X1        1   7.2   155   144    1614    (-,-) 
  g10087__7482/Z                      -       B->Z   F     NAND3X1        1   6.4   102    83    1697    (-,-) 
  soc_can_tx_inst_shift_reg_reg[39]/D -       -      F     DFFQSRX1       1     -     -     0    1697    (-,-) 
#--------------------------------------------------------------------------------------------------------------

