# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do JK_FF_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/HDL/JK_Flip_Flop {D:/HDL/JK_Flip_Flop/JK_FF.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:07 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HDL/JK_Flip_Flop" D:/HDL/JK_Flip_Flop/JK_FF.v 
# -- Compiling module JK_FF
# 
# Top level modules:
# 	JK_FF
# End time: 19:06:08 on Dec 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/HDL/JK_Flip_Flop {D:/HDL/JK_Flip_Flop/tb_JK_FF.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:08 on Dec 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/HDL/JK_Flip_Flop" D:/HDL/JK_Flip_Flop/tb_JK_FF.v 
# -- Compiling module tb_JK_FF
# 
# Top level modules:
# 	tb_JK_FF
# End time: 19:06:08 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_JK_FF
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_JK_FF 
# Start time: 19:06:10 on Dec 05,2024
# Loading work.tb_JK_FF
# Loading work.JK_FF
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test Bench | JK FLIP FLOP...
# Time: 0 | Clk: 0 | Reset: 1 | J: 0 | K: 0 | Q: 0 | ~Q: 1
# Time: 5000 | Clk: 1 | Reset: 1 | J: 0 | K: 0 | Q: 0 | ~Q: 1
# Time: 10000 | Clk: 0 | Reset: 1 | J: 0 | K: 0 | Q: 0 | ~Q: 1
# Time: 15000 | Clk: 1 | Reset: 1 | J: 0 | K: 0 | Q: 0 | ~Q: 1
# Time: 20000 | Clk: 0 | Reset: 0 | J: 0 | K: 1 | Q: 0 | ~Q: 1
# Time: 25000 | Clk: 1 | Reset: 0 | J: 0 | K: 1 | Q: 0 | ~Q: 1
# Time: 30000 | Clk: 0 | Reset: 0 | J: 1 | K: 0 | Q: 1 | ~Q: 0
# Time: 35000 | Clk: 1 | Reset: 0 | J: 1 | K: 0 | Q: 1 | ~Q: 0
# ** Note: $stop    : D:/HDL/JK_Flip_Flop/tb_JK_FF.v(43)
#    Time: 40 ns  Iteration: 0  Instance: /tb_JK_FF
# Break in Module tb_JK_FF at D:/HDL/JK_Flip_Flop/tb_JK_FF.v line 43
# End time: 19:19:16 on Dec 05,2024, Elapsed time: 0:13:06
# Errors: 0, Warnings: 0
