# 3-Stage-Pipelined-ALU
Verilog implementation of a 3-Stage Pipelined ALU designed for high-speed arithmetic and logic operations. This project showcases digital logic design principles and VLSI techniques, making it ideal for those interested in hardware design and computer architecture.
