Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,61
design__inferred_latch__count,0
design__instance__count,9856
design__instance__area,88940.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,73
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.008043400011956692
power__switching__total,0.00523159746080637
power__leakage__total,1.089576997514996E-7
power__total,0.013275106437504292
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.29145706117961867
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.29084854792261167
timing__hold__ws__corner:nom_tt_025C_1v80,0.3233345904759071
timing__setup__ws__corner:nom_tt_025C_1v80,13.067550966732277
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.323335
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,13.067551
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,56
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,73
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.31656586581466667
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3210727052882922
timing__hold__ws__corner:nom_ss_100C_1v60,0.8938680049147354
timing__setup__ws__corner:nom_ss_100C_1v60,6.497569777241515
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.893868
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,6.497570
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,73
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2814805967981833
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.28248201799471734
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11423423641467231
timing__setup__ws__corner:nom_ff_n40C_1v95,14.152978745112659
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114234
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,15.656184
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,103
design__max_fanout_violation__count,73
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2763205575895459
clock__skew__worst_setup,0.2762712081747056
timing__hold__ws,0.11097861832518634
timing__setup__ws,6.327264224982706
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110979
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.327264
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,9856
design__instance__area__stdcell,88940.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.596182
design__instance__utilization__stdcell,0.596182
design__instance__count__class:buffer,1
design__instance__count__class:inverter,89
design__instance__count__class:sequential_cell,1584
design__instance__count__class:multi_input_combinational_cell,3849
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,7985
design__instance__count__class:tap_cell,2158
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,181945
design__violations,0
design__instance__count__class:timing_repair_buffer,2048
design__instance__count__class:clock_buffer,90
design__instance__count__class:clock_inverter,30
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1671
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,7
design__instance__count__class:antenna_cell,7
route__net,7673
route__net__special,2
route__drc_errors__iter:1,3437
route__wirelength__iter:1,203542
route__drc_errors__iter:2,1418
route__wirelength__iter:2,201768
route__drc_errors__iter:3,1416
route__wirelength__iter:3,201413
route__drc_errors__iter:4,168
route__wirelength__iter:4,201077
route__drc_errors__iter:5,0
route__wirelength__iter:5,201025
route__drc_errors,0
route__wirelength,201025
route__vias,51872
route__vias__singlecut,51872
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,634.43
timing__unannotated_net__count__corner:nom_tt_025C_1v80,58
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,58
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,58
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,73
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.28633038417381473
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2865821827629211
timing__hold__ws__corner:min_tt_025C_1v80,0.3187956655559625
timing__setup__ws__corner:min_tt_025C_1v80,13.1523275992903
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.318796
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,13.152328
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,58
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,28
design__max_fanout_violation__count__corner:min_ss_100C_1v60,73
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.30743494731269955
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.31285827591907317
timing__hold__ws__corner:min_ss_100C_1v60,0.885525788871768
timing__setup__ws__corner:min_ss_100C_1v60,6.650432393022514
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.885526
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,6.650433
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,58
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,73
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2763205575895459
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2762712081747056
timing__hold__ws__corner:min_ff_n40C_1v95,0.11097861832518634
timing__setup__ws__corner:min_ff_n40C_1v95,14.215205415135161
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110979
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,15.714822
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,58
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,73
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2983528786251975
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.30034828252379014
timing__hold__ws__corner:max_tt_025C_1v80,0.3276032871040154
timing__setup__ws__corner:max_tt_025C_1v80,12.977411512724434
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.327603
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,12.977411
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,58
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,103
design__max_fanout_violation__count__corner:max_ss_100C_1v60,73
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3260100892630439
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3240156845652017
timing__hold__ws__corner:max_ss_100C_1v60,0.9008585243869931
timing__setup__ws__corner:max_ss_100C_1v60,6.327264224982706
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.900859
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,6.327264
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,58
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,73
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2883401099498301
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.29198391753085506
timing__hold__ws__corner:max_ff_n40C_1v95,0.11638290660614915
timing__setup__ws__corner:max_ff_n40C_1v95,14.110235157455719
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116383
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,15.593246
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,58
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,58
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79985
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000149474
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00016824
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000253667
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00016824
design_powergrid__voltage__worst,0.00016824
design_powergrid__voltage__worst__net:VPWR,1.79985
design_powergrid__drop__worst,0.00016824
design_powergrid__drop__worst__net:VPWR,0.000149474
design_powergrid__voltage__worst__net:VGND,0.00016824
design_powergrid__drop__worst__net:VGND,0.00016824
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002440000000000000016640334943307522053146385587751865386962890625
ir__drop__worst,0.0001489999999999999896575786362262761031161062419414520263671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
