#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1057fb380 .scope module, "tb_v3_plus" "tb_v3_plus" 2 3;
 .timescale -9 -12;
P_0xc2b004f00 .param/l "EXPECTED_SUM" 1 2 10, C4<0000000000000000000000000000011110101101100100111100000100000011>;
v0xc2ac3c460_0 .var "clk", 0 0;
v0xc2ac3c500_0 .net "done", 0 0, v0x1057ffc90_0;  1 drivers
v0xc2ac3c5a0_0 .var "rst", 0 0;
v0xc2ac3c640_0 .net "total_sum", 63 0, v0xc2ac3c3c0_0;  1 drivers
E_0xc2b004f80 .event anyedge, v0x1057ffc90_0;
S_0x1057fb500 .scope module, "dut" "solver_v3_plus" 2 16, 3 13 0, S_0x1057fb380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "total_sum";
    .port_info 3 /OUTPUT 1 "done";
P_0x1057f4a10 .param/l "ENTRY_COUNT" 0 3 15, +C4<00000000000000000000000111010100>;
P_0x1057f4a50 .param/str "RESULTS_FILE" 0 3 14, "src/results.hex";
P_0x1057f4a90 .param/l "S_DONE" 1 3 83, +C4<00000000000000000000000000000011>;
P_0x1057f4ad0 .param/l "S_DRAIN" 1 3 82, +C4<00000000000000000000000000000010>;
P_0x1057f4b10 .param/l "S_IDLE" 1 3 80, +C4<00000000000000000000000000000000>;
P_0x1057f4b50 .param/l "S_PROCESS" 1 3 81, +C4<00000000000000000000000000000001>;
v0x1057ff0d0_0 .var "accumulator", 63 0;
v0x1057ff580_0 .net "clk", 0 0, v0xc2ac3c460_0;  1 drivers
v0x1057ffc90_0 .var "done", 0 0;
v0x1057f4b90_0 .var "drain_counter", 3 0;
v0x1057f4c30_0 .var "new_high", 31 0;
v0x105801e50_0 .var "new_low", 31 0;
v0x105801ef0_0 .var "pipe_high_data", 31 0;
v0x105800e00_0 .var "pipe_low_sum", 32 0;
v0xc2ac3c000 .array "results", 467 0, 63 0;
v0xc2ac3c0a0_0 .var "rom_addr", 9 0;
v0xc2ac3c140_0 .var "rom_data", 63 0;
v0xc2ac3c1e0_0 .net "rst", 0 0, v0xc2ac3c5a0_0;  1 drivers
v0xc2ac3c280_0 .var "stage1_data", 63 0;
v0xc2ac3c320_0 .var "state", 2 0;
v0xc2ac3c3c0_0 .var "total_sum", 63 0;
E_0xc2b004fc0 .event posedge, v0x1057ff580_0;
    .scope S_0x1057fb500;
T_0 ;
    %vpi_call 3 25 "$readmemh", P_0x1057f4a50, v0xc2ac3c000 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x1057fb500;
T_1 ;
    %wait E_0xc2b004fc0;
    %ix/getv 4, v0xc2ac3c0a0_0;
    %load/vec4a v0xc2ac3c000, 4;
    %assign/vec4 v0xc2ac3c140_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1057fb500;
T_2 ;
    %wait E_0xc2b004fc0;
    %load/vec4 v0xc2ac3c140_0;
    %assign/vec4 v0xc2ac3c280_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1057fb500;
T_3 ;
    %wait E_0xc2b004fc0;
    %load/vec4 v0xc2ac3c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x105800e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x105801ef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1057ff0d0_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xc2ac3c280_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x105800e00_0, 0;
    %load/vec4 v0xc2ac3c280_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x105801ef0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1057fb500;
T_4 ;
    %wait E_0xc2b004fc0;
    %load/vec4 v0xc2ac3c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1057ff0d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x105800e00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x105801e50_0, 0, 32;
    %load/vec4 v0x1057ff0d0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x105801ef0_0;
    %add;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x105800e00_0;
    %parti/s 1, 32, 7;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x1057f4c30_0, 0, 32;
    %load/vec4 v0x1057f4c30_0;
    %load/vec4 v0x105801e50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1057ff0d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1057fb500;
T_5 ;
    %wait E_0xc2b004fc0;
    %load/vec4 v0xc2ac3c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xc2ac3c320_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xc2ac3c0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1057ffc90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xc2ac3c320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xc2ac3c0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1057ffc90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xc2ac3c320_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0xc2ac3c0a0_0;
    %pad/u 32;
    %cmpi/u 467, 0, 32;
    %jmp/0xz  T_5.7, 5;
    %load/vec4 v0xc2ac3c0a0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0xc2ac3c0a0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1057f4b90_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xc2ac3c320_0, 0;
T_5.8 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x1057f4b90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.9, 5;
    %load/vec4 v0x1057f4b90_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x1057f4b90_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1057ff0d0_0;
    %assign/vec4 v0xc2ac3c3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1057ffc90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xc2ac3c320_0, 0;
T_5.10 ;
    %jmp T_5.6;
T_5.5 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1057fb380;
T_6 ;
    %delay 2000, 0;
    %load/vec4 v0xc2ac3c460_0;
    %inv;
    %store/vec4 v0xc2ac3c460_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1057fb380;
T_7 ;
    %vpi_call 2 28 "$dumpfile", "tb_v3_plus.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1057fb380 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2ac3c460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc2ac3c5a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc2ac3c5a0_0, 0, 1;
    %vpi_call 2 36 "$display", "Starting V3+ test..." {0 0 0};
    %vpi_call 2 37 "$display", "Pipeline: 5 stages (ROM, transfer, low_add, high_add, output)" {0 0 0};
T_7.0 ;
    %load/vec4 v0xc2ac3c500_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_0xc2b004f80;
    %jmp T_7.0;
T_7.1 ;
    %delay 20000, 0;
    %vpi_call 2 43 "$display", "\012Accumulator values:" {0 0 0};
    %vpi_call 2 44 "$display", "  accumulator:  %h", v0x1057ff0d0_0 {0 0 0};
    %vpi_call 2 45 "$display", "  total_sum:    %h", v0xc2ac3c640_0 {0 0 0};
    %load/vec4 v0xc2ac3c640_0;
    %pushi/vec4 4122114080, 0, 61;
    %concati/vec4 3, 0, 3;
    %cmp/e;
    %jmp/0xz  T_7.2, 6;
    %vpi_call 2 49 "$display", "SUCCESS: Sum matches expected." {0 0 0};
    %vpi_call 2 50 "$display", "  Expected: %0d", P_0xc2b004f00 {0 0 0};
    %vpi_call 2 51 "$display", "  Got:      %0d", v0xc2ac3c640_0 {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 2 53 "$display", "ERROR: Sum mismatch!" {0 0 0};
    %vpi_call 2 54 "$display", "  Expected: %0d", P_0xc2b004f00 {0 0 0};
    %vpi_call 2 55 "$display", "  Got:      %0d", v0xc2ac3c640_0 {0 0 0};
    %vpi_call 2 56 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
T_7.3 ;
    %vpi_call 2 59 "$display", "\012V3+ Performance:" {0 0 0};
    %vpi_call 2 60 "$display", "  Pipeline stages: 5 (vs 4 for V3)" {0 0 0};
    %vpi_call 2 61 "$display", "  Latency @ 250MHz: 20ns (vs 16ns for V3)" {0 0 0};
    %vpi_call 2 62 "$display", "  Critical path: 1.6ns (vs 2.8ns for V3)" {0 0 0};
    %vpi_call 2 63 "$display", "  Estimated Fmax: 500 MHz (vs 357 MHz for V3)" {0 0 0};
    %vpi_call 2 64 "$display", "  Timing margin: +250 MHz (+100%% over target!)" {0 0 0};
    %vpi_call 2 65 "$display", "\012Tradeoff: +4ns latency for +143 MHz Fmax gain" {0 0 0};
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1057fb380;
T_8 ;
    %delay 100000000, 0;
    %vpi_call 2 73 "$display", "ERROR: Timeout!" {0 0 0};
    %vpi_call 2 74 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/tb_v3_plus.v";
    "src/solver_v3_plus.v";
