INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Baud_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_gen
WARNING: [VRFC 10-8497] literal value 'b101101110010 truncated to fit in 11 bits [C:/Users/sebam/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Baud_gen.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sebam/TP2_ARQUI/TP2_ARQUI.srcs/sources_1/new/Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interface
