<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jun 06 17:00:27 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     MMU
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 500.000000 -name clk6 [get_nets \U_MMU_SOFT_SWITCHES_C08X/DEV0_N]
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 496.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27  (from \U_MMU_SOFT_SWITCHES_C08X/DEV0_N +)
   Destination:    FD1S3AX    D              \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28  (to \U_MMU_SOFT_SWITCHES_C08X/DEV0_N +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 to \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 496.764ns

 Path Details: \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 to \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 (from \U_MMU_SOFT_SWITCHES_C08X/DEV0_N)
Route         2   e 1.198                                  \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC
LUT4        ---     0.493              D to Z              \U_MMU_SOFT_SWITCHES_C08X/i73_1_lut_4_lut
Route         1   e 0.941                                  \U_MMU_SOFT_SWITCHES_C08X/D4
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.


Passed:  The following path meets requirements by 496.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27  (from \U_MMU_SOFT_SWITCHES_C08X/DEV0_N +)
   Destination:    FD1S3AY    D              \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32  (to \U_MMU_SOFT_SWITCHES_C08X/DEV0_N +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 to \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 496.764ns

 Path Details: \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 to \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC_27 (from \U_MMU_SOFT_SWITCHES_C08X/DEV0_N)
Route         2   e 1.198                                  \U_MMU_SOFT_SWITCHES_C08X/OUT_FST_ACC
LUT4        ---     0.493              D to Z              \U_MMU_SOFT_SWITCHES_C08X/i1_4_lut_rep_37
Route         1   e 0.941                                  \U_MMU_SOFT_SWITCHES_C08X/n1684
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.


Passed:  The following path meets requirements by 496.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32  (from \U_MMU_SOFT_SWITCHES_C08X/DEV0_N +)
   Destination:    FD1S3AX    D              \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28  (to \U_MMU_SOFT_SWITCHES_C08X/DEV0_N +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 to \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 496.764ns

 Path Details: \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 to \U_MMU_SOFT_SWITCHES_C08X/WRPROT_28

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN_32 (from \U_MMU_SOFT_SWITCHES_C08X/DEV0_N)
Route         2   e 1.198                                  \U_MMU_SOFT_SWITCHES_C08X/OUT_WREN
LUT4        ---     0.493              B to Z              \U_MMU_SOFT_SWITCHES_C08X/i73_1_lut_4_lut
Route         1   e 0.941                                  \U_MMU_SOFT_SWITCHES_C08X/D4
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.236 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 500.000000 -name clk5 [get_nets Q2_N_101]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 500.000000 -name clk4 [get_nets Q3_N_104]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 500.000000 -name clk3 [get_nets HIRES_N_134]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 500.000000 -name clk2 [get_nets PG2_N_129]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 500.000000 -name clk1 [get_nets PHI_0_c]
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 490.711ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_MMU_MPON/M5_7_24  (from PHI_0_c +)
   Destination:    FD1S1D     CD             \UMMU_INTERNALS/i283  (to PHI_0_c +)

   Delay:                   9.129ns  (31.9% logic, 68.1% route), 6 logic levels.

 Constraint Details:

      9.129ns data_path \U_MMU_MPON/M5_7_24 to \UMMU_INTERNALS/i283 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 490.711ns

 Path Details: \U_MMU_MPON/M5_7_24 to \UMMU_INTERNALS/i283

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_MPON/M5_7_24 (from PHI_0_c)
Route         2   e 1.198                                  M5_7
LUT4        ---     0.493              B to Z              \U_MMU_MD7/i1_2_lut
Route         1   e 0.941                                  \U_MMU_MD7/n10
LUT4        ---     0.493              B to Z              \U_MMU_MD7/i5_4_lut
Route         1   e 0.941                                  \U_MMU_MD7/n14
LUT4        ---     0.493              D to Z              \U_MMU_MD7/i1_4_lut
Route         3   e 1.258                                  MPON_N
LUT4        ---     0.493              B to Z              \UMMU_INTERNALS/i1308_4_lut
Route         1   e 0.941                                  \UMMU_INTERNALS/n1552
LUT4        ---     0.493              C to Z              \UMMU_INTERNALS/i1310_2_lut_3_lut
Route         1   e 0.941                                  \UMMU_INTERNALS/INTC8EN_N_174
                  --------
                    9.129  (31.9% logic, 68.1% route), 6 logic levels.


Passed:  The following path meets requirements by 490.711ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_MMU_MPON/M5_2_23  (from PHI_0_c +)
   Destination:    FD1S1D     CD             \UMMU_INTERNALS/i283  (to PHI_0_c +)

   Delay:                   9.129ns  (31.9% logic, 68.1% route), 6 logic levels.

 Constraint Details:

      9.129ns data_path \U_MMU_MPON/M5_2_23 to \UMMU_INTERNALS/i283 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 490.711ns

 Path Details: \U_MMU_MPON/M5_2_23 to \UMMU_INTERNALS/i283

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_MPON/M5_2_23 (from PHI_0_c)
Route         2   e 1.198                                  M5_2
LUT4        ---     0.493              A to Z              \U_MMU_MD7/i1_2_lut
Route         1   e 0.941                                  \U_MMU_MD7/n10
LUT4        ---     0.493              B to Z              \U_MMU_MD7/i5_4_lut
Route         1   e 0.941                                  \U_MMU_MD7/n14
LUT4        ---     0.493              D to Z              \U_MMU_MD7/i1_4_lut
Route         3   e 1.258                                  MPON_N
LUT4        ---     0.493              B to Z              \UMMU_INTERNALS/i1308_4_lut
Route         1   e 0.941                                  \UMMU_INTERNALS/n1552
LUT4        ---     0.493              C to Z              \UMMU_INTERNALS/i1310_2_lut_3_lut
Route         1   e 0.941                                  \UMMU_INTERNALS/INTC8EN_N_174
                  --------
                    9.129  (31.9% logic, 68.1% route), 6 logic levels.


Passed:  The following path meets requirements by 492.402ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_MMU_MPON/DELTA_01XX_N_25  (from PHI_0_c +)
   Destination:    FD1S1D     CD             \UMMU_INTERNALS/i283  (to PHI_0_c +)

   Delay:                   7.438ns  (32.5% logic, 67.5% route), 5 logic levels.

 Constraint Details:

      7.438ns data_path \U_MMU_MPON/DELTA_01XX_N_25 to \UMMU_INTERNALS/i283 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 492.402ns

 Path Details: \U_MMU_MPON/DELTA_01XX_N_25 to \UMMU_INTERNALS/i283

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_MPON/DELTA_01XX_N_25 (from PHI_0_c)
Route         1   e 0.941                                  DELTA_01XX_N
LUT4        ---     0.493              D to Z              \U_MMU_MD7/i5_4_lut
Route         1   e 0.941                                  \U_MMU_MD7/n14
LUT4        ---     0.493              D to Z              \U_MMU_MD7/i1_4_lut
Route         3   e 1.258                                  MPON_N
LUT4        ---     0.493              B to Z              \UMMU_INTERNALS/i1308_4_lut
Route         1   e 0.941                                  \UMMU_INTERNALS/n1552
LUT4        ---     0.493              C to Z              \UMMU_INTERNALS/i1310_2_lut_3_lut
Route         1   e 0.941                                  \UMMU_INTERNALS/INTC8EN_N_174
                  --------
                    7.438  (32.5% logic, 67.5% route), 5 logic levels.

Report: 9.289 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 500.000000 -name clk0 [get_nets DELAY_CLK]
            12 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 498.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER_i5  (from DELAY_CLK +)
   Destination:    FD1S3AX    D              \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/D_RAS_N_9  (to DELAY_CLK +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER_i5 to \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/D_RAS_N_9 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 498.455ns

 Path Details: \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER_i5 to \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/D_RAS_N_9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER_i5 (from DELAY_CLK)
Route         1   e 0.941                                  \U_MMU_RA/MMU_RA_MUX/U_DRAM_HOLD_TIME/PRAS_N_SHIFT_REGISTER[5]
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.


Passed:  The following path meets requirements by 498.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1  (from DELAY_CLK +)
   Destination:    FD1S3AX    D              \U_MMU_HOLD_TIME/SHIFT_REGISTER_i2  (to DELAY_CLK +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1 to \U_MMU_HOLD_TIME/SHIFT_REGISTER_i2 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 498.455ns

 Path Details: \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1 to \U_MMU_HOLD_TIME/SHIFT_REGISTER_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1 (from DELAY_CLK)
Route         1   e 0.941                                  \U_MMU_HOLD_TIME/SHIFT_REGISTER[1]
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.


Passed:  The following path meets requirements by 498.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \U_MMU_HOLD_TIME/SHIFT_REGISTER_i0  (from DELAY_CLK +)
   Destination:    FD1S3AX    D              \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1  (to DELAY_CLK +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \U_MMU_HOLD_TIME/SHIFT_REGISTER_i0 to \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1 meets
    500.000ns delay constraint less
      0.160ns L_S requirement (totaling 499.840ns) by 498.455ns

 Path Details: \U_MMU_HOLD_TIME/SHIFT_REGISTER_i0 to \U_MMU_HOLD_TIME/SHIFT_REGISTER_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U_MMU_HOLD_TIME/SHIFT_REGISTER_i0 (from DELAY_CLK)
Route         1   e 0.941                                  \U_MMU_HOLD_TIME/SHIFT_REGISTER[0]
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.

Report: 1.545 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk6 [get_nets                          |             |             |
\U_MMU_SOFT_SWITCHES_C08X/DEV0_N]       |   500.000 ns|     3.236 ns|     2  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk5 [get_nets Q2_N_101]                |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk4 [get_nets Q3_N_104]                |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk3 [get_nets HIRES_N_134]             |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk2 [get_nets PG2_N_129]               |            -|            -|     0  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk1 [get_nets PHI_0_c]                 |   500.000 ns|     9.289 ns|     6  
                                        |             |             |
create_clock -period 500.000000 -name   |             |             |
clk0 [get_nets DELAY_CLK]               |   500.000 ns|     1.545 ns|     1  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  22 paths, 30 nets, and 72 connections (14.9% coverage)


Peak memory: 74006528 bytes, TRCE: 450560 bytes, DLYMAN: 4096 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
