

================================================================
== Vivado HLS Report for 'yuv_filter_yuv2rgb'
================================================================
* Date:           Fri May 08 12:32:55 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.75|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  240401|  14749441|  240401|  14749441|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+----------+-------------+-----------+-----------+------------+----------+
        |                   |      Latency      |  Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min  |    max   |   Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+--------+----------+-------------+-----------+-----------+------------+----------+
        |- YUV2RGB_LOOP_X   |  240400|  14749440| 1202 ~ 7682 |          -|          -| 200 ~ 1920 |    no    |
        | + YUV2RGB_LOOP_Y  |    1200|      7680|            6|          -|          -| 200 ~ 1280 |    no    |
        +-------------------+--------+----------+-------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: in_height_read_2 [1/1] 0.00ns
:0  %in_height_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)

ST_1: in_width_read_2 [1/1] 0.00ns
:1  %in_width_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)

ST_1: stg_11 [1/1] 1.57ns
:2  br label %1


 <State 2>: 2.32ns
ST_2: x [1/1] 0.00ns
:0  %x = phi i16 [ 0, %0 ], [ %x_2, %4 ]

ST_2: exitcond1 [1/1] 2.28ns
:1  %exitcond1 = icmp eq i16 %x, %in_width_read_2

ST_2: x_2 [1/1] 1.96ns
:2  %x_2 = add i16 %x, 1

ST_2: stg_15 [1/1] 0.00ns
:3  br i1 %exitcond1, label %5, label %2

ST_2: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)

ST_2: stg_18 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1920, i32 1060, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/1] 0.00ns
:3  %tmp = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %x, i10 0)

ST_2: p_shl8_cast [1/1] 0.00ns
:4  %p_shl8_cast = zext i26 %tmp to i27

ST_2: tmp_12 [1/1] 0.00ns
:5  %tmp_12 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %x, i8 0)

ST_2: p_shl9_cast [1/1] 0.00ns
:6  %p_shl9_cast = zext i24 %tmp_12 to i27

ST_2: p_addr [1/1] 2.32ns
:7  %p_addr = add i27 %p_shl8_cast, %p_shl9_cast

ST_2: stg_24 [1/1] 1.57ns
:8  br label %3

ST_2: mrv [1/1] 0.00ns
:0  %mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_2, 0

ST_2: mrv_1 [1/1] 0.00ns
:1  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_2, 1

ST_2: stg_27 [1/1] 0.00ns
:2  ret { i16, i16 } %mrv_1


 <State 3>: 4.71ns
ST_3: y [1/1] 0.00ns
:0  %y = phi i16 [ 0, %2 ], [ %y_2, %_ifconv ]

ST_3: exitcond [1/1] 2.28ns
:1  %exitcond = icmp eq i16 %y, %in_height_read_2

ST_3: y_2 [1/1] 1.96ns
:2  %y_2 = add i16 %y, 1

ST_3: stg_31 [1/1] 0.00ns
:3  br i1 %exitcond, label %4, label %_ifconv

ST_3: tmp_trn_cast [1/1] 0.00ns
_ifconv:3  %tmp_trn_cast = zext i16 %y to i27

ST_3: p_addr1 [1/1] 2.32ns
_ifconv:4  %p_addr1 = add i27 %p_addr, %tmp_trn_cast

ST_3: tmp_13 [1/1] 0.00ns
_ifconv:5  %tmp_13 = zext i27 %p_addr1 to i64

ST_3: in_channels_ch1_addr [1/1] 0.00ns
_ifconv:6  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %tmp_13

ST_3: Y [2/2] 2.39ns
_ifconv:7  %Y = load i8* %in_channels_ch1_addr, align 1

ST_3: empty_18 [1/1] 0.00ns
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_s)

ST_3: stg_38 [1/1] 0.00ns
:1  br label %1


 <State 4>: 2.39ns
ST_4: Y [1/2] 2.39ns
_ifconv:7  %Y = load i8* %in_channels_ch1_addr, align 1

ST_4: in_channels_ch2_addr [1/1] 0.00ns
_ifconv:8  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %tmp_13

ST_4: U [2/2] 2.39ns
_ifconv:9  %U = load i8* %in_channels_ch2_addr, align 1

ST_4: in_channels_ch3_addr [1/1] 0.00ns
_ifconv:10  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %tmp_13

ST_4: V [2/2] 2.39ns
_ifconv:11  %V = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 6.38ns
ST_5: U [1/2] 2.39ns
_ifconv:9  %U = load i8* %in_channels_ch2_addr, align 1

ST_5: V [1/2] 2.39ns
_ifconv:11  %V = load i8* %in_channels_ch3_addr, align 1

ST_5: tmp_32_cast [1/1] 0.00ns
_ifconv:12  %tmp_32_cast = zext i8 %Y to i9

ST_5: C [1/1] 0.00ns
_ifconv:13  %C = add i9 %tmp_32_cast, -16

ST_5: D [1/1] 1.37ns
_ifconv:14  %D = xor i8 %U, -128

ST_5: E [1/1] 1.37ns
_ifconv:15  %E = xor i8 %V, -128

ST_5: tmp_35_cast [1/1] 0.00ns
_ifconv:16  %tmp_35_cast = sext i9 %C to i18

ST_5: tmp_18 [1/1] 3.36ns
_ifconv:17  %tmp_18 = mul i18 %tmp_35_cast, 298

ST_5: tmp_20 [1/1] 3.02ns
_ifconv:21  %tmp_20 = add i18 %tmp_18, 128


 <State 6>: 6.38ns
ST_6: tmp_37_cast5 [1/1] 0.00ns
_ifconv:18  %tmp_37_cast5 = sext i8 %E to i18

ST_6: tmp_37_cast5_cast [1/1] 0.00ns
_ifconv:19  %tmp_37_cast5_cast = sext i8 %E to i17

ST_6: tmp_19 [1/1] 3.36ns
_ifconv:20  %tmp_19 = mul i18 %tmp_37_cast5, 409

ST_6: tmp_21 [1/1] 3.02ns
_ifconv:22  %tmp_21 = add i18 %tmp_19, %tmp_20

ST_6: tmp_1 [1/1] 0.00ns
_ifconv:23  %tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_21, i32 16, i32 17)

ST_6: tmp_2 [1/1] 0.00ns
_ifconv:25  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_21, i32 17)

ST_6: phitmp [1/1] 0.00ns
_ifconv:26  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_21, i32 8, i32 15)

ST_6: tmp_23 [1/1] 3.36ns
_ifconv:33  %tmp_23 = mul i17 %tmp_37_cast5_cast, -208

ST_6: tmp_25_cast [1/1] 0.00ns
_ifconv:34  %tmp_25_cast = sext i17 %tmp_23 to i18

ST_6: tmp1 [1/1] 3.02ns
_ifconv:35  %tmp1 = add i18 %tmp_20, %tmp_25_cast

ST_6: p_shl [1/1] 0.00ns
_ifconv:44  %p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)

ST_6: p_shl_cast [1/1] 0.00ns
_ifconv:45  %p_shl_cast = sext i17 %p_shl to i19

ST_6: p_shl1 [1/1] 0.00ns
_ifconv:46  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)

ST_6: p_shl1_cast [1/1] 0.00ns
_ifconv:47  %p_shl1_cast = sext i10 %p_shl1 to i18

ST_6: tmp2 [1/1] 3.02ns
_ifconv:48  %tmp2 = add i18 %p_shl1_cast, %tmp_20

ST_6: tmp2_cast [1/1] 0.00ns
_ifconv:49  %tmp2_cast = sext i18 %tmp2 to i19

ST_6: tmp_25 [1/1] 3.02ns
_ifconv:50  %tmp_25 = add i19 %tmp2_cast, %p_shl_cast

ST_6: tmp_7 [1/1] 0.00ns
_ifconv:51  %tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_25, i32 16, i32 18)

ST_6: tmp_8 [1/1] 0.00ns
_ifconv:53  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %tmp_25, i32 18)

ST_6: phitmp3 [1/1] 0.00ns
_ifconv:54  %phitmp3 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %tmp_25, i32 8, i32 15)


 <State 7>: 6.75ns
ST_7: icmp [1/1] 1.36ns
_ifconv:24  %icmp = icmp eq i2 %tmp_1, 1

ST_7: p_phitmp [1/1] 1.37ns
_ifconv:27  %p_phitmp = select i1 %icmp, i8 -1, i8 0

ST_7: tmp_3 [1/1] 1.37ns
_ifconv:28  %tmp_3 = or i1 %icmp, %tmp_2

ST_7: R [1/1] 1.37ns
_ifconv:29  %R = select i1 %tmp_3, i8 %p_phitmp, i8 %phitmp

ST_7: tmp_45_cast4_cast [1/1] 0.00ns
_ifconv:30  %tmp_45_cast4_cast = sext i8 %D to i16

ST_7: tmp_22 [1/1] 3.36ns
_ifconv:31  %tmp_22 = mul i16 %tmp_45_cast4_cast, -100

ST_7: tmp_24_cast [1/1] 0.00ns
_ifconv:32  %tmp_24_cast = sext i16 %tmp_22 to i18

ST_7: tmp_24 [1/1] 3.02ns
_ifconv:36  %tmp_24 = add i18 %tmp1, %tmp_24_cast

ST_7: tmp_4 [1/1] 0.00ns
_ifconv:37  %tmp_4 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_24, i32 16, i32 17)

ST_7: tmp_5 [1/1] 0.00ns
_ifconv:39  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_24, i32 17)

ST_7: phitmp2 [1/1] 0.00ns
_ifconv:40  %phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_24, i32 8, i32 15)

ST_7: icmp2 [1/1] 1.62ns
_ifconv:52  %icmp2 = icmp sgt i3 %tmp_7, 0

ST_7: p_phitmp3 [1/1] 1.37ns
_ifconv:55  %p_phitmp3 = select i1 %icmp2, i8 -1, i8 0

ST_7: tmp_9 [1/1] 1.37ns
_ifconv:56  %tmp_9 = or i1 %icmp2, %tmp_8

ST_7: B [1/1] 1.37ns
_ifconv:57  %B = select i1 %tmp_9, i8 %p_phitmp3, i8 %phitmp3

ST_7: out_channels_ch1_addr [1/1] 0.00ns
_ifconv:58  %out_channels_ch1_addr = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %tmp_13

ST_7: stg_89 [1/1] 2.39ns
_ifconv:59  store i8 %R, i8* %out_channels_ch1_addr, align 1

ST_7: out_channels_ch3_addr [1/1] 0.00ns
_ifconv:62  %out_channels_ch3_addr = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %tmp_13

ST_7: stg_91 [1/1] 2.39ns
_ifconv:63  store i8 %B, i8* %out_channels_ch3_addr, align 1


 <State 8>: 6.49ns
ST_8: stg_92 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind

ST_8: tmp_17 [1/1] 0.00ns
_ifconv:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)

ST_8: stg_94 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1280, i32 740, [1 x i8]* @p_str1) nounwind

ST_8: icmp1 [1/1] 1.36ns
_ifconv:38  %icmp1 = icmp eq i2 %tmp_4, 1

ST_8: p_phitmp2 [1/1] 1.37ns
_ifconv:41  %p_phitmp2 = select i1 %icmp1, i8 -1, i8 0

ST_8: tmp_6 [1/1] 1.37ns
_ifconv:42  %tmp_6 = or i1 %icmp1, %tmp_5

ST_8: G [1/1] 1.37ns
_ifconv:43  %G = select i1 %tmp_6, i8 %p_phitmp2, i8 %phitmp2

ST_8: out_channels_ch2_addr [1/1] 0.00ns
_ifconv:60  %out_channels_ch2_addr = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %tmp_13

ST_8: stg_100 [1/1] 2.39ns
_ifconv:61  store i8 %G, i8* %out_channels_ch2_addr, align 1

ST_8: empty [1/1] 0.00ns
_ifconv:64  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_17)

ST_8: stg_102 [1/1] 0.00ns
_ifconv:65  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
