Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 00:40:32 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.357        0.000                      0                 1045        0.097        0.000                      0                 1045        3.000        0.000                       0                   429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.357        0.000                      0                  108        0.261        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10              80.733        0.000                      0                  937        0.097        0.000                      0                  937       49.500        0.000                       0                   370  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.766ns (25.046%)  route 2.292ns (74.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  bseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.776     6.440    bseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.564 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.808     7.372    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.709     8.205    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y36         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.443    14.848    bseg_driver/ctr/clk
    SLICE_X46Y36         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X46Y36         FDRE (Setup_fdre_C_R)       -0.524    14.562    bseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.766ns (25.046%)  route 2.292ns (74.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  bseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.776     6.440    bseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.564 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.808     7.372    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.709     8.205    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y36         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.443    14.848    bseg_driver/ctr/clk
    SLICE_X46Y36         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X46Y36         FDRE (Setup_fdre_C_R)       -0.524    14.562    bseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.766ns (25.544%)  route 2.233ns (74.456%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  bseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.776     6.440    bseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.564 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.808     7.372    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.649     8.145    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y34         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    bseg_driver/ctr/clk
    SLICE_X46Y34         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X46Y34         FDRE (Setup_fdre_C_R)       -0.524    14.561    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.766ns (25.544%)  route 2.233ns (74.456%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  bseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.776     6.440    bseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.564 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.808     7.372    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.649     8.145    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y34         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    bseg_driver/ctr/clk
    SLICE_X46Y34         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X46Y34         FDRE (Setup_fdre_C_R)       -0.524    14.561    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.766ns (25.544%)  route 2.233ns (74.456%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  bseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.776     6.440    bseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.564 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.808     7.372    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.649     8.145    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y34         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    bseg_driver/ctr/clk
    SLICE_X46Y34         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X46Y34         FDRE (Setup_fdre_C_R)       -0.524    14.561    bseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.766ns (25.544%)  route 2.233ns (74.456%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  bseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.776     6.440    bseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.564 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.808     7.372    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.649     8.145    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y34         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.442    14.847    bseg_driver/ctr/clk
    SLICE_X46Y34         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X46Y34         FDRE (Setup_fdre_C_R)       -0.524    14.561    bseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.766ns (26.255%)  route 2.152ns (73.745%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  bseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.776     6.440    bseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.564 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.808     7.372    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.568     8.064    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.443    14.848    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X46Y35         FDRE (Setup_fdre_C_R)       -0.524    14.587    bseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.766ns (26.255%)  route 2.152ns (73.745%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  bseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.776     6.440    bseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.564 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.808     7.372    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.568     8.064    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.443    14.848    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X46Y35         FDRE (Setup_fdre_C_R)       -0.524    14.587    bseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.766ns (26.255%)  route 2.152ns (73.745%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  bseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.776     6.440    bseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.564 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.808     7.372    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.568     8.064    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.443    14.848    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X46Y35         FDRE (Setup_fdre_C_R)       -0.524    14.587    bseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.766ns (26.255%)  route 2.152ns (73.745%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  bseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.776     6.440    bseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.564 f  bseg_driver/ctr/D_ctr_q[0]_i_4__8/O
                         net (fo=1, routed)           0.808     7.372    bseg_driver/ctr/D_ctr_q[0]_i_4__8_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.568     8.064    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.443    14.848    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X46Y35         FDRE (Setup_fdre_C_R)       -0.524    14.587    bseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  6.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X51Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.764    timerseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.872    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__9_n_4
    SLICE_X51Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.021    timerseg_driver/ctr/clk
    SLICE_X51Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X51Y34         FDRE (Hold_fdre_C_D)         0.105     1.611    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    timerseg_driver/ctr/clk
    SLICE_X51Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.763    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.871    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__9_n_4
    SLICE_X51Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    timerseg_driver/ctr/clk
    SLICE_X51Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.105     1.610    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X51Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  timerseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.764    timerseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.872    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9_n_4
    SLICE_X51Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X51Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.105     1.609    timerseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.559     1.503    timerseg_driver/ctr/clk
    SLICE_X51Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  timerseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.764    timerseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     1.872    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2_n_4
    SLICE_X51Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     2.018    timerseg_driver/ctr/clk
    SLICE_X51Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.105     1.608    timerseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    timerseg_driver/ctr/clk
    SLICE_X51Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  timerseg_driver/ctr/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.114     1.760    timerseg_driver/ctr/D_ctr_q_reg[8]
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     1.875    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__9_n_7
    SLICE_X51Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    timerseg_driver/ctr/clk
    SLICE_X51Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.105     1.610    timerseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  bseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.794    bseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.904    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_5
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    bseg_driver/ctr/clk
    SLICE_X46Y35         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.134     1.638    bseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.559     1.503    bseg_driver/ctr/clk
    SLICE_X46Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.793    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.903    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_5
    SLICE_X46Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    bseg_driver/ctr/clk
    SLICE_X46Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X46Y33         FDRE (Hold_fdre_C_D)         0.134     1.637    bseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    timerseg_driver/ctr/clk
    SLICE_X51Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  timerseg_driver/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.116     1.761    timerseg_driver/ctr/D_ctr_q_reg[4]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     1.876    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9_n_7
    SLICE_X51Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.019    timerseg_driver/ctr/clk
    SLICE_X51Y32         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.105     1.609    timerseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    timerseg_driver/ctr/clk
    SLICE_X51Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.120     1.766    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     1.877    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__9_n_5
    SLICE_X51Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    timerseg_driver/ctr/clk
    SLICE_X51Y33         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.105     1.610    timerseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    timerseg_driver/ctr/clk
    SLICE_X51Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  timerseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.120     1.767    timerseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     1.878    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__9_n_5
    SLICE_X51Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.021    timerseg_driver/ctr/clk
    SLICE_X51Y34         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X51Y34         FDRE (Hold_fdre_C_D)         0.105     1.611    timerseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y37   aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y39   aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y39   aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y37   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y39   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       80.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.733ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.751ns  (logic 3.108ns (16.575%)  route 15.643ns (83.425%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 101.452 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y52         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDSE (Prop_fdse_C_Q)         0.456     2.015 f  sm/D_states_q_reg[5]/Q
                         net (fo=193, routed)         4.083     6.098    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     6.250 r  sm/ram_reg_i_99/O
                         net (fo=19, routed)          2.526     8.776    sm/ram_reg_i_99_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.332     9.108 r  sm/D_registers_d_reg[7]_i_64/O
                         net (fo=1, routed)           0.433     9.541    sm/D_registers_d_reg[7]_i_64_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=3, routed)           1.441    11.106    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.230 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=29, routed)          2.295    13.525    L_reg/M_sm_ra1[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.649 r  L_reg/ram_reg_i_76/O
                         net (fo=1, routed)           0.000    13.649    L_reg/ram_reg_i_76_n_0
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    13.863 r  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          1.505    15.368    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.297    15.665 r  L_reg/out_sig0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    15.665    alum/ram_reg_i_79_1[2]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.045 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.045    alum/out_sig0_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.368 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.633    17.001    alum/data0[9]
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.306    17.307 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           0.667    17.974    sm/ram_reg_7
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.098 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.044    19.142    sm/D_registers_q_reg[5][9]
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.152    19.294 r  sm/D_registers_q[7][9]_i_1/O
                         net (fo=8, routed)           1.016    20.310    L_reg/D[9]
    SLICE_X55Y45         FDRE                                         r  L_reg/D_registers_q_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.452   101.452    L_reg/clk_out1
    SLICE_X55Y45         FDRE                                         r  L_reg/D_registers_q_reg[0][9]/C
                         clock pessimism              0.000   101.452    
                         clock uncertainty           -0.149   101.303    
    SLICE_X55Y45         FDRE (Setup_fdre_C_D)       -0.260   101.043    L_reg/D_registers_q_reg[0][9]
  -------------------------------------------------------------------
                         required time                        101.043    
                         arrival time                         -20.310    
  -------------------------------------------------------------------
                         slack                                 80.733    

Slack (MET) :             80.771ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.242ns  (logic 3.596ns (19.713%)  route 14.646ns (80.287%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 101.495 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y52         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDSE (Prop_fdse_C_Q)         0.456     2.015 f  sm/D_states_q_reg[5]/Q
                         net (fo=193, routed)         4.083     6.098    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     6.250 r  sm/ram_reg_i_99/O
                         net (fo=19, routed)          2.526     8.776    sm/ram_reg_i_99_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.332     9.108 r  sm/D_registers_d_reg[7]_i_64/O
                         net (fo=1, routed)           0.433     9.541    sm/D_registers_d_reg[7]_i_64_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=3, routed)           1.213    10.878    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    11.002 r  sm/i__carry__2_i_12/O
                         net (fo=1, routed)           0.149    11.151    sm/i__carry__2_i_12_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.275 r  sm/i__carry__2_i_4/O
                         net (fo=6, routed)           1.187    12.462    sm/M_sm_bsel[0]
    SLICE_X52Y46         LUT3 (Prop_lut3_I2_O)        0.150    12.612 r  sm/out_sig0_carry__0_i_19/O
                         net (fo=22, routed)          0.986    13.598    sm/D_ddr_q_reg_0
    SLICE_X51Y44         LUT3 (Prop_lut3_I1_O)        0.354    13.952 r  sm/out_sig0_carry_i_16/O
                         net (fo=3, routed)           0.971    14.924    sm/out_sig0_carry_i_16_n_0
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.326    15.250 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.250    alum/S[1]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.893 r  alum/out_sig0_carry/O[3]
                         net (fo=1, routed)           0.916    16.809    alum/data0[3]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.333    17.142 r  alum/ram_reg_i_80/O
                         net (fo=1, routed)           0.433    17.575    sm/ram_reg_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.326    17.901 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.977    18.878    sm/D_ddr_q_reg_2
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.152    19.030 r  sm/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.770    19.801    brams/bram2/ram_reg_0[3]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.495   101.495    brams/bram2/clk_out1
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.000   101.495    
                         clock uncertainty           -0.149   101.345    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.774   100.571    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.571    
                         arrival time                         -19.801    
  -------------------------------------------------------------------
                         slack                                 80.771    

Slack (MET) :             80.817ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.696ns  (logic 3.108ns (16.624%)  route 15.588ns (83.376%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 101.453 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y52         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDSE (Prop_fdse_C_Q)         0.456     2.015 f  sm/D_states_q_reg[5]/Q
                         net (fo=193, routed)         4.083     6.098    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     6.250 r  sm/ram_reg_i_99/O
                         net (fo=19, routed)          2.526     8.776    sm/ram_reg_i_99_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.332     9.108 r  sm/D_registers_d_reg[7]_i_64/O
                         net (fo=1, routed)           0.433     9.541    sm/D_registers_d_reg[7]_i_64_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=3, routed)           1.441    11.106    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.230 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=29, routed)          2.295    13.525    L_reg/M_sm_ra1[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.649 r  L_reg/ram_reg_i_76/O
                         net (fo=1, routed)           0.000    13.649    L_reg/ram_reg_i_76_n_0
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    13.863 r  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          1.505    15.368    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.297    15.665 r  L_reg/out_sig0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    15.665    alum/ram_reg_i_79_1[2]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.045 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.045    alum/out_sig0_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.368 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.633    17.001    alum/data0[9]
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.306    17.307 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           0.667    17.974    sm/ram_reg_7
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.098 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.044    19.142    sm/D_registers_q_reg[5][9]
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.152    19.294 r  sm/D_registers_q[7][9]_i_1/O
                         net (fo=8, routed)           0.960    20.255    L_reg/D[9]
    SLICE_X56Y44         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.453   101.453    L_reg/clk_out1
    SLICE_X56Y44         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
                         clock pessimism              0.000   101.453    
                         clock uncertainty           -0.149   101.304    
    SLICE_X56Y44         FDRE (Setup_fdre_C_D)       -0.232   101.072    L_reg/D_registers_q_reg[6][9]
  -------------------------------------------------------------------
                         required time                        101.072    
                         arrival time                         -20.255    
  -------------------------------------------------------------------
                         slack                                 80.817    

Slack (MET) :             80.879ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.341ns  (logic 3.104ns (16.923%)  route 15.237ns (83.077%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 101.495 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y52         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDSE (Prop_fdse_C_Q)         0.456     2.015 f  sm/D_states_q_reg[5]/Q
                         net (fo=193, routed)         4.083     6.098    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     6.250 r  sm/ram_reg_i_99/O
                         net (fo=19, routed)          2.526     8.776    sm/ram_reg_i_99_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.332     9.108 r  sm/D_registers_d_reg[7]_i_64/O
                         net (fo=1, routed)           0.433     9.541    sm/D_registers_d_reg[7]_i_64_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=3, routed)           1.441    11.106    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.230 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=29, routed)          2.295    13.525    L_reg/M_sm_ra1[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.649 r  L_reg/ram_reg_i_76/O
                         net (fo=1, routed)           0.000    13.649    L_reg/ram_reg_i_76_n_0
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    13.863 r  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          1.311    15.174    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.297    15.471 r  L_reg/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    15.471    alum/ram_reg_i_79_3[2]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.869 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.869    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.983 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.983    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.205 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.802    17.007    alum/p_0_in
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.299    17.306 r  alum/ram_reg_i_52/O
                         net (fo=1, routed)           0.439    17.746    sm/D_registers_q_reg[7][12]
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124    17.870 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.951    18.820    sm/ram_reg_i_17_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124    18.944 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.956    19.900    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.495   101.495    brams/bram1/clk_out1
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.000   101.495    
                         clock uncertainty           -0.149   101.345    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   100.779    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.779    
                         arrival time                         -19.900    
  -------------------------------------------------------------------
                         slack                                 80.879    

Slack (MET) :             80.938ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.074ns  (logic 3.113ns (17.224%)  route 14.961ns (82.776%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 101.495 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y52         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDSE (Prop_fdse_C_Q)         0.456     2.015 f  sm/D_states_q_reg[5]/Q
                         net (fo=193, routed)         4.083     6.098    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     6.250 r  sm/ram_reg_i_99/O
                         net (fo=19, routed)          2.526     8.776    sm/ram_reg_i_99_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.332     9.108 r  sm/D_registers_d_reg[7]_i_64/O
                         net (fo=1, routed)           0.433     9.541    sm/D_registers_d_reg[7]_i_64_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=3, routed)           1.441    11.106    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.230 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=29, routed)          2.295    13.525    L_reg/M_sm_ra1[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.649 r  L_reg/ram_reg_i_76/O
                         net (fo=1, routed)           0.000    13.649    L_reg/ram_reg_i_76_n_0
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    13.863 r  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          1.311    15.174    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.297    15.471 r  L_reg/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    15.471    alum/ram_reg_i_79_3[2]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.869 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.869    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.182 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.786    16.968    alum/data1[11]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.306    17.274 r  alum/ram_reg_i_64/O
                         net (fo=1, routed)           0.407    17.681    sm/ram_reg_8
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.817    18.622    sm/D_registers_q_reg[5][11]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.149    18.771 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.862    19.633    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.495   101.495    brams/bram2/clk_out1
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.000   101.495    
                         clock uncertainty           -0.149   101.345    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774   100.571    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.571    
                         arrival time                         -19.633    
  -------------------------------------------------------------------
                         slack                                 80.938    

Slack (MET) :             80.952ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.562ns  (logic 3.108ns (16.744%)  route 15.454ns (83.256%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 101.452 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y52         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDSE (Prop_fdse_C_Q)         0.456     2.015 f  sm/D_states_q_reg[5]/Q
                         net (fo=193, routed)         4.083     6.098    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     6.250 r  sm/ram_reg_i_99/O
                         net (fo=19, routed)          2.526     8.776    sm/ram_reg_i_99_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.332     9.108 r  sm/D_registers_d_reg[7]_i_64/O
                         net (fo=1, routed)           0.433     9.541    sm/D_registers_d_reg[7]_i_64_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=3, routed)           1.441    11.106    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.230 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=29, routed)          2.295    13.525    L_reg/M_sm_ra1[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.649 r  L_reg/ram_reg_i_76/O
                         net (fo=1, routed)           0.000    13.649    L_reg/ram_reg_i_76_n_0
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    13.863 r  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          1.505    15.368    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.297    15.665 r  L_reg/out_sig0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    15.665    alum/ram_reg_i_79_1[2]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.045 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.045    alum/out_sig0_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.368 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.633    17.001    alum/data0[9]
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.306    17.307 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           0.667    17.974    sm/ram_reg_7
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.098 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.044    19.142    sm/D_registers_q_reg[5][9]
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.152    19.294 r  sm/D_registers_q[7][9]_i_1/O
                         net (fo=8, routed)           0.826    20.121    L_reg/D[9]
    SLICE_X54Y45         FDRE                                         r  L_reg/D_registers_q_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.452   101.452    L_reg/clk_out1
    SLICE_X54Y45         FDRE                                         r  L_reg/D_registers_q_reg[1][9]/C
                         clock pessimism              0.000   101.452    
                         clock uncertainty           -0.149   101.303    
    SLICE_X54Y45         FDRE (Setup_fdre_C_D)       -0.230   101.073    L_reg/D_registers_q_reg[1][9]
  -------------------------------------------------------------------
                         required time                        101.073    
                         arrival time                         -20.121    
  -------------------------------------------------------------------
                         slack                                 80.952    

Slack (MET) :             80.953ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.108ns (16.745%)  route 15.453ns (83.255%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 101.452 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y52         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDSE (Prop_fdse_C_Q)         0.456     2.015 f  sm/D_states_q_reg[5]/Q
                         net (fo=193, routed)         4.083     6.098    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     6.250 r  sm/ram_reg_i_99/O
                         net (fo=19, routed)          2.526     8.776    sm/ram_reg_i_99_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.332     9.108 r  sm/D_registers_d_reg[7]_i_64/O
                         net (fo=1, routed)           0.433     9.541    sm/D_registers_d_reg[7]_i_64_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=3, routed)           1.441    11.106    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.230 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=29, routed)          2.295    13.525    L_reg/M_sm_ra1[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.649 r  L_reg/ram_reg_i_76/O
                         net (fo=1, routed)           0.000    13.649    L_reg/ram_reg_i_76_n_0
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    13.863 r  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          1.505    15.368    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.297    15.665 r  L_reg/out_sig0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    15.665    alum/ram_reg_i_79_1[2]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.045 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.045    alum/out_sig0_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.368 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.633    17.001    alum/data0[9]
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.306    17.307 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           0.667    17.974    sm/ram_reg_7
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.098 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.044    19.142    sm/D_registers_q_reg[5][9]
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.152    19.294 r  sm/D_registers_q[7][9]_i_1/O
                         net (fo=8, routed)           0.825    20.120    L_reg/D[9]
    SLICE_X54Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.452   101.452    L_reg/clk_out1
    SLICE_X54Y43         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
                         clock pessimism              0.000   101.452    
                         clock uncertainty           -0.149   101.303    
    SLICE_X54Y43         FDRE (Setup_fdre_C_D)       -0.230   101.073    L_reg/D_registers_q_reg[3][9]
  -------------------------------------------------------------------
                         required time                        101.073    
                         arrival time                         -20.120    
  -------------------------------------------------------------------
                         slack                                 80.953    

Slack (MET) :             80.966ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.052ns  (logic 3.076ns (17.040%)  route 14.976ns (82.960%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 101.495 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y52         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDSE (Prop_fdse_C_Q)         0.456     2.015 f  sm/D_states_q_reg[5]/Q
                         net (fo=193, routed)         4.083     6.098    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     6.250 r  sm/ram_reg_i_99/O
                         net (fo=19, routed)          2.526     8.776    sm/ram_reg_i_99_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.332     9.108 r  sm/D_registers_d_reg[7]_i_64/O
                         net (fo=1, routed)           0.433     9.541    sm/D_registers_d_reg[7]_i_64_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=3, routed)           1.441    11.106    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.230 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=29, routed)          2.295    13.525    L_reg/M_sm_ra1[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.649 r  L_reg/ram_reg_i_76/O
                         net (fo=1, routed)           0.000    13.649    L_reg/ram_reg_i_76_n_0
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    13.863 r  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          1.505    15.368    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.297    15.665 r  L_reg/out_sig0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    15.665    alum/ram_reg_i_79_1[2]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.045 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.045    alum/out_sig0_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.368 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.633    17.001    alum/data0[9]
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.306    17.307 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           0.667    17.974    sm/ram_reg_7
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.098 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.673    18.771    sm/D_registers_q_reg[5][9]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.120    18.891 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.720    19.611    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.495   101.495    brams/bram2/clk_out1
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.000   101.495    
                         clock uncertainty           -0.149   101.345    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.769   100.576    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.576    
                         arrival time                         -19.611    
  -------------------------------------------------------------------
                         slack                                 80.966    

Slack (MET) :             80.978ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.548ns  (logic 3.108ns (16.757%)  route 15.440ns (83.243%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 101.452 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y52         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDSE (Prop_fdse_C_Q)         0.456     2.015 f  sm/D_states_q_reg[5]/Q
                         net (fo=193, routed)         4.083     6.098    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     6.250 r  sm/ram_reg_i_99/O
                         net (fo=19, routed)          2.526     8.776    sm/ram_reg_i_99_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.332     9.108 r  sm/D_registers_d_reg[7]_i_64/O
                         net (fo=1, routed)           0.433     9.541    sm/D_registers_d_reg[7]_i_64_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=3, routed)           1.441    11.106    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.230 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=29, routed)          2.295    13.525    L_reg/M_sm_ra1[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.649 r  L_reg/ram_reg_i_76/O
                         net (fo=1, routed)           0.000    13.649    L_reg/ram_reg_i_76_n_0
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    13.863 r  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          1.505    15.368    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.297    15.665 r  L_reg/out_sig0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    15.665    alum/ram_reg_i_79_1[2]
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.045 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.045    alum/out_sig0_carry__0_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.368 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.633    17.001    alum/data0[9]
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.306    17.307 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           0.667    17.974    sm/ram_reg_7
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.098 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.044    19.142    sm/D_registers_q_reg[5][9]
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.152    19.294 r  sm/D_registers_q[7][9]_i_1/O
                         net (fo=8, routed)           0.812    20.107    L_reg/D[9]
    SLICE_X54Y44         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.452   101.452    L_reg/clk_out1
    SLICE_X54Y44         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
                         clock pessimism              0.000   101.452    
                         clock uncertainty           -0.149   101.303    
    SLICE_X54Y44         FDRE (Setup_fdre_C_D)       -0.218   101.085    L_reg/D_registers_q_reg[5][9]
  -------------------------------------------------------------------
                         required time                        101.085    
                         arrival time                         -20.107    
  -------------------------------------------------------------------
                         slack                                 80.978    

Slack (MET) :             80.998ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.015ns  (logic 3.132ns (17.386%)  route 14.883ns (82.614%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 101.495 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.559     1.559    sm/clk_out1
    SLICE_X49Y52         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDSE (Prop_fdse_C_Q)         0.456     2.015 f  sm/D_states_q_reg[5]/Q
                         net (fo=193, routed)         4.083     6.098    sm/D_states_q[5]
    SLICE_X40Y53         LUT2 (Prop_lut2_I1_O)        0.152     6.250 r  sm/ram_reg_i_99/O
                         net (fo=19, routed)          2.526     8.776    sm/ram_reg_i_99_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I1_O)        0.332     9.108 r  sm/D_registers_d_reg[7]_i_64/O
                         net (fo=1, routed)           0.433     9.541    sm/D_registers_d_reg[7]_i_64_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=3, routed)           1.441    11.106    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.230 r  sm/out_sig0_carry__0_i_12/O
                         net (fo=29, routed)          2.295    13.525    L_reg/M_sm_ra1[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.649 r  L_reg/ram_reg_i_76/O
                         net (fo=1, routed)           0.000    13.649    L_reg/ram_reg_i_76_n_0
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    13.863 r  L_reg/ram_reg_i_29/O
                         net (fo=13, routed)          1.311    15.174    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X53Y44         LUT2 (Prop_lut2_I0_O)        0.297    15.471 r  L_reg/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    15.471    alum/ram_reg_i_79_3[2]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.869 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.869    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.983 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.983    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.205 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.802    17.007    alum/p_0_in
    SLICE_X51Y46         LUT3 (Prop_lut3_I2_O)        0.299    17.306 r  alum/ram_reg_i_52/O
                         net (fo=1, routed)           0.439    17.746    sm/D_registers_q_reg[7][12]
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124    17.870 f  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.951    18.820    sm/ram_reg_i_17_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I2_O)        0.152    18.972 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.601    19.574    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.495   101.495    brams/bram2/clk_out1
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.000   101.495    
                         clock uncertainty           -0.149   101.345    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774   100.571    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.571    
                         arrival time                         -19.574    
  -------------------------------------------------------------------
                         slack                                 80.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.567     0.567    forLoop_idx_0_631473233[1].cond_butt_dirs/clk_out1
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     0.857    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.013 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     1.014    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.067 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.067    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4_n_7
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.835     0.835    forLoop_idx_0_631473233[1].cond_butt_dirs/clk_out1
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]/C
                         clock pessimism              0.000     0.835    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     0.969    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.567     0.567    forLoop_idx_0_631473233[1].cond_butt_dirs/clk_out1
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     0.857    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.013 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     1.014    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.080 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.080    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4_n_5
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.835     0.835    forLoop_idx_0_631473233[1].cond_butt_dirs/clk_out1
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                         clock pessimism              0.000     0.835    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     0.969    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_631473233[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_631473233[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.565     0.565    forLoop_idx_0_631473233[2].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y57         FDRE                                         r  forLoop_idx_0_631473233[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  forLoop_idx_0_631473233[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.762    forLoop_idx_0_631473233[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X57Y57         FDRE                                         r  forLoop_idx_0_631473233[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.833     0.833    forLoop_idx_0_631473233[2].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y57         FDRE                                         r  forLoop_idx_0_631473233[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X57Y57         FDRE (Hold_fdre_C_D)         0.075     0.640    forLoop_idx_0_631473233[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.564     0.564    forLoop_idx_0_631473233[1].cond_butt_dirs/sync/clk_out1
    SLICE_X55Y53         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.761    forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X55Y53         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.834     0.834    forLoop_idx_0_631473233[1].cond_butt_dirs/sync/clk_out1
    SLICE_X55Y53         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.564    
    SLICE_X55Y53         FDRE (Hold_fdre_C_D)         0.075     0.639    forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.565     0.565    forLoop_idx_0_631473233[3].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y57         FDRE                                         r  forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.762    forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X57Y57         FDRE                                         r  forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.833     0.833    forLoop_idx_0_631473233[3].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y57         FDRE                                         r  forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X57Y57         FDRE (Hold_fdre_C_D)         0.071     0.636    forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.567     0.567    forLoop_idx_0_631473233[1].cond_butt_dirs/clk_out1
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     0.857    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.013 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     1.014    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.103 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     1.103    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4_n_6
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.835     0.835    forLoop_idx_0_631473233[1].cond_butt_dirs/clk_out1
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[5]/C
                         clock pessimism              0.000     0.835    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     0.969    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.567     0.567    forLoop_idx_0_631473233[1].cond_butt_dirs/clk_out1
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     0.857    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.013 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     1.014    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.105 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.105    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4_n_4
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.835     0.835    forLoop_idx_0_631473233[1].cond_butt_dirs/clk_out1
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[7]/C
                         clock pessimism              0.000     0.835    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     0.969    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.567     0.567    forLoop_idx_0_631473233[1].cond_butt_dirs/clk_out1
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     0.857    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.013 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     1.014    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.054 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.054    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.107 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.107    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4_n_7
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.835     0.835    forLoop_idx_0_631473233[1].cond_butt_dirs/clk_out1
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[8]/C
                         clock pessimism              0.000     0.835    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.134     0.969    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.567     0.567    forLoop_idx_0_631473233[1].cond_butt_dirs/clk_out1
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     0.857    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.013 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     1.014    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.054 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.054    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.120 r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.120    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4_n_5
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.835     0.835    forLoop_idx_0_631473233[1].cond_butt_dirs/clk_out1
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[10]/C
                         clock pessimism              0.000     0.835    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.134     0.969    forLoop_idx_0_631473233[1].cond_butt_dirs/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.591     0.591    forLoop_idx_0_631473233[0].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.811    forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.860     0.860    forLoop_idx_0_631473233[0].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.591    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.060     0.651    forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y18     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y19     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y47     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y45     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y47     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y47     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y47     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y47     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 0.642ns (11.644%)  route 4.872ns (88.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.200     6.343    aseg_driver/ctr/Q[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.671     7.139    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    aseg_driver/ctr/clk
    SLICE_X40Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 0.642ns (11.644%)  route 4.872ns (88.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.200     6.343    aseg_driver/ctr/Q[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.671     7.139    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    aseg_driver/ctr/clk
    SLICE_X40Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 0.642ns (11.644%)  route 4.872ns (88.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.200     6.343    aseg_driver/ctr/Q[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.671     7.139    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    aseg_driver/ctr/clk
    SLICE_X40Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.514ns  (logic 0.642ns (11.644%)  route 4.872ns (88.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.200     6.343    aseg_driver/ctr/Q[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.671     7.139    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    aseg_driver/ctr/clk
    SLICE_X40Y39         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.498ns  (logic 0.642ns (11.677%)  route 4.856ns (88.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.200     6.343    aseg_driver/ctr/Q[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.656     7.123    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.498ns  (logic 0.642ns (11.677%)  route 4.856ns (88.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.200     6.343    aseg_driver/ctr/Q[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.656     7.123    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.442ns  (logic 0.642ns (11.796%)  route 4.800ns (88.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.004     6.147    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.271 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.797     7.067    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X51Y35         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447     4.852    timerseg_driver/ctr/clk
    SLICE_X51Y35         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.442ns  (logic 0.642ns (11.796%)  route 4.800ns (88.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.004     6.147    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.271 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.797     7.067    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X51Y35         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447     4.852    timerseg_driver/ctr/clk
    SLICE_X51Y35         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 0.642ns (11.964%)  route 4.724ns (88.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.200     6.343    aseg_driver/ctr/Q[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.524     6.991    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    aseg_driver/ctr/clk
    SLICE_X40Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 0.642ns (11.964%)  route 4.724ns (88.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         4.200     6.343    aseg_driver/ctr/Q[0]
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.124     6.467 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.524     6.991    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X40Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.850    aseg_driver/ctr/clk
    SLICE_X40Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.209ns (9.971%)  route 1.887ns (90.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.735     2.491    bseg_driver/ctr/Q[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I0_O)        0.045     2.536 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.152     2.688    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    bseg_driver/ctr/clk
    SLICE_X46Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.209ns (9.971%)  route 1.887ns (90.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.735     2.491    bseg_driver/ctr/Q[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I0_O)        0.045     2.536 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.152     2.688    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    bseg_driver/ctr/clk
    SLICE_X46Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.209ns (9.971%)  route 1.887ns (90.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.735     2.491    bseg_driver/ctr/Q[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I0_O)        0.045     2.536 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.152     2.688    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    bseg_driver/ctr/clk
    SLICE_X46Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.209ns (9.971%)  route 1.887ns (90.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.735     2.491    bseg_driver/ctr/Q[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I0_O)        0.045     2.536 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.152     2.688    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.827     2.017    bseg_driver/ctr/clk
    SLICE_X46Y33         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.133ns  (logic 0.209ns (9.800%)  route 1.924ns (90.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.714     2.469    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.045     2.514 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.210     2.724    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X51Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     2.018    timerseg_driver/ctr/clk
    SLICE_X51Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.133ns  (logic 0.209ns (9.800%)  route 1.924ns (90.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.714     2.469    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.045     2.514 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.210     2.724    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X51Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     2.018    timerseg_driver/ctr/clk
    SLICE_X51Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.133ns  (logic 0.209ns (9.800%)  route 1.924ns (90.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.714     2.469    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.045     2.514 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.210     2.724    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X51Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     2.018    timerseg_driver/ctr/clk
    SLICE_X51Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.133ns  (logic 0.209ns (9.800%)  route 1.924ns (90.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.714     2.469    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.045     2.514 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.210     2.724    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X51Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     2.018    timerseg_driver/ctr/clk
    SLICE_X51Y31         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.150ns  (logic 0.209ns (9.721%)  route 1.941ns (90.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.735     2.491    bseg_driver/ctr/Q[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I0_O)        0.045     2.536 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.206     2.742    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.826     2.016    bseg_driver/ctr/clk
    SLICE_X46Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.150ns  (logic 0.209ns (9.721%)  route 1.941ns (90.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=157, routed)         1.735     2.491    bseg_driver/ctr/Q[0]
    SLICE_X47Y34         LUT5 (Prop_lut5_I0_O)        0.045     2.536 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.206     2.742    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X46Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.826     2.016    bseg_driver/ctr/clk
    SLICE_X46Y32         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.537ns  (logic 4.829ns (38.518%)  route 7.708ns (61.482%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.847     6.452    aseg_driver/ctr/S[1]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.152     6.604 f  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.189     7.793    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.332     8.125 f  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           1.027     9.153    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.277 f  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.847    10.123    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.247 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.016    11.264    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.124    11.388 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.781    14.169    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    17.686 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.686    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.511ns  (logic 5.077ns (40.581%)  route 7.434ns (59.419%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.847     6.452    aseg_driver/ctr/S[1]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.152     6.604 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.189     7.793    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.332     8.125 r  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           1.027     9.153    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.847    10.123    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.247 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.997    11.245    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.153    11.398 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.526    13.924    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    17.660 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.660    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.376ns  (logic 5.063ns (40.910%)  route 7.313ns (59.090%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.847     6.452    aseg_driver/ctr/S[1]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.152     6.604 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.189     7.793    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.332     8.125 r  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           1.027     9.153    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.847    10.123    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.247 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.848    11.096    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.148    11.244 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.555    13.798    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    17.525 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.525    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.363ns  (logic 5.086ns (41.139%)  route 7.277ns (58.861%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.847     6.452    aseg_driver/ctr/S[1]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.152     6.604 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.189     7.793    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.332     8.125 r  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           1.027     9.153    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.847    10.123    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.247 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.846    11.094    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I1_O)        0.150    11.244 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.521    13.764    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.748    17.512 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.512    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.313ns  (logic 4.806ns (39.034%)  route 7.507ns (60.966%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.847     6.452    aseg_driver/ctr/S[1]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.152     6.604 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.189     7.793    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.332     8.125 r  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           1.027     9.153    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.847    10.123    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.247 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.997    11.245    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I0_O)        0.124    11.369 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.600    13.968    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    17.463 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.463    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.107ns  (logic 4.834ns (39.928%)  route 7.273ns (60.072%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.847     6.452    aseg_driver/ctr/S[1]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.152     6.604 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.189     7.793    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.332     8.125 r  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           1.027     9.153    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.847    10.123    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.247 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.848    11.096    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.124    11.220 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.514    13.734    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    17.256 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.256    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.996ns  (logic 4.819ns (40.169%)  route 7.177ns (59.831%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.149    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.847     6.452    aseg_driver/ctr/S[1]
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.152     6.604 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           1.189     7.793    L_reg/aseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.332     8.125 r  L_reg/aseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           1.027     9.153    L_reg/aseg_OBUF[10]_inst_i_37_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.847    10.123    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.247 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.846    11.094    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I1_O)        0.124    11.218 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.421    13.639    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    17.145 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.145    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.932ns  (logic 4.776ns (40.029%)  route 7.156ns (59.971%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y36         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=10, routed)          1.147     6.812    bseg_driver/ctr/S[1]
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.150     6.962 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.972     7.934    L_reg/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.328     8.262 f  L_reg/bseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.810     9.072    L_reg/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.492    10.688    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.812 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.734    13.546    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    17.078 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.078    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.837ns  (logic 4.782ns (40.402%)  route 7.055ns (59.598%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y36         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=10, routed)          1.147     6.812    bseg_driver/ctr/S[1]
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.150     6.962 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.972     7.934    L_reg/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.328     8.262 f  L_reg/bseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.810     9.072    L_reg/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.492    10.688    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.812 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.633    13.445    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    16.984 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.984    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.774ns  (logic 4.778ns (40.581%)  route 6.996ns (59.419%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.562     5.146    bseg_driver/ctr/clk
    SLICE_X46Y36         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=10, routed)          1.147     6.812    bseg_driver/ctr/S[1]
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.150     6.962 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.972     7.934    L_reg/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.328     8.262 f  L_reg/bseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.810     9.072    L_reg/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.196 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.494    10.690    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X47Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.814 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.572    13.386    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.534    16.920 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.920    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.393ns (54.450%)  route 1.165ns (45.550%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.379     2.026    aseg_driver/ctr/S[0]
    SLICE_X44Y40         LUT2 (Prop_lut2_I0_O)        0.045     2.071 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.786     2.857    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.063 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.063    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.523ns (58.092%)  route 1.099ns (41.908%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    bseg_driver/ctr/clk
    SLICE_X46Y36         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.359     2.027    bseg_driver/ctr/S[0]
    SLICE_X42Y33         LUT2 (Prop_lut2_I0_O)        0.046     2.073 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.740     2.813    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.313     4.126 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.126    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.460ns (54.385%)  route 1.225ns (45.615%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.379     2.026    aseg_driver/ctr/S[0]
    SLICE_X44Y40         LUT2 (Prop_lut2_I1_O)        0.042     2.068 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.846     2.913    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.277     4.190 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.190    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.439ns (53.349%)  route 1.258ns (46.651%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.205     1.851    L_reg/M_ctr_value[1]
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.312     2.209    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I1_O)        0.045     2.254 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.741     2.995    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     4.203 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.203    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.713ns  (logic 1.526ns (56.264%)  route 1.186ns (43.736%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    bseg_driver/ctr/clk
    SLICE_X46Y36         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=10, routed)          0.363     2.031    bseg_driver/ctr/S[0]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.049     2.080 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.823     2.903    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.313     4.216 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.216    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.454ns (52.939%)  route 1.292ns (47.061%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.205     1.851    L_reg/M_ctr_value[1]
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.312     2.209    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.045     2.254 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.775     3.029    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.252 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.252    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 1.427ns (51.397%)  route 1.349ns (48.603%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.369     2.015    aseg_driver/ctr/S[1]
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.060 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.152     2.212    L_reg/aseg[1]
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.045     2.257 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.829     3.086    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         1.196     4.281 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.281    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.802ns  (logic 1.533ns (54.714%)  route 1.269ns (45.286%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.369     2.015    aseg_driver/ctr/S[1]
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.060 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.152     2.212    L_reg/aseg[1]
    SLICE_X46Y41         LUT4 (Prop_lut4_I0_O)        0.049     2.261 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.748     3.009    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         1.298     4.307 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.307    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.519ns (53.810%)  route 1.304ns (46.190%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.205     1.851    L_reg/M_ctr_value[1]
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.312     2.209    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.043     2.252 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.787     3.039    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.290     4.328 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.328    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.527ns (54.000%)  route 1.301ns (46.000%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X40Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.205     1.851    L_reg/M_ctr_value[1]
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.312     2.209    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I1_O)        0.043     2.252 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.784     3.035    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.298     4.333 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.333    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.323ns  (logic 9.978ns (29.943%)  route 23.345ns (70.057%))
  Logic Levels:           28  (CARRY4=7 LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X56Y44         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.478     2.049 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=12, routed)          1.601     3.650    L_reg/Q[7]
    SLICE_X53Y39         LUT2 (Prop_lut2_I1_O)        0.301     3.951 r  L_reg/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.801     4.752    L_reg/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.876 r  L_reg/L_399f0296_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           1.034     5.910    L_reg/L_399f0296_remainder0__0_carry_i_13__1_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.034 f  L_reg/L_399f0296_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.692     6.726    L_reg/L_399f0296_remainder0__0_carry_i_11__0_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.850 r  L_reg/L_399f0296_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.997     7.847    L_reg/L_399f0296_remainder0__0_carry_i_10__1_n_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.971 r  L_reg/L_399f0296_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.971    timerseg_driver/decimal_renderer/i__carry__0_i_24__0_0[1]
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.521 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.521    timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.635    timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry__0_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 f  timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.864     9.833    L_reg/L_399f0296_remainder0_3[9]
    SLICE_X51Y40         LUT5 (Prop_lut5_I3_O)        0.303    10.136 f  L_reg/i__carry_i_18__3/O
                         net (fo=6, routed)           0.919    11.056    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.180 f  L_reg/i__carry__0_i_22__2/O
                         net (fo=8, routed)           0.880    12.060    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.184 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.841    13.025    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.156    13.181 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=4, routed)           0.835    14.016    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I3_O)        0.355    14.371 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.631    15.002    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y37         LUT2 (Prop_lut2_I1_O)        0.124    15.126 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.520    15.646    timerseg_driver/decimal_renderer/i__carry_i_13__3[0]
    SLICE_X52Y38         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    16.193 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.610    16.804    L_reg/i__carry__0_i_8__3_0[2]
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.301    17.105 r  L_reg/i__carry_i_14__3/O
                         net (fo=22, routed)          1.785    18.889    L_reg/i__carry_i_14__3_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I3_O)        0.124    19.013 r  L_reg/i__carry_i_27__0/O
                         net (fo=4, routed)           1.320    20.333    L_reg/i__carry_i_27__0_n_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.457 f  L_reg/i__carry_i_11__4/O
                         net (fo=4, routed)           0.835    21.292    L_reg/i__carry_i_11__4_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.416 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.569    21.985    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X54Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.505 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.505    timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.622 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.622    timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.937 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    23.796    timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y38         LUT6 (Prop_lut6_I2_O)        0.307    24.103 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.803    24.906    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I4_O)        0.124    25.030 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.447    25.477    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I2_O)        0.124    25.601 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.734    26.335    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.124    26.459 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.282    27.741    L_reg/timerseg[9]
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.124    27.865 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.486    31.351    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    34.894 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.894    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.217ns  (logic 10.661ns (32.094%)  route 22.557ns (67.906%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=4 LUT4=5 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y44         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.617     3.707    L_reg/D_registers_q_reg[2][10]_0[7]
    SLICE_X43Y45         LUT3 (Prop_lut3_I1_O)        0.152     3.859 f  L_reg/L_399f0296_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.887     4.746    L_reg/L_399f0296_remainder0__0_carry__1_i_11_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.352     5.098 f  L_reg/L_399f0296_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.989     6.087    L_reg/L_399f0296_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.328     6.415 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.687     7.102    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X45Y42         LUT4 (Prop_lut4_I2_O)        0.152     7.254 r  L_reg/L_399f0296_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.066     8.321    L_reg/L_399f0296_remainder0__0_carry_i_9_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.326     8.647 r  L_reg/L_399f0296_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.647    aseg_driver/decimal_renderer/i__carry_i_23[1]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.225 f  aseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.988    10.212    L_reg/L_399f0296_remainder0[2]
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.301    10.513 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.444    11.958    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.082 f  L_reg/i__carry__0_i_28/O
                         net (fo=1, routed)           0.859    12.940    L_reg/i__carry__0_i_28_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.064 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.592    13.656    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.118    13.774 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.822    14.596    L_reg/i__carry_i_18__4_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.326    14.922 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.736    15.658    L_reg/i__carry_i_11__2_n_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.337    16.119    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X41Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.626 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.626    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.939 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.323    18.262    aseg_driver/decimal_renderer/O[3]
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.306    18.568 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.650    19.218    L_reg/i__carry__0_i_11_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.342 f  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.655    19.997    L_reg/i__carry__0_i_21_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           0.794    20.915    L_reg/i__carry__0_i_11_n_0
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.124    21.039 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.608    21.648    L_reg/i__carry_i_13_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.119    21.767 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.336    22.103    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.861 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.861    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.080 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.974    24.054    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.295    24.349 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.981    25.330    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I4_O)        0.124    25.454 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.836    26.290    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.124    26.414 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.973    27.387    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.124    27.511 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.847    28.357    L_reg/aseg[1]
    SLICE_X46Y41         LUT4 (Prop_lut4_I0_O)        0.150    28.507 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.555    31.062    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    34.789 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.789    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.197ns  (logic 10.684ns (32.184%)  route 22.512ns (67.816%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=4 LUT4=5 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y44         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.617     3.707    L_reg/D_registers_q_reg[2][10]_0[7]
    SLICE_X43Y45         LUT3 (Prop_lut3_I1_O)        0.152     3.859 f  L_reg/L_399f0296_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.887     4.746    L_reg/L_399f0296_remainder0__0_carry__1_i_11_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.352     5.098 f  L_reg/L_399f0296_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.989     6.087    L_reg/L_399f0296_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.328     6.415 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.687     7.102    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X45Y42         LUT4 (Prop_lut4_I2_O)        0.152     7.254 r  L_reg/L_399f0296_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.066     8.321    L_reg/L_399f0296_remainder0__0_carry_i_9_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.326     8.647 r  L_reg/L_399f0296_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.647    aseg_driver/decimal_renderer/i__carry_i_23[1]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.225 f  aseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.988    10.212    L_reg/L_399f0296_remainder0[2]
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.301    10.513 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.444    11.958    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.082 f  L_reg/i__carry__0_i_28/O
                         net (fo=1, routed)           0.859    12.940    L_reg/i__carry__0_i_28_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.064 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.592    13.656    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.118    13.774 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.822    14.596    L_reg/i__carry_i_18__4_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.326    14.922 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.736    15.658    L_reg/i__carry_i_11__2_n_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.337    16.119    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X41Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.626 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.626    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.939 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.323    18.262    aseg_driver/decimal_renderer/O[3]
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.306    18.568 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.650    19.218    L_reg/i__carry__0_i_11_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.342 f  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.655    19.997    L_reg/i__carry__0_i_21_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           0.794    20.915    L_reg/i__carry__0_i_11_n_0
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.124    21.039 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.608    21.648    L_reg/i__carry_i_13_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.119    21.767 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.336    22.103    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.861 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.861    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.080 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.974    24.054    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.295    24.349 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.981    25.330    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I4_O)        0.124    25.454 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.836    26.290    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.124    26.414 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.973    27.387    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.124    27.511 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.837    28.347    L_reg/aseg[1]
    SLICE_X46Y41         LUT4 (Prop_lut4_I0_O)        0.152    28.499 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.521    31.020    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.748    34.768 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.768    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.160ns  (logic 10.425ns (31.438%)  route 22.735ns (68.562%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=5 LUT4=4 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y44         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.617     3.707    L_reg/D_registers_q_reg[2][10]_0[7]
    SLICE_X43Y45         LUT3 (Prop_lut3_I1_O)        0.152     3.859 f  L_reg/L_399f0296_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.887     4.746    L_reg/L_399f0296_remainder0__0_carry__1_i_11_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.352     5.098 f  L_reg/L_399f0296_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.989     6.087    L_reg/L_399f0296_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.328     6.415 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.687     7.102    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X45Y42         LUT4 (Prop_lut4_I2_O)        0.152     7.254 r  L_reg/L_399f0296_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.066     8.321    L_reg/L_399f0296_remainder0__0_carry_i_9_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.326     8.647 r  L_reg/L_399f0296_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.647    aseg_driver/decimal_renderer/i__carry_i_23[1]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.225 f  aseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.988    10.212    L_reg/L_399f0296_remainder0[2]
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.301    10.513 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.444    11.958    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.082 f  L_reg/i__carry__0_i_28/O
                         net (fo=1, routed)           0.859    12.940    L_reg/i__carry__0_i_28_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.064 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.592    13.656    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.118    13.774 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.822    14.596    L_reg/i__carry_i_18__4_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.326    14.922 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.736    15.658    L_reg/i__carry_i_11__2_n_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.337    16.119    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X41Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.626 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.626    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.939 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.323    18.262    aseg_driver/decimal_renderer/O[3]
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.306    18.568 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.650    19.218    L_reg/i__carry__0_i_11_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.342 f  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.655    19.997    L_reg/i__carry__0_i_21_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           0.794    20.915    L_reg/i__carry__0_i_11_n_0
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.124    21.039 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.608    21.648    L_reg/i__carry_i_13_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.119    21.767 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.336    22.103    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.861 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.861    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.080 f  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.974    24.054    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.295    24.349 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.981    25.330    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I4_O)        0.124    25.454 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.836    26.290    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.124    26.414 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.947    27.360    L_reg/aseg_OBUF[0]_inst_i_1_1
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.124    27.484 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.824    28.309    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y41         LUT3 (Prop_lut3_I1_O)        0.124    28.433 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.781    31.214    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    34.731 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.731    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.144ns  (logic 10.673ns (32.202%)  route 22.471ns (67.798%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=4 LUT4=5 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y44         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.617     3.707    L_reg/D_registers_q_reg[2][10]_0[7]
    SLICE_X43Y45         LUT3 (Prop_lut3_I1_O)        0.152     3.859 f  L_reg/L_399f0296_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.887     4.746    L_reg/L_399f0296_remainder0__0_carry__1_i_11_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.352     5.098 f  L_reg/L_399f0296_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.989     6.087    L_reg/L_399f0296_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.328     6.415 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.687     7.102    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X45Y42         LUT4 (Prop_lut4_I2_O)        0.152     7.254 r  L_reg/L_399f0296_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.066     8.321    L_reg/L_399f0296_remainder0__0_carry_i_9_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.326     8.647 r  L_reg/L_399f0296_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.647    aseg_driver/decimal_renderer/i__carry_i_23[1]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.225 f  aseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.988    10.212    L_reg/L_399f0296_remainder0[2]
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.301    10.513 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.444    11.958    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.082 f  L_reg/i__carry__0_i_28/O
                         net (fo=1, routed)           0.859    12.940    L_reg/i__carry__0_i_28_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.064 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.592    13.656    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.118    13.774 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.822    14.596    L_reg/i__carry_i_18__4_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.326    14.922 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.736    15.658    L_reg/i__carry_i_11__2_n_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.337    16.119    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X41Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.626 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.626    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.939 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.323    18.262    aseg_driver/decimal_renderer/O[3]
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.306    18.568 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.650    19.218    L_reg/i__carry__0_i_11_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.342 f  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.655    19.997    L_reg/i__carry__0_i_21_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           0.794    20.915    L_reg/i__carry__0_i_11_n_0
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.124    21.039 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.608    21.648    L_reg/i__carry_i_13_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.119    21.767 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.336    22.103    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.861 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.861    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.080 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.974    24.054    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.295    24.349 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.981    25.330    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I4_O)        0.124    25.454 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.836    26.290    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.124    26.414 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.947    27.360    L_reg/aseg_OBUF[0]_inst_i_1_1
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.124    27.484 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.815    28.300    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.153    28.453 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.526    30.979    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    34.715 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    34.715    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.946ns  (logic 10.402ns (31.574%)  route 22.544ns (68.426%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=4 LUT4=5 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y44         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.617     3.707    L_reg/D_registers_q_reg[2][10]_0[7]
    SLICE_X43Y45         LUT3 (Prop_lut3_I1_O)        0.152     3.859 f  L_reg/L_399f0296_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.887     4.746    L_reg/L_399f0296_remainder0__0_carry__1_i_11_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.352     5.098 f  L_reg/L_399f0296_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.989     6.087    L_reg/L_399f0296_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.328     6.415 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.687     7.102    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X45Y42         LUT4 (Prop_lut4_I2_O)        0.152     7.254 r  L_reg/L_399f0296_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.066     8.321    L_reg/L_399f0296_remainder0__0_carry_i_9_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.326     8.647 r  L_reg/L_399f0296_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.647    aseg_driver/decimal_renderer/i__carry_i_23[1]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.225 f  aseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.988    10.212    L_reg/L_399f0296_remainder0[2]
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.301    10.513 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.444    11.958    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.082 f  L_reg/i__carry__0_i_28/O
                         net (fo=1, routed)           0.859    12.940    L_reg/i__carry__0_i_28_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.064 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.592    13.656    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.118    13.774 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.822    14.596    L_reg/i__carry_i_18__4_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.326    14.922 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.736    15.658    L_reg/i__carry_i_11__2_n_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.337    16.119    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X41Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.626 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.626    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.939 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.323    18.262    aseg_driver/decimal_renderer/O[3]
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.306    18.568 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.650    19.218    L_reg/i__carry__0_i_11_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.342 f  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.655    19.997    L_reg/i__carry__0_i_21_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           0.794    20.915    L_reg/i__carry__0_i_11_n_0
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.124    21.039 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.608    21.648    L_reg/i__carry_i_13_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.119    21.767 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.336    22.103    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.861 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.861    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.080 f  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.974    24.054    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.295    24.349 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.981    25.330    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I4_O)        0.124    25.454 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.836    26.290    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.124    26.414 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.947    27.360    L_reg/aseg_OBUF[0]_inst_i_1_1
    SLICE_X43Y42         LUT6 (Prop_lut6_I5_O)        0.124    27.484 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.815    28.300    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I1_O)        0.124    28.424 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.600    31.023    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    34.518 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.518    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.946ns  (logic 10.430ns (31.658%)  route 22.516ns (68.342%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=4 LUT4=5 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y44         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.617     3.707    L_reg/D_registers_q_reg[2][10]_0[7]
    SLICE_X43Y45         LUT3 (Prop_lut3_I1_O)        0.152     3.859 f  L_reg/L_399f0296_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.887     4.746    L_reg/L_399f0296_remainder0__0_carry__1_i_11_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.352     5.098 f  L_reg/L_399f0296_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.989     6.087    L_reg/L_399f0296_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.328     6.415 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.687     7.102    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X45Y42         LUT4 (Prop_lut4_I2_O)        0.152     7.254 r  L_reg/L_399f0296_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.066     8.321    L_reg/L_399f0296_remainder0__0_carry_i_9_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.326     8.647 r  L_reg/L_399f0296_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.647    aseg_driver/decimal_renderer/i__carry_i_23[1]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.225 f  aseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.988    10.212    L_reg/L_399f0296_remainder0[2]
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.301    10.513 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.444    11.958    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.082 f  L_reg/i__carry__0_i_28/O
                         net (fo=1, routed)           0.859    12.940    L_reg/i__carry__0_i_28_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.064 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.592    13.656    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.118    13.774 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.822    14.596    L_reg/i__carry_i_18__4_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.326    14.922 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.736    15.658    L_reg/i__carry_i_11__2_n_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.337    16.119    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X41Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.626 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.626    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.939 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.323    18.262    aseg_driver/decimal_renderer/O[3]
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.306    18.568 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.650    19.218    L_reg/i__carry__0_i_11_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.342 f  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.655    19.997    L_reg/i__carry__0_i_21_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           0.794    20.915    L_reg/i__carry__0_i_11_n_0
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.124    21.039 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.608    21.648    L_reg/i__carry_i_13_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.119    21.767 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.336    22.103    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.861 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.861    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.080 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.974    24.054    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.295    24.349 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.981    25.330    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I4_O)        0.124    25.454 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.836    26.290    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.124    26.414 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.973    27.387    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.124    27.511 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.847    28.357    L_reg/aseg[1]
    SLICE_X46Y41         LUT4 (Prop_lut4_I1_O)        0.124    28.481 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.514    30.996    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    34.518 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    34.518    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.940ns  (logic 9.981ns (30.300%)  route 22.959ns (69.700%))
  Logic Levels:           28  (CARRY4=7 LUT2=4 LUT3=1 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X56Y44         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.478     2.049 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=12, routed)          1.601     3.650    L_reg/Q[7]
    SLICE_X53Y39         LUT2 (Prop_lut2_I1_O)        0.301     3.951 r  L_reg/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.801     4.752    L_reg/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.876 r  L_reg/L_399f0296_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           1.034     5.910    L_reg/L_399f0296_remainder0__0_carry_i_13__1_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.034 f  L_reg/L_399f0296_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.692     6.726    L_reg/L_399f0296_remainder0__0_carry_i_11__0_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.850 r  L_reg/L_399f0296_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.997     7.847    L_reg/L_399f0296_remainder0__0_carry_i_10__1_n_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.971 r  L_reg/L_399f0296_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.971    timerseg_driver/decimal_renderer/i__carry__0_i_24__0_0[1]
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.521 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.521    timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.635    timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry__0_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 f  timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.864     9.833    L_reg/L_399f0296_remainder0_3[9]
    SLICE_X51Y40         LUT5 (Prop_lut5_I3_O)        0.303    10.136 f  L_reg/i__carry_i_18__3/O
                         net (fo=6, routed)           0.919    11.056    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.180 f  L_reg/i__carry__0_i_22__2/O
                         net (fo=8, routed)           0.880    12.060    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.184 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.841    13.025    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.156    13.181 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=4, routed)           0.835    14.016    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I3_O)        0.355    14.371 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.631    15.002    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y37         LUT2 (Prop_lut2_I1_O)        0.124    15.126 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.520    15.646    timerseg_driver/decimal_renderer/i__carry_i_13__3[0]
    SLICE_X52Y38         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    16.193 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.610    16.804    L_reg/i__carry__0_i_8__3_0[2]
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.301    17.105 r  L_reg/i__carry_i_14__3/O
                         net (fo=22, routed)          1.785    18.889    L_reg/i__carry_i_14__3_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I3_O)        0.124    19.013 r  L_reg/i__carry_i_27__0/O
                         net (fo=4, routed)           1.320    20.333    L_reg/i__carry_i_27__0_n_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.457 f  L_reg/i__carry_i_11__4/O
                         net (fo=4, routed)           0.835    21.292    L_reg/i__carry_i_11__4_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.416 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.569    21.985    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X54Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.505 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.505    timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.622 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.622    timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.937 f  timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    23.796    timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y38         LUT6 (Prop_lut6_I2_O)        0.307    24.103 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.803    24.906    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I4_O)        0.124    25.030 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.478    25.508    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X56Y38         LUT4 (Prop_lut4_I0_O)        0.124    25.632 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.680    26.312    L_reg/timerseg_OBUF[9]_inst_i_1_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I1_O)        0.124    26.436 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.913    27.349    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X58Y38         LUT5 (Prop_lut5_I0_O)        0.124    27.473 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.492    30.965    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    34.512 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.512    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.828ns  (logic 10.415ns (31.725%)  route 22.413ns (68.275%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT3=4 LUT4=5 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X52Y44         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.518     2.089 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.617     3.707    L_reg/D_registers_q_reg[2][10]_0[7]
    SLICE_X43Y45         LUT3 (Prop_lut3_I1_O)        0.152     3.859 f  L_reg/L_399f0296_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.887     4.746    L_reg/L_399f0296_remainder0__0_carry__1_i_11_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I1_O)        0.352     5.098 f  L_reg/L_399f0296_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.989     6.087    L_reg/L_399f0296_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.328     6.415 f  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.687     7.102    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X45Y42         LUT4 (Prop_lut4_I2_O)        0.152     7.254 r  L_reg/L_399f0296_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.066     8.321    L_reg/L_399f0296_remainder0__0_carry_i_9_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I2_O)        0.326     8.647 r  L_reg/L_399f0296_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.647    aseg_driver/decimal_renderer/i__carry_i_23[1]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.225 f  aseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.988    10.212    L_reg/L_399f0296_remainder0[2]
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.301    10.513 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.444    11.958    L_reg/i__carry_i_13__0_n_0
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.082 f  L_reg/i__carry__0_i_28/O
                         net (fo=1, routed)           0.859    12.940    L_reg/i__carry__0_i_28_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    13.064 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.592    13.656    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.118    13.774 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.822    14.596    L_reg/i__carry_i_18__4_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.326    14.922 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.736    15.658    L_reg/i__carry_i_11__2_n_0
    SLICE_X39Y41         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.337    16.119    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X41Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.626 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.626    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.939 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.323    18.262    aseg_driver/decimal_renderer/O[3]
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.306    18.568 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.650    19.218    L_reg/i__carry__0_i_11_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.342 f  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.655    19.997    L_reg/i__carry__0_i_21_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.121 r  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           0.794    20.915    L_reg/i__carry__0_i_11_n_0
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.124    21.039 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.608    21.648    L_reg/i__carry_i_13_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.119    21.767 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.336    22.103    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    22.861 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.861    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.080 r  aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.974    24.054    aseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.295    24.349 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.981    25.330    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I4_O)        0.124    25.454 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.836    26.290    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.124    26.414 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.973    27.387    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.124    27.511 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.837    28.347    L_reg/aseg[1]
    SLICE_X46Y41         LUT4 (Prop_lut4_I3_O)        0.124    28.471 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.421    30.892    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    34.399 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.399    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.721ns  (logic 9.960ns (30.439%)  route 22.761ns (69.561%))
  Logic Levels:           28  (CARRY4=7 LUT2=4 LUT3=1 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.571     1.571    L_reg/clk_out1
    SLICE_X56Y44         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.478     2.049 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=12, routed)          1.601     3.650    L_reg/Q[7]
    SLICE_X53Y39         LUT2 (Prop_lut2_I1_O)        0.301     3.951 r  L_reg/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.801     4.752    L_reg/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X50Y40         LUT6 (Prop_lut6_I3_O)        0.124     4.876 r  L_reg/L_399f0296_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           1.034     5.910    L_reg/L_399f0296_remainder0__0_carry_i_13__1_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.034 f  L_reg/L_399f0296_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.692     6.726    L_reg/L_399f0296_remainder0__0_carry_i_11__0_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.850 r  L_reg/L_399f0296_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.997     7.847    L_reg/L_399f0296_remainder0__0_carry_i_10__1_n_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.971 r  L_reg/L_399f0296_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.971    timerseg_driver/decimal_renderer/i__carry__0_i_24__0_0[1]
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.521 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.521    timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.635    timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry__0_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 f  timerseg_driver/decimal_renderer/L_399f0296_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.864     9.833    L_reg/L_399f0296_remainder0_3[9]
    SLICE_X51Y40         LUT5 (Prop_lut5_I3_O)        0.303    10.136 f  L_reg/i__carry_i_18__3/O
                         net (fo=6, routed)           0.919    11.056    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.180 f  L_reg/i__carry__0_i_22__2/O
                         net (fo=8, routed)           0.880    12.060    L_reg/i__carry__0_i_22__2_n_0
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.184 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.841    13.025    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X50Y38         LUT2 (Prop_lut2_I1_O)        0.156    13.181 r  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=4, routed)           0.835    14.016    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I3_O)        0.355    14.371 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.631    15.002    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y37         LUT2 (Prop_lut2_I1_O)        0.124    15.126 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.520    15.646    timerseg_driver/decimal_renderer/i__carry_i_13__3[0]
    SLICE_X52Y38         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    16.193 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.610    16.804    L_reg/i__carry__0_i_8__3_0[2]
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.301    17.105 r  L_reg/i__carry_i_14__3/O
                         net (fo=22, routed)          1.785    18.889    L_reg/i__carry_i_14__3_n_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I3_O)        0.124    19.013 r  L_reg/i__carry_i_27__0/O
                         net (fo=4, routed)           1.320    20.333    L_reg/i__carry_i_27__0_n_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I1_O)        0.124    20.457 f  L_reg/i__carry_i_11__4/O
                         net (fo=4, routed)           0.835    21.292    L_reg/i__carry_i_11__4_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.416 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.569    21.985    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X54Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.505 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.505    timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.622 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.622    timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.937 r  timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    23.796    timerseg_driver/decimal_renderer/L_399f0296_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y38         LUT6 (Prop_lut6_I2_O)        0.307    24.103 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.803    24.906    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I4_O)        0.124    25.030 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.478    25.508    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X56Y38         LUT4 (Prop_lut4_I0_O)        0.124    25.632 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.680    26.312    L_reg/timerseg_OBUF[9]_inst_i_1_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I1_O)        0.124    26.436 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.921    27.357    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    27.481 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.286    30.767    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    34.292 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.292    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     1.081    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.303 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.303    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     1.064    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.340 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.340    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.254%)  route 0.411ns (22.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     1.167    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.399 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.399    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     1.180    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.405 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.405    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     1.154    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.435 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.435    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_970467185[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.415ns (73.639%)  route 0.507ns (26.361%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    forLoop_idx_0_970467185[1].cond_butt_sel_desel/clk_out1
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_970467185[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_970467185[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.098     0.831    forLoop_idx_0_970467185[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X63Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.876 r  forLoop_idx_0_970467185[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.409     1.284    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.514 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.514    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.416ns (72.318%)  route 0.542ns (27.682%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.594     0.594    cond_butt_next_play/clk_out1
    SLICE_X62Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.098     0.833    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.878 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.444     1.322    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.552 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.552    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_970467185[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.421ns (71.694%)  route 0.561ns (28.306%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.592     0.592    forLoop_idx_0_970467185[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y53         FDRE                                         r  forLoop_idx_0_970467185[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_970467185[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.155     0.888    forLoop_idx_0_970467185[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X60Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.933 r  forLoop_idx_0_970467185[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=16, routed)          0.406     1.339    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.573 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.573    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.383ns (62.815%)  route 0.819ns (37.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.565     0.565    display/clk_out1
    SLICE_X45Y47         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.819     1.524    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     2.766 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.766    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.373ns (62.268%)  route 0.832ns (37.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.567     0.567    display/clk_out1
    SLICE_X48Y47         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.832     1.540    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     2.771 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.771    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.628ns (36.744%)  route 2.802ns (63.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.085     3.588    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.712 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.718     4.430    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.628ns (36.744%)  route 2.802ns (63.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.085     3.588    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.712 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.718     4.430    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.628ns (36.744%)  route 2.802ns (63.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.085     3.588    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.712 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.718     4.430    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.628ns (36.744%)  route 2.802ns (63.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.085     3.588    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.712 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.718     4.430    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.628ns (36.744%)  route 2.802ns (63.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.085     3.588    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.712 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.718     4.430    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_631473233[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.345ns  (logic 1.619ns (37.253%)  route 2.726ns (62.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.726     4.221    forLoop_idx_0_631473233[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.345 r  forLoop_idx_0_631473233[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.345    forLoop_idx_0_631473233[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X57Y57         FDRE                                         r  forLoop_idx_0_631473233[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.442     1.442    forLoop_idx_0_631473233[2].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y57         FDRE                                         r  forLoop_idx_0_631473233[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.215ns  (logic 1.617ns (38.374%)  route 2.597ns (61.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.597     4.091    forLoop_idx_0_631473233[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.215 r  forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.215    forLoop_idx_0_631473233[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X57Y57         FDRE                                         r  forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.442     1.442    forLoop_idx_0_631473233[3].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y57         FDRE                                         r  forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 1.615ns (39.556%)  route 2.468ns (60.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.468     3.959    forLoop_idx_0_631473233[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.083 r  forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.083    forLoop_idx_0_631473233[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X55Y53         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.442     1.442    forLoop_idx_0_631473233[1].cond_butt_dirs/sync/clk_out1
    SLICE_X55Y53         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.649ns  (logic 1.625ns (44.526%)  route 2.024ns (55.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.024     3.525    forLoop_idx_0_631473233[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.649 r  forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.649    forLoop_idx_0_631473233[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.506     1.506    forLoop_idx_0_631473233[0].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 1.622ns (46.417%)  route 1.873ns (53.583%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.372    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.496 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.496    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         1.507     1.507    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_970467185[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.300ns (39.570%)  route 0.458ns (60.430%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.458     0.712    forLoop_idx_0_970467185[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.757 r  forLoop_idx_0_970467185[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.757    forLoop_idx_0_970467185[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_970467185[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861     0.861    forLoop_idx_0_970467185[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_970467185[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_970467185[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.307ns (32.912%)  route 0.626ns (67.088%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.626     0.888    forLoop_idx_0_970467185[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.933 r  forLoop_idx_0_970467185[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.933    forLoop_idx_0_970467185[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_970467185[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861     0.861    forLoop_idx_0_970467185[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_970467185[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.311ns (29.516%)  route 0.743ns (70.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.009    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.054 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.054    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861     0.861    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.313ns (27.523%)  route 0.825ns (72.477%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.825     1.094    forLoop_idx_0_631473233[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.139 r  forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.139    forLoop_idx_0_631473233[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.860     0.860    forLoop_idx_0_631473233[0].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_631473233[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.304ns (22.757%)  route 1.031ns (77.243%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.031     1.289    forLoop_idx_0_631473233[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X55Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.334 r  forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.334    forLoop_idx_0_631473233[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X55Y53         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.834     0.834    forLoop_idx_0_631473233[1].cond_butt_dirs/sync/clk_out1
    SLICE_X55Y53         FDRE                                         r  forLoop_idx_0_631473233[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.306ns (22.334%)  route 1.064ns (77.666%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.064     1.326    forLoop_idx_0_631473233[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.370 r  forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.370    forLoop_idx_0_631473233[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X57Y57         FDRE                                         r  forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.833     0.833    forLoop_idx_0_631473233[3].cond_butt_dirs/sync/clk_out1
    SLICE_X57Y57         FDRE                                         r  forLoop_idx_0_631473233[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.316ns (22.981%)  route 1.060ns (77.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.067    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.265     1.377    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.316ns (22.981%)  route 1.060ns (77.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.067    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.265     1.377    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.316ns (22.981%)  route 1.060ns (77.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.067    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.265     1.377    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.316ns (22.981%)  route 1.060ns (77.019%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.067    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.265     1.377    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=368, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





