
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/khushal/vivado/ip_repo/hats_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1.dcp' for cell 'design_1_i/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2.dcp' for cell 'design_1_i/axis_data_fifo_2'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_3.dcp' for cell 'design_1_i/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_4/design_1_axis_data_fifo_0_4.dcp' for cell 'design_1_i/axis_data_fifo_4'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_5/design_1_axis_data_fifo_0_5.dcp' for cell 'design_1_i/axis_data_fifo_5'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6.dcp' for cell 'design_1_i/axis_data_fifo_6'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_7/design_1_axis_data_fifo_0_7.dcp' for cell 'design_1_i/axis_data_fifo_7'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_hats_0_1/design_1_hats_0_1.dcp' for cell 'design_1_i/hats_0'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_hats_0_2/design_1_hats_0_2.dcp' for cell 'design_1_i/hats_1'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_hats_0_3/design_1_hats_0_3.dcp' for cell 'design_1_i/hats_2'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_hats_0_4/design_1_hats_0_4.dcp' for cell 'design_1_i/hats_3'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_hats_0_5/design_1_hats_0_5.dcp' for cell 'design_1_i/hats_4'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_hats_0_6/design_1_hats_0_6.dcp' for cell 'design_1_i/hats_5'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_hats_0_7/design_1_hats_0_7.dcp' for cell 'design_1_i/hats_6'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_hats_0_8/design_1_hats_0_8.dcp' for cell 'design_1_i/hats_7'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2.dcp' for cell 'design_1_i/axis_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axis_interconnect_0/m00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axis_interconnect_0/m01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'design_1_i/axis_interconnect_0/m02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3.dcp' for cell 'design_1_i/axis_interconnect_0/m03_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4.dcp' for cell 'design_1_i/axis_interconnect_0/m04_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5.dcp' for cell 'design_1_i/axis_interconnect_0/m05_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6.dcp' for cell 'design_1_i/axis_interconnect_0/m06_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7.dcp' for cell 'design_1_i/axis_interconnect_0/m07_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_slid_0/design_1_auto_ss_slid_0.dcp' for cell 'design_1_i/axis_interconnect_0/s00_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_xbar_0_1/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc] for cell 'design_1_i/axis_data_fifo_0/inst'
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1.xdc] for cell 'design_1_i/axis_data_fifo_1/inst'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1.xdc] for cell 'design_1_i/axis_data_fifo_1/inst'
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2.xdc] for cell 'design_1_i/axis_data_fifo_2/inst'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2.xdc] for cell 'design_1_i/axis_data_fifo_2/inst'
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_3.xdc] for cell 'design_1_i/axis_data_fifo_3/inst'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_3.xdc] for cell 'design_1_i/axis_data_fifo_3/inst'
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_4/design_1_axis_data_fifo_0_4/design_1_axis_data_fifo_0_4.xdc] for cell 'design_1_i/axis_data_fifo_4/inst'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_4/design_1_axis_data_fifo_0_4/design_1_axis_data_fifo_0_4.xdc] for cell 'design_1_i/axis_data_fifo_4/inst'
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_5/design_1_axis_data_fifo_0_5/design_1_axis_data_fifo_0_5.xdc] for cell 'design_1_i/axis_data_fifo_5/inst'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_5/design_1_axis_data_fifo_0_5/design_1_axis_data_fifo_0_5.xdc] for cell 'design_1_i/axis_data_fifo_5/inst'
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6.xdc] for cell 'design_1_i/axis_data_fifo_6/inst'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6.xdc] for cell 'design_1_i/axis_data_fifo_6/inst'
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_7/design_1_axis_data_fifo_0_7/design_1_axis_data_fifo_0_7.xdc] for cell 'design_1_i/axis_data_fifo_7/inst'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_7/design_1_axis_data_fifo_0_7/design_1_axis_data_fifo_0_7.xdc] for cell 'design_1_i/axis_data_fifo_7/inst'
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_4/design_1_axis_data_fifo_0_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_5/design_1_axis_data_fifo_0_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_7/design_1_axis_data_fifo_0_7.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.dcp'
Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/khushal/vivado/hats_system/hats_system.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_5/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_5/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_6/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_6/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_7/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_7/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 192 instances

50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1624.715 ; gain = 444.820 ; free physical = 19731 ; free virtual = 59288
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1693.730 ; gain = 69.016 ; free physical = 19726 ; free virtual = 59283
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 102639137

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2171.223 ; gain = 0.000 ; free physical = 19343 ; free virtual = 58900
INFO: [Opt 31-389] Phase Retarget created 267 cells and removed 466 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15232b336

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2171.223 ; gain = 0.000 ; free physical = 19343 ; free virtual = 58900
INFO: [Opt 31-389] Phase Constant propagation created 303 cells and removed 1133 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19a389a89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2171.223 ; gain = 0.000 ; free physical = 19341 ; free virtual = 58898
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1140 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19a389a89

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2171.223 ; gain = 0.000 ; free physical = 19342 ; free virtual = 58899
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19a389a89

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2171.223 ; gain = 0.000 ; free physical = 19342 ; free virtual = 58899
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2171.223 ; gain = 0.000 ; free physical = 19341 ; free virtual = 58898
Ending Logic Optimization Task | Checksum: 12fc480ee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2171.223 ; gain = 0.000 ; free physical = 19341 ; free virtual = 58898

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.538 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 65 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 42 newly gated: 16 Total Ports: 130
Ending PowerOpt Patch Enables Task | Checksum: 2258bce84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19270 ; free virtual = 58827
Ending Power Optimization Task | Checksum: 2258bce84

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2774.109 ; gain = 602.887 ; free physical = 19293 ; free virtual = 58850
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2774.109 ; gain = 1149.395 ; free physical = 19293 ; free virtual = 58850
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19290 ; free virtual = 58850
INFO: [Common 17-1381] The checkpoint '/home/khushal/vivado/hats_system/hats_system.runs/impl_2/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19283 ; free virtual = 58847
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/khushal/vivado/hats_system/hats_system.runs/impl_2/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19279 ; free virtual = 58842
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 149b93cda

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19279 ; free virtual = 58842
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19286 ; free virtual = 58849

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a52664e7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19255 ; free virtual = 58818

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18449dce9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19216 ; free virtual = 58779

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18449dce9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19216 ; free virtual = 58779
Phase 1 Placer Initialization | Checksum: 18449dce9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19216 ; free virtual = 58779

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c8635294

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19185 ; free virtual = 58749

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c8635294

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19185 ; free virtual = 58749

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a64a01ec

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19183 ; free virtual = 58746

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d4107d2a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19183 ; free virtual = 58746

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 142f2863e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19183 ; free virtual = 58746

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15d0c31be

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19162 ; free virtual = 58726

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c04fe313

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19163 ; free virtual = 58726

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c04fe313

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19163 ; free virtual = 58726
Phase 3 Detail Placement | Checksum: 1c04fe313

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19163 ; free virtual = 58726

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16002e4e4

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16002e4e4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19173 ; free virtual = 58736
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.189. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1410dcd5d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19173 ; free virtual = 58736
Phase 4.1 Post Commit Optimization | Checksum: 1410dcd5d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19173 ; free virtual = 58736

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1410dcd5d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19173 ; free virtual = 58736

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1410dcd5d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19173 ; free virtual = 58737

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f6ab1798

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19173 ; free virtual = 58737
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f6ab1798

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19173 ; free virtual = 58737
Ending Placer Task | Checksum: 1becaf7ac

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19207 ; free virtual = 58771
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19207 ; free virtual = 58771
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19170 ; free virtual = 58766
INFO: [Common 17-1381] The checkpoint '/home/khushal/vivado/hats_system/hats_system.runs/impl_2/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19199 ; free virtual = 58771
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19187 ; free virtual = 58759
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19198 ; free virtual = 58770
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19196 ; free virtual = 58769
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: da0fecb5 ConstDB: 0 ShapeSum: e4bb0af7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8eb13a47

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19056 ; free virtual = 58629
Post Restoration Checksum: NetGraph: 8042b88e NumContArr: e6e81b9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8eb13a47

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19053 ; free virtual = 58626

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8eb13a47

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19021 ; free virtual = 58594

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8eb13a47

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19021 ; free virtual = 58594
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26278c772

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19002 ; free virtual = 58575
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.159  | TNS=0.000  | WHS=-0.219 | THS=-354.523|

Phase 2 Router Initialization | Checksum: 1c560177d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19003 ; free virtual = 58576

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2470755c3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18998 ; free virtual = 58571

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1880
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19452ab1d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:18 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58568

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 185756a8b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58568

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.743  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: fdf07ba7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58567
Phase 4 Rip-up And Reroute | Checksum: fdf07ba7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58567

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fdf07ba7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58567

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fdf07ba7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58567
Phase 5 Delay and Skew Optimization | Checksum: fdf07ba7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58567

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 127ad51ed

Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58568
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.743  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11cb4c364

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58568
Phase 6 Post Hold Fix | Checksum: 11cb4c364

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58568

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.80506 %
  Global Horizontal Routing Utilization  = 5.03938 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 136a11d7e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58568

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 136a11d7e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58567

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ed126fd8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58567

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.743  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ed126fd8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18995 ; free virtual = 58567
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19036 ; free virtual = 58608

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19036 ; free virtual = 58608
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 18994 ; free virtual = 58607
INFO: [Common 17-1381] The checkpoint '/home/khushal/vivado/hats_system/hats_system.runs/impl_2/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2774.109 ; gain = 0.000 ; free physical = 19025 ; free virtual = 58608
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/khushal/vivado/hats_system/hats_system.runs/impl_2/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/khushal/vivado/hats_system/hats_system.runs/impl_2/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
124 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Oct  7 18:34:02 2018...
