{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:u5HHmVD_uO8C", "title": "A transformation based algorithm for reversible logic synthesis", "published_by": "Proceedings of the 40th annual Design Automation Conference, 318-323, 2003", "authors": ["DM Miller", "D Maslov", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10729309755076372612", "cited_by": 660.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:d1gkVwhDpl0C", "title": "RevLib: An online resource for reversible functions and reversible circuits", "published_by": "38th International Symposium on Multiple Valued Logic (ismvl 2008), 220-225, 2008", "authors": ["R Wille", "D Gro\u00dfe", "L Teuber", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3814271792016777913", "cited_by": 521.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:u-x6o8ySG0sC", "title": "Toffoli network synthesis with templates", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2005", "authors": ["D Maslov", "GW Dueck", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13841809948414866524", "cited_by": 292.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:UeHWp8X0CEIC", "title": "Quantum circuit simplification and level compaction", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2008", "authors": ["D Maslov", "GW Dueck", "DM Miller", "C Negrevergne"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3005344597277023260", "cited_by": 286.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:9yKSN-GCB0IC", "title": "Reversible cascades with minimal garbage", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2004", "authors": ["D Maslov", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9173994558967824083", "cited_by": 258.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:2osOgNQ5qMEC", "title": "Techniques for the synthesis of reversible Toffoli networks", "published_by": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 12 (4\u00a0\u2026, 2007", "authors": ["D Maslov", "GW Dueck", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7173122859789046033", "cited_by": 239.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:Tyk-4Ss8FVUC", "title": "Exact multiple-control Toffoli network synthesis with SAT techniques", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2009", "authors": ["D Gro\u00dfe", "R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7590209977882941706", "cited_by": 217.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:W7OEmFMy1HYC", "title": "Improved quantum cost for n-bit Toffoli gates", "published_by": "Electronics Letters 39 (25), 1790-1791, 2003", "authors": ["D Maslov", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15924633908634264553", "cited_by": 163.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:zYLM7Y9cAGgC", "title": "Quantum circuit simplification using templates", "published_by": "Design, Automation and Test in Europe, 1208-1213, 2005", "authors": ["D Maslov", "C Young", "DM Miller", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15680963727530814140", "cited_by": 149.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:IjCSPb-OGe4C", "title": "Spectral techniques for reversible logic synthesis", "published_by": "6th International Symposium on Representations and Methodology of Future\u00a0\u2026, 2003", "authors": ["DM Miller", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9473952636465817702", "cited_by": 137.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:Y0pCki6q_DkC", "title": "Garbage in reversible design of multiple output functions", "published_by": "6th International Symposium on Representations and Methodology of Future\u00a0\u2026, 2003", "authors": ["D Maslov", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8926329523954235049", "cited_by": 128.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:eQOLeE2rZwMC", "title": "Synthesis of Fredkin-Toffoli reversible networks", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 13 (6), 765-769, 2005", "authors": ["D Maslov", "GW Dueck", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9137182232118859676", "cited_by": 122.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:LkGwnXOMwfcC", "title": "A synthesis method for MVL reversible logic [multiple value logic]", "published_by": "Proceedings. 34th international symposium on multiple-valued logic, 74-80, 2004", "authors": ["DM Miller", "GW Dueck", "D Maslov"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8274792367047056639", "cited_by": 95.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:WF5omc3nYNoC", "title": "Synthesis of quantum multiple-valued circuits", "published_by": "JOURNAL OF MULTIPLE VALUED LOGIC AND SOFT COMPUTING 12 (5/6), 431, 2006", "authors": ["DM Miller", "D Maslov", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9252627345589314955", "cited_by": 89.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:_FxGoFyzp5QC", "title": "Simplification of Toffoli networks via templates", "published_by": "16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003\u00a0\u2026, 2003", "authors": ["D Maslov", "GW Dueck", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8823452072792064177", "cited_by": 76.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:roLk4NBRz8UC", "title": "Fredkin/Toffoli templates for reversible logic synthesis", "published_by": "ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No\u00a0\u2026, 2003", "authors": ["D Maslov", "GW Dueck", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8961877373735576080", "cited_by": 74.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:ufrVoPGSRksC", "title": "Reversible function synthesis with minimum garbage outputs", "published_by": "6th International Symposium on Representations and Methodology of Future\u00a0\u2026, 2003", "authors": ["GW Dueck", "D Maslov"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10392779096102413401", "cited_by": 74.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:YsMSGLbcyi4C", "title": "A direct cover MVL minimization using the truncated sum", "published_by": "Proceedings of the 17th IEEE International Symposium on Multiple-Valued\u00a0\u2026, 1987", "authors": ["GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18351474672658459551", "cited_by": 74.0, "year": 1987.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:hqOjcs7Dif8C", "title": "Quantified synthesis of reversible logic", "published_by": "Proceedings of the conference on Design, automation and test in Europe, 1015\u00a0\u2026, 2008", "authors": ["R Wille", "HM Le", "GW Dueck", "D Gro\u00dfe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1608453556489714162", "cited_by": 66.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&citation_for_view=lozv7bIAAAAJ:Se3iqnhoufwC", "title": "Exact SAT-based Toffoli network synthesis", "published_by": "Proceedings of the 17th ACM Great Lakes symposium on VLSI, 96-101, 2007", "authors": ["D Gro\u00dfe", "X Chen", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7987686610676528301", "cited_by": 63.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:0EnyYjriUFMC", "title": "Reversible logic synthesis with output permutation", "published_by": "2009 22nd International Conference on VLSI Design, 189-194, 2009", "authors": ["R Wille", "D Gro\u00dfe", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9381677708164119976", "cited_by": 55.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:5nxA0vEk-isC", "title": "Exact synthesis of elementary quantum gate circuits for reversible functions with don't cares", "published_by": "38th International Symposium on Multiple Valued Logic (ismvl 2008), 214-219, 2008", "authors": ["D Gro\u00dfe", "R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12632899287041861913", "cited_by": 55.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:D03iK_w7-QYC", "title": "Ancilla-free synthesis of large reversible functions using binary decision diagrams", "published_by": "Journal of Symbolic Computation 73, 1-26, 2016", "authors": ["M Soeken", "L Tague", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13690232069278963160", "cited_by": 52.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:UebtZRa9Y70C", "title": "A heuristic bandwidth reduction algorithm", "published_by": "Journal of Combinatorial Mathematics and Combinatorial Computing 18, 97-108, 1995", "authors": ["GH Dueck", "J Jeffs"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3950867361998041179", "cited_by": 48.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:kRWSkSYxWN8C", "title": "Optimization of Circuits for IBM's five-qubit Quantum Computers", "published_by": "2018 21st Euromicro Conference on Digital System Design (DSD), 680-684, 2018", "authors": ["GW Dueck", "A Pathak", "MM Rahman", "A Shukla", "A Banerjee"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10683759139110272751", "cited_by": 42.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:8k81kl-MbHgC", "title": "Debugging of Toffoli networks", "published_by": "2009 Design, Automation & Test in Europe Conference & Exhibition, 1284-1289, 2009", "authors": ["R Wille", "D Gro\u00dfe", "S Frehse", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2830293666200110481", "cited_by": 42.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:MXK_kJrjxJIC", "title": "Transformation-based synthesis of networks of Toffoli/Fredkin gates", "published_by": "CCECE 2003-Canadian Conference on Electrical and Computer Engineering\u00a0\u2026, 2003", "authors": ["GW Dueck", "D Maslov", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11753333607060490431", "cited_by": 42.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:ULOm3_A8WrAC", "title": "Synthesizing reversible circuits for irreversible functions", "published_by": "2009 12th Euromicro Conference on Digital System Design, Architectures\u00a0\u2026, 2009", "authors": ["DM Miller", "R Wille", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13587930905956650426", "cited_by": 40.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:kNdYIx-mwKoC", "title": "Window optimization of reversible and quantum circuits", "published_by": "13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and\u00a0\u2026, 2010", "authors": ["M Soeken", "R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9331438387085602526", "cited_by": 39.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:nb7KW1ujOQ8C", "title": "Synthesis of linear nearest neighbor quantum circuits", "published_by": "arXiv preprint arXiv:1508.05430, 2015", "authors": ["MM Rahman", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14971827812249738906", "cited_by": 31.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:YOwf2qJgpHMC", "title": "ESOP-based Toffoli network generation with transformations", "published_by": "2010 40th IEEE International Symposium on Multiple-Valued Logic, 276-281, 2010", "authors": ["Y Sanaee", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8089543539977443864", "cited_by": 31.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:K3LRdlH-MEoC", "title": "Integrated synthesis of linear nearest neighbor ancilla-free MCT circuits", "published_by": "2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), 144-149, 2016", "authors": ["MM Rahman", "GW Dueck", "A Chattopadhyay", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2459330584936790230", "cited_by": 25.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:eJXPG6dFmWUC", "title": "A 4-valued PLA using the MODSUM", "published_by": "Proc. 16th-Int. Symp. on Multiple-Valued Logic, 232-240, 1986", "authors": ["GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11345351009489518797", "cited_by": 25.0, "year": 1986.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:ZeXyd9-uunAC", "title": "Two-qubit quantum gates to reduce the quantum cost of reversible circuit", "published_by": "2011 41st IEEE International Symposium on Multiple-Valued Logic, 86-92, 2011", "authors": ["MM Rahman", "A Banerjee", "GW Dueck", "A Pathak"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1823026465957265043", "cited_by": 24.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:9ZlFYXVOiuMC", "title": "Generating Toffoli networks from ESOP expressions", "published_by": "2009 IEEE Pacific Rim Conference on Communications, Computers and Signal\u00a0\u2026, 2009", "authors": ["Y Sanaee", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11850803636932512211", "cited_by": 24.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:l7t_Zn2s7bgC", "title": "A fast symbolic transformation based algorithm for reversible logic synthesis", "published_by": "Reversible Computation: 8th International Conference, RC 2016, Bologna\u00a0\u2026, 2016", "authors": ["M Soeken", "GW Dueck", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9171877965456119686", "cited_by": 23.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:qxL8FJ1GzNcC", "title": "Synthesizing multiplier in reversible logic", "published_by": "13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and\u00a0\u2026, 2010", "authors": ["S Offermann", "R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13777195335225656978", "cited_by": 22.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:4DMP91E08xMC", "title": "Comments on\" Sympathy: fast exact minimization of fixed polarity Reed-Muller expansion for symmetric functions\"", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2000", "authors": ["JT Butler", "GW Dueck", "VP Shmerko", "S Yanuskevich"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3730821504883266496", "cited_by": 22.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:KlAtU1dfN6UC", "title": "Multiple-valued programmable logic array minimization by simulated annealing", "published_by": "Monterey, California. Naval Postgraduate School, 1992", "authors": ["GW Dueck", "RC Earle", "P Tirumalai", "JT Butler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=463380723613364174", "cited_by": 22.0, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:f2IySw72cVMC", "title": "An algorithm for quantum template matching", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 11 (3), 1-20, 2014", "authors": ["MM Rahman", "GW Dueck", "JD Horton"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10512914971342361376", "cited_by": 20.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:iH-uZ7U-co4C", "title": "An algorithm to find quantum templates", "published_by": "2012 IEEE Congress on Evolutionary Computation, 1-7, 2012", "authors": ["MM Rahman", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18246878111642011652", "cited_by": 20.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:Zph67rFs4hoC", "title": "Templates for Toffoli network synthesis", "published_by": "International Workshop on Logic Synthesis, 320-326, 2003", "authors": ["D Maslov", "GW Dueck", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1018498483256488284", "cited_by": 20.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:dhFuZR0502QC", "title": "Exact Synthesis of Elementary Quantum Gate Circuits.", "published_by": "Journal of Multiple-Valued Logic & Soft Computing 15 (4), 2009", "authors": ["D Gro\u00dfe", "R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8247975781832899842", "cited_by": 19.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:L8Ckcad2t8MC", "title": "Pairwise decomposition of toffoli gates in a quantum circuit", "published_by": "Proceedings of the 18th ACM Great Lakes symposium on VLSI, 231-236, 2008", "authors": ["NO Scott", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11737598294082191403", "cited_by": 17.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:4TOpqqG69KYC", "title": "Level compaction in quantum circuits", "published_by": "2006 IEEE International Conference on Evolutionary Computation, 2405-2409, 2006", "authors": ["D Maslov", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7106306405514421652", "cited_by": 17.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:mVmsd5A6BfQC", "title": "Using simulated annealing to construct extremal graphs", "published_by": "Discrete Mathematics 235 (1-3), 125-135, 2001", "authors": ["P Wang", "GW Dueck", "S MacMillan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17469588004289524574", "cited_by": 17.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:aqlVkmm33-oC", "title": "On the number of generators for transeunt triangles", "published_by": "Discrete Applied Mathematics 108 (3), 309-316, 2001", "authors": ["JT Butler", "GW Dueck", "SN Yanushkevich", "VP Shmerko"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16314251455216949998", "cited_by": 17.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:_B80troHkn4C", "title": "Finding optimal qubit permutations for IBM's quantum computer architectures", "published_by": "Proceedings of the 32nd Symposium on Integrated Circuits and Systems Design, 1-6, 2019", "authors": ["AAA De Almeida", "GW Dueck", "ACR Da Silva"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5422854564119580998", "cited_by": 16.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:Tiz5es2fbqcC", "title": "An extension of transformation-based reversible and quantum circuit synthesis", "published_by": "2016 IEEE International Symposium on Circuits and Systems (ISCAS), 2290-2293, 2016", "authors": ["M Soeken", "GW Dueck", "MM Rahman", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3925083673630723696", "cited_by": 16.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:3fE2CSJIrl8C", "title": "On the maximum number of implicants needed to cover a multiple-valued logic function using window literals", "published_by": "1991 Proceedings of the Twenty-First International Symposium on Multiple\u00a0\u2026, 1991", "authors": ["GW Dueck", "GHJ van Rees"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12982294167719250144", "cited_by": 16.0, "year": 1991.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:_kc_bZDykSQC", "title": "Algorithms for the minimization of binary and multiple-valued logic functions", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17933918277746257153", "cited_by": 16.0, "year": 1988.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:5ugPr518TE4C", "title": "DISTIL: A distributed in-memory data processing system for location-based services", "published_by": "Proceedings of the 26th ACM SIGSPATIAL International Conference on Advances\u00a0\u2026, 2018", "authors": ["M Patrou", "MM Alam", "P Memarzia", "S Ray", "VC Bhavsar", "KB Kent", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9091539017642259188", "cited_by": 15.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:HE397vMXCloC", "title": "Efficient realization of Toffoli and NCV circuits for IBM QX architectures", "published_by": "Reversible Computation: 11th International Conference, RC 2019, Lausanne\u00a0\u2026, 2019", "authors": ["AAA de Almeida", "GW Dueck", "ACR da Silva"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3863731409580315177", "cited_by": 14.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:M3ejUd6NZC8C", "title": "Direct cover MVL minimization with cost-tables", "published_by": "1992 Proceedings The Twenty-Second International Symposium on Multiple\u00a0\u2026, 1992", "authors": ["GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8845837288291232754", "cited_by": 14.0, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:XiVPGOgt02cC", "title": "Circuit optimization for IBM processors: A way to get higher fidelity and higher values of nonclassicality witnesses", "published_by": "arXiv preprint arXiv:1812.11602, 2018", "authors": ["M Sisodia", "A Shukla", "AAA de Almeida", "GW Dueck", "A Pathak"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13885943924296897550", "cited_by": 13.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:e5wmG9Sq2KIC", "title": "Properties of quantum templates", "published_by": "Reversible Computation: 4th International Workshop, RC 2012, Copenhagen\u00a0\u2026, 2013", "authors": ["MM Rahman", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15829895123870651292", "cited_by": 13.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:AXPGKjj_ei8C", "title": "CNOT gate mappings to Clifford+ T circuits in IBM architectures", "published_by": "2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 7-12, 2019", "authors": ["AAA De Almeida", "GW Dueck", "ACR Da Silva"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1425559464348897221", "cited_by": 12.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:738O_yMBCRsC", "title": "Fault detection in parity preserving reversible circuits", "published_by": "2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), 44-49, 2016", "authors": ["N Przigoda", "G Dueck", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11531984225882739314", "cited_by": 12.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:UxriW0iASnsC", "title": "Reversible circuit rewriting with simulated annealing", "published_by": "2015 IFIP/IEEE International Conference on Very Large Scale Integration\u00a0\u2026, 2015", "authors": ["N Abdessaied", "M Soeken", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9269000048161148074", "cited_by": 12.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:IWHjjKOFINEC", "title": "Optimization of reversible circuits using reconfigured templates", "published_by": "Reversible Computation: Third International Workshop, RC 2011, Gent, Belgium\u00a0\u2026, 2012", "authors": ["MM Rahman", "GW Dueck", "A Banerjee"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12220418382058829641", "cited_by": 12.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:qUcmZB5y_30C", "title": "A method to find the best mixed polarity Reed-Muller expression using transeunt triangle", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12364270545927673462", "cited_by": 12.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:Wp0gIr-vW9MC", "title": "Directed search minimization of multiple-valued functions", "published_by": "[1988] Proceedings. The Eighteenth International Symposium on Multiple\u00a0\u2026, 1988", "authors": ["GW Dueck", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5143227801092385687", "cited_by": 12.0, "year": 1988.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:hC7cP41nSMkC", "title": "Debugging reversible circuits", "published_by": "Integration 44 (1), 51-61, 2011", "authors": ["R Wille", "D Gro\u00dfe", "S Frehse", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13543628592311905412", "cited_by": 11.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:QIV2ME_5wuYC", "title": "Experiments on FPRM expressions for partially symmetric logic functions", "published_by": "Proceedings 30th IEEE International Symposium on Multiple-Valued Logic\u00a0\u2026, 2000", "authors": ["SN Yanushkevich", "JT Butler", "GW Dueck", "VP Shmerko"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15504154318541513085,3787572686314381887", "cited_by": 11.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:N5tVd3kTz84C", "title": "Design space exploration in the mapping of reversible circuits to ibm quantum computers", "published_by": "2020 23rd Euromicro Conference on Digital System Design (DSD), 401-407, 2020", "authors": ["P Niemann", "AAA de Almeida", "G Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10009406568111793874", "cited_by": 10.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:PELIpwtuRlgC", "title": "Ahead-of-time compilation in OMR: overview and first steps", "published_by": "Proceedings of the 29th Annual International Conference on Computer Science\u00a0\u2026, 2019", "authors": ["G Krylov", "GW Dueck", "KB Kent", "D Maier", "I D'Souza"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11130548425141711865", "cited_by": 10.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:wbdj-CoPYUoC", "title": "A survey of ahead-of-time technologies in dynamic language environments", "published_by": "Proceedings of the 28th Annual International Conference on Computer Science\u00a0\u2026, 2018", "authors": ["M Thom", "GW Dueck", "K Kent", "D Maier"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11933029037708322783", "cited_by": 10.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:isC4tDSrTZIC", "title": "Optimal quantum circuits of three qubits", "published_by": "2012 IEEE 42nd International Symposium on Multiple-Valued Logic, 161-166, 2012", "authors": ["MM Rahman", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6692786571307806163", "cited_by": 10.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:7PzlFSSx8tAC", "title": "Multiple-valued logic operations with universal literals", "published_by": "Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL\u00a0\u2026, 1994", "authors": ["GW Dueck", "JT Butler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15807179540035934859", "cited_by": 10.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:HDshCWvjkbEC", "title": "Complexity of reversible Toffoli cascades and EXOR PLAs", "published_by": "Proceedings of the 12th International Workshop on Post-Binary ULSI Systems\u00a0\u2026, 2003", "authors": ["D Maslov", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15027369076022307421", "cited_by": 8.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:mB3voiENLucC", "title": "On the size of multiple-valued decision diagrams", "published_by": "33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings\u00a0\u2026, 2003", "authors": ["DM Miller", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11460824995359908704", "cited_by": 8.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:XiSMed-E-HIC", "title": "GarCoSim: A framework for automated memory management research and evaluation", "published_by": "EAI Endorsed Transactions on Scalable Information Systems 3 (9), e4-e4, 2016", "authors": ["K Nasartschuk", "M Dombrowski", "T Basa", "M Rahman", "K Kent", "G Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2921845814204431213", "cited_by": 7.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:NhqRSupF_l8C", "title": "Dynamic template matching with mixed-polarity Toffoli gates", "published_by": "2015 IEEE International Symposium on Multiple-Valued Logic, 72-77, 2015", "authors": ["MM Rahman", "M Soeken", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10838135991816557184", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:TFP_iSt0sucC", "title": "Exact template matching using graphs", "published_by": "5rd Conference on Reversible Computation, page submitted, 2013", "authors": ["MM Rahman", "GW Dueck", "J Horton"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=932679935818689797", "cited_by": 7.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:RHpTSmoSYBkC", "title": "Design and optimization of single and multiple-loop reversible and quantum feedback circuits", "published_by": "Journal of Circuits, Systems, and Computers 21 (03), 1250018, 2012", "authors": ["M Mohammadi", "A Niknafs", "M Eshghi", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5667670401732872255", "cited_by": 7.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:j3f4tGmQtD8C", "title": "Multiple-valued logic minimization using universal literals and cost tables", "published_by": "Proceedings. 1998 28th IEEE International Symposium on Multiple-Valued Logic\u00a0\u2026, 1998", "authors": ["B Fraser", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13042598302943338028", "cited_by": 7.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:1yQoGdGgb4wC", "title": "Exploring the potential benefits of alternative quantum computing architectures", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2020", "authors": ["A Deb", "GW Dueck", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5904212040324678336", "cited_by": 6.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:Mojj43d5GZwC", "title": "CNOT Gate Optimizations via Qubit Permutations for IBM's Quantum Architectures", "published_by": "Journal of Low Power Electronics 15 (2), 182-192, 2019", "authors": ["AAA De Almeida", "GW Dueck", "ACR Da Silva"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1760709404426252987", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:t6usbXjVLHcC", "title": "Efficient realizations of CNOT gates in IBM\u2019s quantum computers", "published_by": "2018 8th international symposium on embedded computing and system design\u00a0\u2026, 2018", "authors": ["AAA De Almeida", "GW Dueck", "ACR Da Silva"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9361819485030037361", "cited_by": 6.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:vV6vV6tmYwMC", "title": "Pc based escape analysis in the java virtual machine", "published_by": "Lecture Notes on Software Engineering 2 (1), 16, 2014", "authors": ["M Jendrosch", "GW Dueck", "C Gracie", "A Hinkenjann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6651097245280114155", "cited_by": 6.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:-f6ydRqryjwC", "title": "On the recognition of symmetries for switching functions in Reed-Muller forms", "published_by": "Int. Conf. on Pattern Recognition and Information Processing-PRIP'99 1, 215-234, 1999", "authors": ["J Butler", "G Dueck", "G Holowinski", "V Shmerko", "S Yanushkevich"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3982383493139354679", "cited_by": 6.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:TQgYirikUcIC", "title": "Bio-technologies in computing: the promises and the reality", "published_by": "Proc. Int. Conf. on Computational Intelligence & Multimedia Applications\u00a0\u2026, 1998", "authors": ["V Shmerko", "M Perkowski", "W Rogers", "G Dueck", "S Yanushkevich"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1056486501686996694", "cited_by": 6.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:bEWYMUwI8FkC", "title": "A heat quench algorithm for the minimization of multiple-valued programmable logic arrays", "published_by": "Computers & electrical engineering 22 (2), 103-107, 1996", "authors": ["GW Dueck", "JT Butler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12645139008054034", "cited_by": 6.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:9vf0nzSNQJEC", "title": "Towards exploring the potential of alternative quantum computing architectures", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 682-685, 2020", "authors": ["A Deb", "GW Dueck", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14195764206996979165", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:VL0QpB8kHFEC", "title": "Search-based transformation synthesis for 3-valued reversible circuits", "published_by": "Reversible Computation: 12th International Conference, RC 2020, Oslo, Norway\u00a0\u2026, 2020", "authors": ["DM Miller", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8955178691302251353", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:SeFeTyx0c_EC", "title": "Challenges and advances in Toffoli network optimisation", "published_by": "IET Computers & Digital Techniques 8 (4), 172-177, 2014", "authors": ["GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6095633832475598332", "cited_by": 5.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:hFOr9nPyWt4C", "title": "RCM-MVI: a recursive consensus MVL minimization algorithm", "published_by": "Proceedings of the Twentieth International Symposium on Multiple-Valued\u00a0\u2026, 1990", "authors": ["GW Dueck", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8333575354993864001", "cited_by": 5.0, "year": 1990.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:tKAzc9rXhukC", "title": "Ahead-of-time compilation in eclipse OMR on example of WebAssembly", "published_by": "Proceedings of the 31st Annual International Conference on Computer Science\u00a0\u2026, 2021", "authors": ["G Krylov", "P Jelenkovi\u0107", "M Thom", "GW Dueck", "KB Kent", "Y Manton", "D Maier"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3034103206847777701", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:ye4kPcJQO24C", "title": "The evolution of garbage collection in v8: google's javascript engine", "published_by": "2020 9th Mediterranean Conference on Embedded Computing (MECO), 1-6, 2020", "authors": ["G Krylov", "M Patrou", "GW Dueck", "J Siu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9758469981665469597", "cited_by": 4.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:1qzjygNMrQYC", "title": "NUMA awareness: Improving thread and memory management", "published_by": "2018 44th Euromicro Conference on Software Engineering and Advanced\u00a0\u2026, 2018", "authors": ["M Patrou", "KB Kent", "GW Dueck", "C Gracie", "A Micic"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9018243423858545553", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:M3NEmzRMIkIC", "title": "Toffoli gate implementation using the billiard ball model", "published_by": "2010 40th IEEE International Symposium on Multiple-Valued Logic, 173-178, 2010", "authors": ["H Hosseini", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14336524767067756425", "cited_by": 4.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:lSLTfruPkqcC", "title": "On the Use of Transeunt Triangles to Synthesize Fixed-Polarity Reed-Muller Expansions of Functions", "published_by": "Processing of the Reed-Muller Workshop, Okinawa, 119-126, 2009", "authors": ["JT Butler", "GW Dueck", "S Yanushkevich", "VP Shmerko"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6325394077014665737", "cited_by": 4.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:tOudhMTPpwUC", "title": "Trace files for automatic memory management systems", "published_by": "2016 IEEE 23rd International Conference on Software Analysis, Evolution, and\u00a0\u2026, 2016", "authors": ["MM Rahman", "K Nasartschuk", "KB Kent", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13384082766635200197", "cited_by": 3.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:R3hNpaxXUhUC", "title": "Synthesis of Toffoli Networks: status and challenges", "published_by": "2012 International Symposium on Electronic System Design (ISED), 11-16, 2012", "authors": ["GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14366070665171363940", "cited_by": 3.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:WA5NYHcadZ8C", "title": "Toffoli templates with 8 gates", "published_by": "Proceedings of the 6th International Workshop on Boolean Problems, Freiberg\u00a0\u2026, 2004", "authors": ["J Dick", "GW Dueck", "D Maslov"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=423404584693666901", "cited_by": 3.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:4JMBOYKVnBMC", "title": "Asymptotically optimal regular synthesis of quantum networks", "published_by": "International Workshop on Logic Synthesis, 2003", "authors": ["D Maslov", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12094227372275842910", "cited_by": 3.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:W5xh706n7nkC", "title": "Descending order transformation-based synthesis of MVL reversible circuits", "published_by": "2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL), 107-112, 2021", "authors": ["DM Miller", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1816458397686649778", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:JQOojiI6XY0C", "title": "Translation Techniques for Reversible Circuit Synthesis with Positive and Negative Controls", "published_by": "Recent Findings in Boolean Techniques: Selected Papers from the 14th\u00a0\u2026, 2021", "authors": ["DM Miller", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4394024724468746771", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:uLbwQdceFCQC", "title": "A method to improve quantum state fidelity in circuits executed on IBM\u2019s quantum computers", "published_by": "Canadian Journal of Physics 99 (10), 924-932, 2021", "authors": ["M Sisodia", "A Shukla", "AAA de Almeida", "GW Dueck", "A Pathak"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4357323825951511382", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=20&pagesize=80&citation_for_view=lozv7bIAAAAJ:V3AGJWp-ZtQC", "title": "Synthesis of majority expressions through primitive function manipulation", "published_by": "Advanced Boolean Techniques: Selected Papers from the 13th International\u00a0\u2026, 2020", "authors": ["EC Ferraz", "J de Lima Muniz", "ACR da Silva", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5399210242050067375", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:q3oQSFYPqjQC", "title": "Reversible circuit optimization based on tabu search", "published_by": "2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL), 103-108, 2018", "authors": ["AAA de Almeida", "GW Dueck", "ACR da Silva"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14916076264748875677", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:J-pR_7NvFogC", "title": "Persistent memory storage of cold regions in the OpenJ9 Java virtual machine", "published_by": "University of New Brunswick, 2018", "authors": ["S Young"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4402563053782950672", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:5Ul4iDaHHb8C", "title": "Building a Completely Reversible Computer", "published_by": "arXiv preprint arXiv:1702.08715, 2017", "authors": ["M Lukac", "GW Dueck", "M Kameyama", "A Pathak"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=40937110959285120", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:P5F9QuxV20EC", "title": "Cold object identification in the Java virtual machine", "published_by": "Software: Practice and Experience 47 (1), 79-95, 2017", "authors": ["KT Briggs", "B Zhou", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12138019221036824462", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:sSrBHYA8nusC", "title": "Thread-group based local heap garbage collection in a simulated runtime environment", "published_by": "2016 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE\u00a0\u2026, 2016", "authors": ["M Dombrowski", "K Nasartschuk", "KB Kent", "GW Dueck", "C Gracie"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10369933047078831012", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:k_IJM867U9cC", "title": "Templates for reversible circuit simplification", "published_by": "PACRIM. 2005 IEEE Pacific Rim Conference on Communications, Computers and\u00a0\u2026, 2005", "authors": ["D Maslov", "DM Miller", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8868786765187808827", "cited_by": 2.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:maZDTaKrznsC", "title": "Asymptotically optimal regular synthesis of reversible logic networks", "published_by": "Notes of the 12th IEEE/ACM International Workshop on Logic and Synthesis\u00a0\u2026, 2003", "authors": ["D Maslov", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10782555396043853485", "cited_by": 2.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:JV2RwH3_ST0C", "title": "Development of Zakrevskij\u2019s Minimization Strategy towards Arithmetical Polynomial Domain", "published_by": "Proc. Int. Workshop on Boolean Problems, Freiberg, Germany, 101-108, 1998", "authors": ["G Dueck", "G Holowinski", "K Malecki", "V Shmerko", "S Yanushkevich"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16371516950862711824", "cited_by": 2.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:t7zJ5fGR-2UC", "title": "Java Runtime Optimization for Copying Arrays on AArch64", "published_by": "2023 12th Mediterranean Conference on Embedded Computing (MECO), 1-6, 2023", "authors": ["SS Ponangi", "GW Dueck", "KB Kent", "D Maier", "K Konno"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7655028987271747603", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:2KloaMYe4IUC", "title": "Template-based mapping of reversible circuits to IBM quantum computers", "published_by": "Microprocessors and Microsystems 90, 104487, 2022", "authors": ["P Niemann", "AAA de Almeida", "G Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1246576176508808778", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:7T2F9Uy0os0C", "title": "Function translations and search-based transformation for MVL reversible circuit synthesis", "published_by": "Science of Computer Programming 212, 102704, 2021", "authors": ["DM Miller", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16006940851648260749", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:5awf1xo2G04C", "title": "Cold Object Identification and Segregation using Page Protection and Profiling", "published_by": "2020 9th Mediterranean Conference on Embedded Computing (MECO), 1-6, 2020", "authors": ["A Taware", "KB Kent", "GW Dueck", "C Gracie"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13866503535728061655", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:1sJd4Hv_s6UC", "title": "Metis: a smart memory allocator using historical reclamation information", "published_by": "Proceedings of the 10th Workshop on Implementation, Compilation\u00a0\u2026, 2015", "authors": ["S Xu", "Q Guo", "G Dueck", "D Bremner", "Y Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11423426361693476333", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:WbkHhVStYXYC", "title": "A survey on object cache locality in automated memory management systems", "published_by": "2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering\u00a0\u2026, 2015", "authors": ["M Dombrowski", "K Nasartschuk", "KB Kent", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7421669738167889056", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:b0M2c_1WBrUC", "title": "Self-Inverse Functions and Palindromic Circuits", "published_by": "arXiv preprint arXiv:1502.05825, 2015", "authors": ["M Soeken", "MK Thomsen", "GW Dueck", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1888003211936907965", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:fPk4N6BV_jEC", "title": "Minimal designs of reversible sequential elements", "published_by": "Reversible Computation: 6th International Conference, RC 2014, Kyoto, Japan\u00a0\u2026, 2014", "authors": ["A Banerjee", "A Pathak", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15931973911534982509", "cited_by": 1.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:NMxIlDl6LWMC", "title": "Reversible Computation", "published_by": "Springer Berlin Heidelberg, 2013", "authors": ["GW Dueck", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=154579904605234881", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:70eg2SAEIzsC", "title": "On the Families of Extremal Graphs without Three-Cycles and Four-Cycles", "published_by": "Congressus Numerantium, 81-81, 1995", "authors": ["P Wang", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7562472273946309101", "cited_by": 1.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:_Qo2XoVZTnwC", "title": "An algorithm to find the upper bound of the distance between graphs", "published_by": "JOURNAL OF COMBINATORIAL MATHEMATICS AND COMBINATORIAL COMPUTING 19, 97-108, 1995", "authors": ["P Wang", "GW Dueck"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5377999072483177457", "cited_by": 1.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:u_35RYKgDlwC", "title": "Multiple-valued operations with universal literals", "published_by": "Proceedings of the 24th, 1994", "authors": ["GW Dueck", "JT Butler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15730974121683645945", "cited_by": 1.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:VLnqNzywnoUC", "title": "Modular Cluster Circuits for the Variational Quantum Eigensolver", "published_by": "arXiv preprint arXiv:2305.04425, 2023", "authors": ["SE Ghasempouri", "GW Dueck", "S De Baerdemacker"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:z_wVstp3MssC", "title": "Modular Cluster Circuits for the Variational Quantum Eigensolver", "published_by": "arXiv e-prints, arXiv: 2305.04425, 2023", "authors": ["S Ehsan Ghasempouri", "GW Dueck", "S De Baerdemacker"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:fEOibwPWpKIC", "title": "Evaluating the Performance of the Eclipse OpenJ9 JVM JIT Compiler on AArch64", "published_by": "2022 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE\u00a0\u2026, 2022", "authors": ["AG Graham", "JP Legault", "H Soontiens", "J Brown", "SA MacKay", "GW Dueck", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:ZfRJV9d4-WMC", "title": "A lightweight code storage container for the eclipse OMR ahead-of-time compiler", "published_by": "Proceedings of the 31st Annual International Conference on Computer Science\u00a0\u2026, 2021", "authors": ["DD D'monte", "G Krylov", "Y Manton", "GW Dueck", "KB Kent"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:UHK10RUVsp4C", "title": "Adaptive Integer Linear Programming Model for Optimal Qubit Permutation", "published_by": "IEEE Design & Test 38 (4), 78-84, 2021", "authors": ["AAA De Almeida", "GW Dueck"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:PR6Y55bgFSsC", "title": "An ELF-based storage option for the eclipse OMR ahead-of-time compiler", "published_by": "Proceedings of the 30th Annual International Conference on Computer Science\u00a0\u2026, 2020", "authors": ["DD D'monte", "G Krylov", "D Maier", "GW Dueck", "KB Kent"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:tzM49s52ZIMC", "title": "MANIPULA\u00c7\u00c3O DE FUN\u00c7\u00d5ES PRIMITIVAS PARA S\u00cdNTESE DE FUN\u00c7\u00d5ES MAJORIT\u00c1RIAS", "published_by": "Congresso Brasileiro de Autom\u00e1tica-CBA 1 (1), 2019", "authors": ["EC Ferraz", "JDEL MUNIZ", "GW Dueck", "ACR da Silva"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:dTyEYWd-f8wC", "title": "MK-4: PROGRAMA PARA S\u00cdNTESE DE FUN\u00c7\u00d5ES MAJORIT\u00c1RIAS COM AT\u00c9 QUATRO VARI\u00c1VEIS DE ENTRADA.", "published_by": "Congresso Brasileiro de Autom\u00e1tica-CBA 1 (1), 2019", "authors": ["JDEL MUNIZ", "EC Ferraz", "GW Dueck", "ACR da Silva"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:JoZmwDi-zQgC", "title": "ALGORITMO DIVIS\u00c3O UTILIZANDO A META-HEUR\u00cdSTICA SIMULATED ANNEALING APLICADO NA OTIMIZA\u00c7\u00c3O DE CIRCUITOS REVERS\u00cdVEIS", "published_by": "Congresso Brasileiro de Autom\u00e1tica-CBA 1 (1), 2019", "authors": ["DU Renn\u00f3", "AAA de Almeida", "GW Dueck", "ACR da Silva"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:evX43VCCuoAC", "title": "Proceedings of the 5th international conference on Reversible Computation", "published_by": "Springer-Verlag, 2013", "authors": ["GW Dueck", "DM Miller"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:zA6iFVUQeVQC", "title": "A Comparison of Fixed and Variable Block Allocation in two Java Virtual Machines", "published_by": "Proceedings of the International Conference on Software Technology and\u00a0\u2026, 2012", "authors": ["M Goffart", "GW Dueck", "R Herpers"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:fQNAKQ3IYiAC", "title": "International Symposiumon Multiple-Value Logic (ISMVL)", "published_by": "JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING 15 (4), 265-265, 2009", "authors": ["GW Dueck"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:vRqMK49ujn8C", "title": "On the use of transeunt triangles to synthesize fixed-polarity Reed-Muller expansions of functions", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:xtRiw3GOFMkC", "title": "International Distributed Computer Science Degree-Cooperative Education Efforts between Canada, Poland, Greece and Germany", "published_by": "Hermann, Lauer et al.(Eds.): Proceedings of Informatics Education Europe IV\u00a0\u2026, 2009", "authors": ["R Herpers", "G Dueck", "N Fr\u00f6bel"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:8AbLer7MMksC", "title": "Exact Synthesis of Elementary Quantum Gate Circuits for Reversible Functions with Don", "published_by": "38th International Symposium on Multiple Valued Logic, 214-219, 2008", "authors": ["R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:g5m5HwL7SMYC", "title": "V. Conclusion In this paper, we presented a general mathematical framework for si-multaneous multiplethreshold selection and assignment. Additionally, we also address the\u00a0\u2026", "published_by": "IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 13 (6), 765, 2005", "authors": ["D Maslov", "GW Dueck", "DM Miller"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:GnPB-g6toBAC", "title": "A super switch algebra for quantum device based systems", "published_by": "Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic\u00a0\u2026, 1999", "authors": ["GW Dueck", "M Hu", "B Fraser"], "cited_by_link": NaN, "cited_by": NaN, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:35N4QoGY0k4C", "title": "On recognition of symmetries for switching functions in Reed-Muller forms", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:YFjsv_pBGBYC", "title": "Minimization algorithm for non-concurrent PLAs", "published_by": "International journal of electronics 73 (6), 1113-1119, 1992", "authors": ["GW Dueck", "JT Butler"], "cited_by_link": NaN, "cited_by": NaN, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:XD-gHx7UXLsC", "title": "MINIMIZATION BY SINIULATEI) ANNEAILING", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:VOx2b1Wkg3QC", "title": "Multiple-valued programmable logic array minimization by simulated annealing(Technical Report, Jul. 1991- Feb. 1992)", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:cFHS6HbyZ2cC", "title": "RCM: A Recursive Consensus Minimization Algorithm", "published_by": "University of Victoria, Department of Computer Science, 1990", "authors": ["GW Dueck", "DM Miller"], "cited_by_link": NaN, "cited_by": NaN, "year": 1990.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:j8SEvjWlNXcC", "title": "ON THE MINIMIZATION OF A BOOLEAN FUNCTION OF ODD WEIGHT\u00b9", "published_by": "Congressus Numerantium 51, 113, 1970", "authors": ["GW Dueck", "DM Miller"], "cited_by_link": NaN, "cited_by": NaN, "year": 1970.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:nrtMV_XWKgEC", "title": "LNN Quantum Circuit of Toffoli Gate", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:9Nmd_mFXekcC", "title": "Optimization of Quantum Circuits", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:uJ-U7cs_P_0C", "title": "\u0428\u0436\u0433 \u0432 \u0437 \u0433 \u0438 \u0421 \u0428\u042a \u0438 \u0421\u0432\u0438\u041a \u0433\u0432 \u041a \u0433\u0432 \u0428 \u0438\u0438 \u0436\u0432 \u042a \u0433 \u0432 \u0438 \u0433\u0432 \u0432 \u0421\u0432 \u0433\u0436\u0431 \u0438 \u0433\u0432 \u0428\u0436\u0433 \u0437\u0437 \u0432 \u0419 \u0428\u042a\u0421\u0428\u0413 \u0418 \u0430 \u0436\u0439\u0437\u0418 \u042e\u0433\u0430\u0439\u0431 \u041d\u0418 \u0434\u0434\u041a \u041e\u041d \u0419\u041e\u041f \u0418 \u041d \u0414 \u0432\u043a \u0438 \u0434 \u0434 \u0436\u0415 On Recognition of Symmetries for\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:NJ774b8OgUMC", "title": "2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL)| 978-1-7281-9224-6/21/$31.00\u00a9 2021 IEEE| DOI: 10.1109/ISMVL51352. 2021.00044", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:kzcrU_BdoSEC", "title": "ISMVL2021 Reviewers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:Fu2w8maKXqMC", "title": "Program Committees", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:hkOj_22Ku90C", "title": "ISMVL2020 Reviewers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:eq2jaN3J8jMC", "title": "Garbage Collection in Multi-Threaded Java Programs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:tkaPQYYpVKoC", "title": "Schmitt, Bruno 13", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:Y5dfb0dijaUC", "title": "Symposium Committees", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:eMMeJKvmdy0C", "title": "Welcome from the Symposium Chair", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:mvPsJ3kp5DgC", "title": "Petr Cintula, Czech Academy of Sciences Miguel Couceiro, INRIA Rolf Drechsler, University of Bremen Elena Dubrova, KTH Royal Institute of Technology", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:geHnlv5EZngC", "title": "Faculty of Computer Science 2007-2008 Seminar Series", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:B3FOqHPlNUQC", "title": "ISMVL-2016 Reviewers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:dshw04ExmUIC", "title": "We are pleased to welcome you to the 45th International Symposium on Multiple-Valued Logic in Waterloo, Ontario. We hope that the accepted papers and the invited presentations\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:a0OBvERweLwC", "title": "Martin Lukac Hajime Machida Theodore Manikas Atsushi Matsumoto Michael Miller", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:yD5IFk8b50cC", "title": "EAST-WEST CONFERENCES AS SCIENTIFIC AND INDUSTRIAL COLLABORATION STRATEGIES", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:4OULZ7Gr8RgC", "title": "ISMVL 2010 Program Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:rO6llkc54NcC", "title": "ISMVL-2012 Program Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:3s1wT3WcHBgC", "title": "ISMVL-2012 Reviewers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:M05iB0D1s5AC", "title": "Message from the Symposium Chair", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:2P1L_qKh6hAC", "title": "BIO-TECNOLOGIES IN COMPUTER SCIENCE: THE PROMISES, THE HYPE AND THE REALITY", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:RYcK_YlVTxYC", "title": "We are pleased to welcome you to the 38 th International Symposium on Multiple-Valued Logic in Dallas, Texas. We hope that the accepted papers and the invited presentations\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:NaGl4SEjCO4C", "title": "\u042a \u043a \u0436\u0437 \u0430 \u0439\u0432 \u0438 \u0433\u0432 \u042b\u043d\u0432\u0438 \u0437 \u0437 \u043b \u0438 \u0425 \u0432 \u0431\u0439\u0431 \u0436 \u0427\u0439\u0438\u0434\u0439\u0438\u0437", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=lozv7bIAAAAJ&cstart=100&pagesize=100&citation_for_view=lozv7bIAAAAJ:blknAaTinKkC", "title": "ISMVL 2014 Committee Members", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["5052", "31", "69"], "Since 2018": ["1501", "16", "33"]}, "chart": {"2003": 74, "2004": 33, "2005": 96, "2006": 103, "2007": 120, "2008": 188, "2009": 241, "2010": 330, "2011": 300, "2012": 264, "2013": 312, "2014": 381, "2015": 239, "2016": 362, "2017": 257, "2018": 258, "2019": 225, "2020": 285, "2021": 274, "2022": 244, "2023": 215}}, "co_authors": [{"link": "https://scholar.google.com/citations?hl=en&user=7431nC8AAAAJ", "name": "David Michael Miller", "ext": "Professor Emeritus of Computer Science, University of Victoria"}, {"link": "https://scholar.google.com/citations?hl=en&user=tCzt7q4AAAAJ", "name": "Dmitri Maslov", "ext": "IBM Thomas J. Watson Research Center"}, {"link": "https://scholar.google.com/citations?hl=en&user=9v_MAAIAAAAJ", "name": "Rolf Drechsler", "ext": "Professor at University of Bremen, Director DFKI Bremen, Germany"}, {"link": "https://scholar.google.com/citations?hl=en&user=dWkUqVsAAAAJ", "name": "Robert Wille", "ext": "Technical University of Munich and SCCH GmbH"}, {"link": "https://scholar.google.com/citations?hl=en&user=ZMo46nkzZOQC", "name": "Daniel Grosse", "ext": "Full Professor at Johannes Kepler University Linz"}, {"link": "https://scholar.google.com/citations?hl=en&user=vAMt0LMAAAAJ", "name": "Md. Mazder Rahman", "ext": "University of New Brunswick, Canada"}, {"link": "https://scholar.google.com/citations?hl=en&user=97hBTsgAAAAJ", "name": "Svetlana Yanushkevich", "ext": "Professor, University of Calgary"}, {"link": "https://scholar.google.com/citations?hl=en&user=N__697EAAAAJ", "name": "Kenneth B Kent", "ext": "University of New Brunswick"}, {"link": "https://scholar.google.com/citations?hl=en&user=_J9JPrAAAAAJ", "name": "Mathias Soeken", "ext": "Microsoft"}, {"link": "https://scholar.google.com/citations?hl=en&user=fQ54OcoAAAAJ", "name": "Anirban Pathak", "ext": "Professor, JIIT, Noida, India"}, {"link": "https://scholar.google.com/citations?hl=en&user=CxBlS0cAAAAJ", "name": "Stefan Frehse", "ext": ""}, {"link": "https://scholar.google.com/citations?hl=en&user=7rpdOc0AAAAJ", "name": "Konstantin Nasartschuk", "ext": "PhD student, University of New Brunswick"}, {"link": "https://scholar.google.com/citations?hl=en&user=9_miiGgAAAAJ", "name": "Hoang M. Le", "ext": "University of Bremen"}, {"link": "https://scholar.google.com/citations?hl=en&user=TIt4ggwAAAAJ", "name": "Anupam Chattopadhyay", "ext": "Associate Professor, SCSE, SPMS, NTU, Singapore"}, {"link": "https://scholar.google.com/citations?hl=en&user=uUljBHIAAAAJ", "name": "Marcel Dombrowski", "ext": "University of New Brunswick"}, {"link": "https://scholar.google.com/citations?hl=en&user=KdlSV1sAAAAJ", "name": "Nabila Abdessaied", "ext": "University of Bremen"}, {"link": "https://scholar.google.com/citations?hl=en&user=Nqm6UoIAAAAJ", "name": "Nils Przigoda", "ext": "University of Bremen"}, {"link": "https://scholar.google.com/citations?hl=en&user=YWPSNhUAAAAJ", "name": "Andr\u00e9 Hinkenjann", "ext": "Institute of Visual Computing, Bonn-Rhein-Sieg University"}, {"link": "https://scholar.google.com/citations?hl=en&user=dDIaMu4AAAAJ", "name": "martin lukac", "ext": "Nazarbayev University"}, {"link": "https://scholar.google.com/citations?hl=en&user=3VsQv0sAAAAJ", "name": "Michael Kirkedal Thomsen", "ext": "Associate Professor, University of Oslo and external lecture University of Copenhagen"}], "interests": ["Logic Synthesis", "Reversible Logic", "Garbage Collection"], "link": "https://scholar.google.com/citations?hl=en&user=lozv7bIAAAAJ", "name": "Gerhard W Dueck", "affiliates": [{"name": "University of New Brunswick", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=15414912690033969018"}], "last_updated": "2023/10/31 20:28"}