$date
	Mon Jul 12 17:29:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testebench $end
$var wire 1 ! h30 $end
$var wire 1 " h20 $end
$var wire 1 # h10 $end
$var wire 1 $ done0 $end
$var wire 1 % c30 $end
$var wire 1 & c20 $end
$var wire 1 ' c10 $end
$var reg 1 ( clk0 $end
$var reg 1 ) rst0 $end
$var reg 1 * w0 $end
$scope module FMS $end
$var wire 1 + Y1 $end
$var wire 1 " c1 $end
$var wire 1 ' c2 $end
$var wire 1 % c3 $end
$var wire 1 ( clk $end
$var wire 1 $ done $end
$var wire 1 # h1 $end
$var wire 1 ! h2 $end
$var wire 1 & h3 $end
$var wire 1 ) rst $end
$var wire 1 * w $end
$var wire 1 , Y0 $end
$var reg 1 - y0 $end
$var reg 1 . y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
0*
0)
0(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0%
0'
0!
0#
0,
0$
0"
0&
0+
0.
0-
1)
1(
#2
1,
1*
0)
0(
#3
0,
1+
1-
1(
#4
0(
#5
1%
1'
1!
1#
0,
1.
0-
1(
#6
1,
0(
0*
