ENTITY series IS
    PORT (
	d : in std_logic  ; 
	clk : in std_logic  ; 
	clr : in std_logic  ; 
	q : inout std_logic  ; 
	q1 : inout std_logic  ; 
	q2 : inout std_logic 
    ) ;
END series ;
