Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 764e46bdcb174874bf457a9f8403f21e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestRegBank_unit_behav xil_defaultlib.TestRegBank_unit -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegBank_unit [regbank_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.testregbank_unit
Built simulation snapshot TestRegBank_unit_behav
