transcript on
if ![file isdirectory verilog_libs] {
	file mkdir verilog_libs
}

vlib verilog_libs/altera_ver
vmap altera_ver ./verilog_libs/altera_ver
vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}

vlib verilog_libs/lpm_ver
vmap lpm_ver ./verilog_libs/lpm_ver
vlog -vlog01compat -work lpm_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v}

vlib verilog_libs/sgate_ver
vmap sgate_ver ./verilog_libs/sgate_ver
vlog -vlog01compat -work sgate_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v}

vlib verilog_libs/altera_mf_ver
vmap altera_mf_ver ./verilog_libs/altera_mf_ver
vlog -vlog01compat -work altera_mf_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v}

vlib verilog_libs/altera_lnsim_ver
vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}

vlib verilog_libs/maxii_ver
vmap maxii_ver ./verilog_libs/maxii_ver
vlog -vlog01compat -work maxii_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/maxii_atoms.v}

if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+E:/Multisim\ and\ Quartus/Digital\ and\ Electrical\ Comprehensive\ Experiment/display_sight_test_new_new/src {E:/Multisim and Quartus/Digital and Electrical Comprehensive Experiment/display_sight_test_new_new/src/display_divider.v}
vlog -vlog01compat -work work +incdir+E:/Multisim\ and\ Quartus/Digital\ and\ Electrical\ Comprehensive\ Experiment/display_sight_test_new_new/src {E:/Multisim and Quartus/Digital and Electrical Comprehensive Experiment/display_sight_test_new_new/src/random_num.v}
vlog -vlog01compat -work work +incdir+E:/Multisim\ and\ Quartus/Digital\ and\ Electrical\ Comprehensive\ Experiment/display_sight_test_new_new/src {E:/Multisim and Quartus/Digital and Electrical Comprehensive Experiment/display_sight_test_new_new/src/seg_scan.v}
vlog -vlog01compat -work work +incdir+E:/Multisim\ and\ Quartus/Digital\ and\ Electrical\ Comprehensive\ Experiment/display_sight_test_new_new/src {E:/Multisim and Quartus/Digital and Electrical Comprehensive Experiment/display_sight_test_new_new/src/key_debouce.v}
vlog -vlog01compat -work work +incdir+E:/Multisim\ and\ Quartus/Digital\ and\ Electrical\ Comprehensive\ Experiment/display_sight_test_new_new/src {E:/Multisim and Quartus/Digital and Electrical Comprehensive Experiment/display_sight_test_new_new/src/display_state.v}
vlog -vlog01compat -work work +incdir+E:/Multisim\ and\ Quartus/Digital\ and\ Electrical\ Comprehensive\ Experiment/display_sight_test_new_new/src {E:/Multisim and Quartus/Digital and Electrical Comprehensive Experiment/display_sight_test_new_new/src/display.v}
vlog -vlog01compat -work work +incdir+E:/Multisim\ and\ Quartus/Digital\ and\ Electrical\ Comprehensive\ Experiment/display_sight_test_new_new/src {E:/Multisim and Quartus/Digital and Electrical Comprehensive Experiment/display_sight_test_new_new/src/seg_led.v}

vlog -vlog01compat -work work +incdir+E:/Multisim\ and\ Quartus/Digital\ and\ Electrical\ Comprehensive\ Experiment/display_sight_test_new_new/tb {E:/Multisim and Quartus/Digital and Electrical Comprehensive Experiment/display_sight_test_new_new/tb/display_tb.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  display_tb

add wave *
view structure
view signals
run -all
