# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Project 1.2.srcs/sources_1/imports/Documents/1-InstructionFetchUnit/InstructionMemory.v" \
"../../../../Project 1.2.srcs/sources_1/imports/Documents/1-InstructionFetchUnit/InstructionMemory_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
