# do sim.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:12 on Apr 12,2021
# vlog -reportprogress 300 -work work ../src/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:54:12 on Apr 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:12 on Apr 12,2021
# vlog -reportprogress 300 -work work ../src/dut.v 
# -- Compiling module dut
# 
# Top level modules:
# 	dut
# End time: 14:54:12 on Apr 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:12 on Apr 12,2021
# vlog -reportprogress 300 -work work ../src/dut_system.v 
# -- Compiling module dut_system
# 
# Top level modules:
# 	dut_system
# End time: 14:54:12 on Apr 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:12 on Apr 12,2021
# vlog -reportprogress 300 -work work ../src/testbench.v 
# -- Compiling module dut_testbench
# 
# Top level modules:
# 	dut_testbench
# End time: 14:54:12 on Apr 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim "+notimingchecks" -L work work.dut_testbench -wlf testbench.wlf 
# Start time: 14:54:12 on Apr 12,2021
# Loading work.dut_testbench
# Loading work.dut_system
# Loading work.fifo
# Loading work.dut
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /dut_testbench/fifo_in_file_process File: ../src/testbench.v Line: 152
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Region: /dut_testbench/fifo_out_file_process File: ../src/testbench.v Line: 198
# ** Warning: (vsim-WLF-5000) WLF file currently in use: testbench.wlf
#           File in use by: 12248  Hostname: DESKTOP-M6K10RH  ProcessID: 10808
#           Attempting to use alternate WLF file "./wlftwshe0q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: testbench.wlf
#           Using alternate file: ./wlftwshe0q
# 
# @ 300: Beginning simulation...
# @ 300: Loading file fifo_in.txt...
# @ 300: Loading file fifo_out.txt...
# @ 300: Writing file tb_fifo_out.txt...
# @ 7100: Simulation completed in 68 cycles.
# 
# 
# Total simulation cycle count: 71
# 
# Total warning count: 0
# Total error count: 0
# 
# ** Note: $stop    : ../src/testbench.v(130)
#    Time: 7100 ns  Iteration: 2  Instance: /dut_testbench
# Break in NamedBeginStat tb_process at ../src/testbench.v line 130
# End time: 15:54:09 on Apr 12,2021, Elapsed time: 0:59:57
# Errors: 0, Warnings: 4
