vendor_name = ModelSim
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Comparator_LG_1bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Mux16x1_1bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/LatchD.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Right_Shifter.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Left_Shifter.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/cinext.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/ALU.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/abext.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Tri_State_Gate_16bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Reg_ld.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Reg.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Program_Counter.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Mux4x1_16bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Mux2x1_16bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Inst_Reg.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/FlipflopD.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Decoder_4x16.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Adder_16bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Adder_1bit.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Adder_16bit.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Inst_Reg.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Mux2x1_16bit.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Mux4x1_16bit.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Reg_File.vhdl
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Reg_File.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Reg.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/FlipFlopD.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Mux16x1_1bit.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Right_Shifter.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Left_Shifter.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/Sims/Comparator_LG_1bit.vwf
source_file = 1, C:/Projetos/github/Processador_16_instrucoess/db/Processor_16_Inst.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Comparator_LG_1bit
instance = comp, \il~I , il, Comparator_LG_1bit, 1
instance = comp, \ig~I , ig, Comparator_LG_1bit, 1
instance = comp, \A~I , A, Comparator_LG_1bit, 1
instance = comp, \B~I , B, Comparator_LG_1bit, 1
instance = comp, \e~0 , e~0, Comparator_LG_1bit, 1
instance = comp, \ie~I , ie, Comparator_LG_1bit, 1
instance = comp, \l~0 , l~0, Comparator_LG_1bit, 1
instance = comp, \g~0 , g~0, Comparator_LG_1bit, 1
instance = comp, \e~I , e, Comparator_LG_1bit, 1
instance = comp, \l~I , l, Comparator_LG_1bit, 1
instance = comp, \g~I , g, Comparator_LG_1bit, 1
