/* Generated by Yosys 0.38+88 (git sha1 38f1b0b12, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* top =  1  *)
(* src = "../../cpu_wrapper.v:5.1-87.10" *)
module cpu_wrapper(Data_In, Data_Out, Addr, load_emu, get_emu, clk_emu, clk_dut, clk_LED);
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0000_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0001_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0002_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0003_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0004_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0005_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0006_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0007_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0008_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0009_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0010_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0011_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0012_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0013_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0014_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0015_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0016_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0017_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0018_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0019_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0020_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0021_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0022_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0023_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0024_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0025_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0026_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0027_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0028_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0029_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0030_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0031_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0032_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0033_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0034_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0035_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0036_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0037_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0038_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0039_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0040_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0041_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0042_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0043_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0044_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0045_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0046_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0047_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0048_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0049_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0050_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0051_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0052_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0053_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0054_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0055_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0056_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0057_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0058_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0059_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0060_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0061_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0062_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0063_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0064_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0065_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0066_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0067_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0068_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0069_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0070_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0071_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0072_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0073_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0074_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0075_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0076_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0077_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0078_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0079_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0080_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0081_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0082_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0083_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0084_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0085_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0086_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0087_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0088_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0089_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0090_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0091_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0092_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0093_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0094_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0095_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0096_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0097_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0098_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0099_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0100_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0101_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0102_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0103_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0104_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0105_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0106_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0107_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0108_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0109_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0110_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0111_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0112_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0113_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0114_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0115_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0116_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0117_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0118_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0119_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0120_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0121_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0122_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0123_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0124_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0125_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0126_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0127_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0128_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0129_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0130_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0131_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0132_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0133_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0134_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0135_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0136_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0137_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0138_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0139_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0140_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0141_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0142_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0143_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0144_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0145_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0146_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0147_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0148_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0149_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0150_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0151_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0152_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0153_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0154_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0155_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0156_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0157_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0158_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0159_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0160_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0161_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0162_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0163_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0164_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0165_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0166_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0167_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0168_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0169_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0170_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0171_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0172_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0173_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0174_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0175_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0176_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0177_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0178_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0179_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0180_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0181_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0182_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0183_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0184_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0185_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0186_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0187_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0188_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0189_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0190_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0191_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0192_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0193_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0194_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0195_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0196_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0197_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0198_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0199_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0200_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0201_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0202_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0203_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0204_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0205_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0206_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0207_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0208_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0209_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0210_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0211_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0212_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0213_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0214_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0215_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0216_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0217_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0218_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0219_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0220_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0221_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0222_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0223_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0224_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0225_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0226_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0227_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0228_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0229_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0230_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0231_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0232_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0233_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0234_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0235_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0236_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0237_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0238_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0239_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0240_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0241_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0242_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0243_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0244_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0245_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0246_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0247_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0248_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0249_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0250_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0251_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0252_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0253_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0254_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0255_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0256_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0257_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  (* src = "../../../source/cpu.v:768.1-784.8" *)
  wire _0275_;
  (* src = "../../../source/cpu.v:839.1-848.8" *)
  wire _0276_;
  (* src = "../../../source/cpu.v:823.1-834.31" *)
  wire _0277_;
  (* src = "../../../source/cpu.v:804.1-817.23" *)
  wire _0278_;
  (* src = "../../../source/cpu.v:853.1-863.23" *)
  wire _0279_;
  (* src = "../../../source/cpu.v:790.1-802.8" *)
  wire _0280_;
  (* src = "../../../source/cpu.v:500.1-504.32" *)
  wire _0281_;
  (* src = "../../../source/cpu.v:1270.17-1270.28" *)
  wire _0282_;
  (* src = "../../../source/cpu.v:1271.17-1271.28" *)
  wire _0283_;
  (* src = "../../../source/cpu.v:1272.17-1272.28" *)
  wire _0284_;
  (* src = "../../../source/cpu.v:1273.17-1273.28" *)
  wire _0285_;
  (* src = "../../../source/cpu.v:1274.17-1274.28" *)
  wire _0286_;
  (* src = "../../../source/cpu.v:1275.17-1275.28" *)
  wire _0287_;
  (* src = "../../../source/cpu.v:1276.17-1276.28" *)
  wire _0288_;
  (* src = "../../../source/cpu.v:1277.17-1277.28" *)
  wire _0289_;
  (* src = "../../../source/cpu.v:1278.17-1278.28" *)
  wire _0290_;
  (* src = "../../../source/cpu.v:1146.14-1146.55" *)
  wire _0291_;
  (* src = "../../../source/cpu.v:423.14-424.59" *)
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  (* src = "../../../source/cpu.v:552.25-552.87" *)
  wire _0301_;
  (* src = "../../../source/cpu.v:552.25-552.87" *)
  wire _0302_;
  (* src = "../../../source/cpu.v:552.25-552.87" *)
  wire _0303_;
  (* src = "../../../source/cpu.v:552.25-552.87" *)
  wire _0304_;
  (* src = "../../../source/cpu.v:552.25-552.87" *)
  wire _0305_;
  (* src = "../../../source/cpu.v:552.25-552.87" *)
  wire _0306_;
  (* src = "../../../source/cpu.v:552.25-552.87" *)
  wire _0307_;
  (* src = "../../../source/cpu.v:552.25-552.87" *)
  wire _0308_;
  (* src = "../../../source/ALU.v:116.16-116.29" *)
  wire _0309_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:108.22-108.23" *)
  wire [4:0] _0310_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0311_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0312_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [4:0] _0313_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0314_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0315_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0316_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0317_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [4:0] _0318_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0319_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0320_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 15" *)
  wire [15:0] _0321_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [15:0] _0322_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [15:0] _0323_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _0324_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _0325_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _0326_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0327_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _0328_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _0329_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _0330_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _0331_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0332_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _0333_;
  (* force_downto = 32'd1 *)
  (* src = "../../cpu_wrapper.v:70.20-70.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0334_;
  (* force_downto = 32'd1 *)
  (* src = "../../cpu_wrapper.v:70.20-70.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _0335_;
  (* force_downto = 32'd1 *)
  (* src = "../../cpu_wrapper.v:70.20-70.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [3:0] _0336_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/ALU.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0337_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/ALU.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0338_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/ALU.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0339_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/ALU.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0340_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/ALU.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0341_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/ALU.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0342_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/ALU.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0343_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/ALU.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0344_;
  wire _0345_;
  wire _0346_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [5:0] _0347_;
  (* force_downto = 32'd1 *)
  (* src = "../../cpu_wrapper.v:0.0-0.0|../../cpu_wrapper.v:57.13-62.20|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire [7:0] _0348_;
  wire _0349_;
  wire _0350_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:1217.9-1239.16|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35" *)
  (* unused_bits = "0 1 2 3 4 5 6 16 17 19" *)
  wire [19:0] _0351_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:1217.9-1239.16|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [3:0] _0352_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:1060.9-1079.16|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] _0353_;
  (* force_downto = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:1038.9-1054.16|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] _0354_;
  wire [7:0] _0355_;
  wire [7:0] _0356_;
  wire _0357_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0358_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0359_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0360_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0361_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0362_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0363_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0364_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0365_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0366_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0367_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0368_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0369_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0370_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0371_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0372_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0373_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0374_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0375_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0376_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0377_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0378_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0379_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0380_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0381_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0382_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0383_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0384_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0385_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0386_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0387_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0388_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0389_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0390_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0391_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0392_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0393_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0394_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0395_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0396_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0397_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0398_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0399_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0400_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0401_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0402_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0403_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0404_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0405_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0406_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0407_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0408_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0409_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0410_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0411_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0412_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0413_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0414_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0415_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0416_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0417_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0418_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0419_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0420_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0421_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0422_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0423_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0424_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0425_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0426_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0427_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0428_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0429_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0430_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0431_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0432_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0433_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0434_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0435_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0436_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0437_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0438_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0439_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0440_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0441_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0442_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0443_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0444_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0445_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0446_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0447_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0448_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0449_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0450_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0451_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0452_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0453_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0454_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0455_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0456_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0457_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0458_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0459_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0460_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0461_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0462_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0463_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0464_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0465_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0466_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0467_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0468_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0469_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0470_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0471_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0472_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0473_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0474_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0475_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0476_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0477_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0478_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0479_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0480_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0481_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0482_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0483_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0484_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0485_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0486_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0487_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0488_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0489_;
  (* src = "../../cpu_wrapper.v:13.18-13.20" *)
  wire [15:0] AB;
  (* src = "../../cpu_wrapper.v:8.18-8.22" *)
  input [7:0] Addr;
  wire [7:0] Addr;
  (* src = "../../cpu_wrapper.v:25.17-25.19" *)
  wire [7:0] DI;
  (* src = "../../cpu_wrapper.v:14.18-14.20" *)
  (* unused_bits = "4" *)
  wire [7:0] DO;
  (* src = "../../cpu_wrapper.v:6.18-6.25" *)
  input [7:0] Data_In;
  wire [7:0] Data_In;
  (* src = "../../cpu_wrapper.v:7.18-7.26" *)
  output [7:0] Data_Out;
  wire [7:0] Data_Out;
  (* src = "../../cpu_wrapper.v:28.17-28.20" *)
  wire IRQ;
  (* src = "../../cpu_wrapper.v:29.17-29.20" *)
  wire NMI;
  (* src = "../../cpu_wrapper.v:30.17-30.20" *)
  wire RDY;
  (* src = "../../cpu_wrapper.v:15.18-15.20" *)
  wire WE;
  (* src = "../../cpu_wrapper.v:11.12-11.19" *)
  output clk_LED;
  wire clk_LED;
  (* src = "../../cpu_wrapper.v:10.12-10.19" *)
  input clk_dut;
  wire clk_dut;
  (* src = "../../cpu_wrapper.v:9.31-9.38" *)
  input clk_emu;
  wire clk_emu;
  (* src = "../../cpu_wrapper.v:67.15-67.22" *)
  wire [3:0] counter;
  (* src = "../../cpu_wrapper.v:9.22-9.29" *)
  input get_emu;
  wire get_emu;
  (* src = "../../cpu_wrapper.v:9.12-9.20" *)
  input load_emu;
  wire load_emu;
  (* src = "../../cpu_wrapper.v:23.17-23.22" *)
  wire reset;
  wire [3:0] stimIn_0;
  (* src = "../../cpu_wrapper.v:20.17-20.25" *)
  wire [7:0] stimIn_1;
  (* hdlname = "u_cpu AB" *)
  (* src = "../../../source/cpu.v:24.19-24.21" *)
  wire [15:0] \u_cpu.AB ;
  (* hdlname = "u_cpu ABH" *)
  (* src = "../../../source/cpu.v:38.12-38.15" *)
  wire [7:0] \u_cpu.ABH ;
  (* hdlname = "u_cpu ABL" *)
  (* src = "../../../source/cpu.v:37.12-37.15" *)
  wire [7:0] \u_cpu.ABL ;
  (* hdlname = "u_cpu ADD" *)
  (* src = "../../../source/cpu.v:39.12-39.15" *)
  wire [7:0] \u_cpu.ADD ;
  (* hdlname = "u_cpu ADJH" *)
  (* src = "../../../source/cpu.v:507.11-507.15" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \u_cpu.ADJH ;
  (* hdlname = "u_cpu ADJL" *)
  (* src = "../../../source/cpu.v:506.11-506.15" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \u_cpu.ADJL ;
  (* hdlname = "u_cpu AI" *)
  (* src = "../../../source/cpu.v:61.12-61.14" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] \u_cpu.AI ;
  (* hdlname = "u_cpu ALU AI" *)
  (* src = "../../../source/ALU.v:25.14-25.16" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] \u_cpu.ALU.AI ;
  (* hdlname = "u_cpu ALU AI7" *)
  (* src = "../../../source/ALU.v:44.5-44.8" *)
  wire \u_cpu.ALU.AI7 ;
  (* hdlname = "u_cpu ALU BI7" *)
  (* src = "../../../source/ALU.v:45.5-45.8" *)
  wire \u_cpu.ALU.BI7 ;
  (* hdlname = "u_cpu ALU CO" *)
  (* src = "../../../source/ALU.v:30.9-30.11" *)
  wire \u_cpu.ALU.CO ;
  (* hdlname = "u_cpu ALU HC" *)
  (* src = "../../../source/ALU.v:34.9-34.11" *)
  wire \u_cpu.ALU.HC ;
  (* hdlname = "u_cpu ALU N" *)
  (* src = "../../../source/ALU.v:33.9-33.10" *)
  wire \u_cpu.ALU.N ;
  (* hdlname = "u_cpu ALU OUT" *)
  (* src = "../../../source/ALU.v:29.15-29.18" *)
  wire [7:0] \u_cpu.ALU.OUT ;
  (* hdlname = "u_cpu ALU RDY" *)
  (* src = "../../../source/ALU.v:35.8-35.11" *)
  wire \u_cpu.ALU.RDY ;
  (* hdlname = "u_cpu ALU adder_CI" *)
  (* src = "../../../source/ALU.v:51.6-51.14" *)
  wire \u_cpu.ALU.adder_CI ;
  (* hdlname = "u_cpu ALU clk" *)
  (* src = "../../../source/ALU.v:21.8-21.11" *)
  wire \u_cpu.ALU.clk ;
  (* hdlname = "u_cpu ALU reset" *)
  (* src = "../../../source/ALU.v:22.8-22.13" *)
  wire \u_cpu.ALU.reset ;
  (* hdlname = "u_cpu ALU temp" *)
  (* src = "../../../source/ALU.v:50.12-50.16" *)
  wire [8:0] \u_cpu.ALU.temp ;
  (* hdlname = "u_cpu ALU temp_BI" *)
  (* src = "../../../source/ALU.v:47.11-47.18" *)
  (* unused_bits = "0 1 2 3" *)
  wire [7:0] \u_cpu.ALU.temp_BI ;
  (* hdlname = "u_cpu ALU temp_HC" *)
  (* src = "../../../source/ALU.v:89.6-89.13" *)
  wire \u_cpu.ALU.temp_HC ;
  (* hdlname = "u_cpu ALU temp_h" *)
  (* src = "../../../source/ALU.v:49.11-49.17" *)
  wire [4:0] \u_cpu.ALU.temp_h ;
  (* hdlname = "u_cpu ALU temp_l" *)
  (* src = "../../../source/ALU.v:48.11-48.17" *)
  wire [4:0] \u_cpu.ALU.temp_l ;
  (* hdlname = "u_cpu ALU temp_logic" *)
  (* src = "../../../source/ALU.v:46.11-46.21" *)
  (* unused_bits = "4 5 6 7" *)
  wire [8:0] \u_cpu.ALU.temp_logic ;
  (* hdlname = "u_cpu AN" *)
  (* src = "../../../source/cpu.v:58.6-58.8" *)
  wire \u_cpu.AN ;
  (* hdlname = "u_cpu AXYS[0]" *)
  (* src = "../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[0] ;
  (* hdlname = "u_cpu AXYS[1]" *)
  (* src = "../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[1] ;
  (* hdlname = "u_cpu AXYS[2]" *)
  (* src = "../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[2] ;
  (* hdlname = "u_cpu AXYS[3]" *)
  (* src = "../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[3] ;
  (* hdlname = "u_cpu C" *)
  (* src = "../../../source/cpu.v:50.6-50.7" *)
  wire \u_cpu.C ;
  (* hdlname = "u_cpu CO" *)
  (* src = "../../../source/cpu.v:68.6-68.8" *)
  wire \u_cpu.CO ;
  (* hdlname = "u_cpu D" *)
  (* src = "../../../source/cpu.v:53.6-53.7" *)
  wire \u_cpu.D ;
  (* hdlname = "u_cpu DI" *)
  (* src = "../../../source/cpu.v:25.13-25.15" *)
  wire [7:0] \u_cpu.DI ;
  (* hdlname = "u_cpu DIHOLD" *)
  (* src = "../../../source/cpu.v:41.12-41.18" *)
  wire [7:0] \u_cpu.DIHOLD ;
  (* hdlname = "u_cpu DIMUX" *)
  (* src = "../../../source/cpu.v:43.12-43.17" *)
  wire [7:0] \u_cpu.DIMUX ;
  (* hdlname = "u_cpu DO" *)
  (* src = "../../../source/cpu.v:26.14-26.16" *)
  (* unused_bits = "4" *)
  wire [7:0] \u_cpu.DO ;
  (* hdlname = "u_cpu HC" *)
  (* src = "../../../source/cpu.v:59.6-59.8" *)
  wire \u_cpu.HC ;
  (* hdlname = "u_cpu I" *)
  (* src = "../../../source/cpu.v:52.6-52.7" *)
  wire \u_cpu.I ;
  (* hdlname = "u_cpu IR" *)
  (* src = "../../../source/cpu.v:64.12-64.14" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [7:0] \u_cpu.IR ;
  (* hdlname = "u_cpu IRHOLD" *)
  (* src = "../../../source/cpu.v:45.12-45.18" *)
  wire [7:0] \u_cpu.IRHOLD ;
  (* hdlname = "u_cpu IRHOLD_valid" *)
  (* src = "../../../source/cpu.v:46.6-46.18" *)
  wire \u_cpu.IRHOLD_valid ;
  (* hdlname = "u_cpu IRQ" *)
  (* src = "../../../source/cpu.v:28.7-28.10" *)
  wire \u_cpu.IRQ ;
  (* hdlname = "u_cpu N" *)
  (* src = "../../../source/cpu.v:55.6-55.7" *)
  wire \u_cpu.N ;
  (* hdlname = "u_cpu NMI" *)
  (* src = "../../../source/cpu.v:29.7-29.10" *)
  wire \u_cpu.NMI ;
  (* hdlname = "u_cpu NMI_1" *)
  (* src = "../../../source/cpu.v:1301.5-1301.10" *)
  wire \u_cpu.NMI_1 ;
  (* hdlname = "u_cpu NMI_edge" *)
  (* src = "../../../source/cpu.v:72.5-72.13" *)
  wire \u_cpu.NMI_edge ;
  (* hdlname = "u_cpu P" *)
  (* src = "../../../source/cpu.v:95.12-95.13" *)
  wire [7:0] \u_cpu.P ;
  (* hdlname = "u_cpu PC" *)
  (* src = "../../../source/cpu.v:36.13-36.15" *)
  wire [15:0] \u_cpu.PC ;
  (* hdlname = "u_cpu PCH" *)
  (* src = "../../../source/cpu.v:69.12-69.15" *)
  wire [7:0] \u_cpu.PCH ;
  (* hdlname = "u_cpu PCL" *)
  (* src = "../../../source/cpu.v:70.12-70.15" *)
  wire [7:0] \u_cpu.PCL ;
  (* hdlname = "u_cpu PC_inc" *)
  (* src = "../../../source/cpu.v:107.5-107.11" *)
  wire \u_cpu.PC_inc ;
  (* hdlname = "u_cpu PC_temp" *)
  (* src = "../../../source/cpu.v:108.12-108.19" *)
  (* unused_bits = "0" *)
  wire [15:0] \u_cpu.PC_temp ;
  (* hdlname = "u_cpu RDY" *)
  (* src = "../../../source/cpu.v:30.7-30.10" *)
  wire \u_cpu.RDY ;
  (* hdlname = "u_cpu V" *)
  (* src = "../../../source/cpu.v:54.6-54.7" *)
  wire \u_cpu.V ;
  (* hdlname = "u_cpu WE" *)
  (* src = "../../../source/cpu.v:27.8-27.10" *)
  wire \u_cpu.WE ;
  (* hdlname = "u_cpu Z" *)
  (* src = "../../../source/cpu.v:51.6-51.7" *)
  wire \u_cpu.Z ;
  (* hdlname = "u_cpu adc_bcd" *)
  (* src = "../../../source/cpu.v:130.5-130.12" *)
  wire \u_cpu.adc_bcd ;
  (* hdlname = "u_cpu adc_sbc" *)
  (* src = "../../../source/cpu.v:119.5-119.12" *)
  wire \u_cpu.adc_sbc ;
  (* hdlname = "u_cpu adj_bcd" *)
  (* src = "../../../source/cpu.v:131.5-131.12" *)
  wire \u_cpu.adj_bcd ;
  (* hdlname = "u_cpu backwards" *)
  (* src = "../../../source/cpu.v:123.5-123.14" *)
  wire \u_cpu.backwards ;
  (* hdlname = "u_cpu bit_ins" *)
  (* src = "../../../source/cpu.v:137.5-137.12" *)
  wire \u_cpu.bit_ins ;
  (* hdlname = "u_cpu clc" *)
  (* src = "../../../source/cpu.v:140.5-140.8" *)
  wire \u_cpu.clc ;
  (* hdlname = "u_cpu cld" *)
  (* src = "../../../source/cpu.v:142.5-142.8" *)
  wire \u_cpu.cld ;
  (* hdlname = "u_cpu cli" *)
  (* src = "../../../source/cpu.v:144.5-144.8" *)
  wire \u_cpu.cli ;
  (* hdlname = "u_cpu clk" *)
  (* src = "../../../source/cpu.v:22.7-22.10" *)
  wire \u_cpu.clk ;
  (* hdlname = "u_cpu clv" *)
  (* src = "../../../source/cpu.v:146.5-146.8" *)
  wire \u_cpu.clv ;
  (* hdlname = "u_cpu compare" *)
  (* src = "../../../source/cpu.v:120.5-120.12" *)
  wire \u_cpu.compare ;
  (* hdlname = "u_cpu cond_code" *)
  (* src = "../../../source/cpu.v:125.11-125.20" *)
  wire [2:0] \u_cpu.cond_code ;
  (* hdlname = "u_cpu dst_reg" *)
  (* src = "../../../source/cpu.v:111.11-111.18" *)
  wire [1:0] \u_cpu.dst_reg ;
  (* hdlname = "u_cpu inc" *)
  (* src = "../../../source/cpu.v:115.5-115.8" *)
  wire \u_cpu.inc ;
  (* hdlname = "u_cpu index_y" *)
  (* src = "../../../source/cpu.v:113.5-113.12" *)
  wire \u_cpu.index_y ;
  (* hdlname = "u_cpu load_only" *)
  (* src = "../../../source/cpu.v:117.5-117.14" *)
  wire \u_cpu.load_only ;
  (* hdlname = "u_cpu load_reg" *)
  (* src = "../../../source/cpu.v:114.5-114.13" *)
  wire \u_cpu.load_reg ;
  (* hdlname = "u_cpu op" *)
  (* src = "../../../source/cpu.v:128.11-128.13" *)
  wire [3:0] \u_cpu.op ;
  (* hdlname = "u_cpu php" *)
  (* src = "../../../source/cpu.v:139.5-139.8" *)
  wire \u_cpu.php ;
  (* hdlname = "u_cpu plp" *)
  (* src = "../../../source/cpu.v:138.5-138.8" *)
  wire \u_cpu.plp ;
  (* hdlname = "u_cpu res" *)
  (* src = "../../../source/cpu.v:150.5-150.8" *)
  wire \u_cpu.res ;
  (* hdlname = "u_cpu reset" *)
  (* src = "../../../source/cpu.v:23.7-23.12" *)
  wire \u_cpu.reset ;
  (* hdlname = "u_cpu rotate" *)
  (* src = "../../../source/cpu.v:122.5-122.11" *)
  wire \u_cpu.rotate ;
  (* hdlname = "u_cpu sec" *)
  (* src = "../../../source/cpu.v:141.5-141.8" *)
  wire \u_cpu.sec ;
  (* hdlname = "u_cpu sed" *)
  (* src = "../../../source/cpu.v:143.5-143.8" *)
  wire \u_cpu.sed ;
  (* hdlname = "u_cpu sei" *)
  (* src = "../../../source/cpu.v:145.5-145.8" *)
  wire \u_cpu.sei ;
  (* hdlname = "u_cpu shift" *)
  (* src = "../../../source/cpu.v:121.5-121.10" *)
  wire \u_cpu.shift ;
  (* hdlname = "u_cpu shift_right" *)
  (* src = "../../../source/cpu.v:126.5-126.16" *)
  wire \u_cpu.shift_right ;
  (* hdlname = "u_cpu src_reg" *)
  (* src = "../../../source/cpu.v:110.11-110.18" *)
  wire [1:0] \u_cpu.src_reg ;
  wire [5:0] \u_cpu.state ;
  (* hdlname = "u_cpu store" *)
  (* src = "../../../source/cpu.v:118.5-118.10" *)
  wire \u_cpu.store ;
  (* hdlname = "u_cpu write_back" *)
  (* src = "../../../source/cpu.v:116.5-116.15" *)
  wire \u_cpu.write_back ;
  (* src = "../../cpu_wrapper.v:21.17-21.26" *)
  wire [7:0] vectOut_0;
  (* src = "../../cpu_wrapper.v:21.28-21.37" *)
  wire [7:0] vectOut_1;
  (* src = "../../cpu_wrapper.v:21.39-21.48" *)
  wire [7:0] vectOut_2;
  (* src = "../../cpu_wrapper.v:21.50-21.59" *)
  wire [7:0] vectOut_3;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0490_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [2]),
    .O(_0371_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0491_ (
    .I0(\u_cpu.DIHOLD [7]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0492_ (
    .I0(DI[7]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0493_ (
    .I0(_0002_),
    .I1(_0003_),
    .O(_0000_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0494_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [7]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0495_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [7]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0496_ (
    .I0(_0004_),
    .I1(_0005_),
    .O(_0001_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0497_ (
    .I0(_0000_),
    .I1(_0001_),
    .O(\u_cpu.IR [7]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0498_ (
    .I0(\u_cpu.DIHOLD [6]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0499_ (
    .I0(DI[6]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0500_ (
    .I0(_0008_),
    .I1(_0009_),
    .O(_0006_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0501_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [6]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0502_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [6]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0503_ (
    .I0(_0010_),
    .I1(_0011_),
    .O(_0007_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0504_ (
    .I0(_0006_),
    .I1(_0007_),
    .O(\u_cpu.IR [6]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0505_ (
    .I0(\u_cpu.DIHOLD [5]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0506_ (
    .I0(DI[5]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0507_ (
    .I0(_0014_),
    .I1(_0015_),
    .O(_0012_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0508_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [5]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0509_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [5]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0510_ (
    .I0(_0016_),
    .I1(_0017_),
    .O(_0013_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0511_ (
    .I0(_0012_),
    .I1(_0013_),
    .O(\u_cpu.IR [5]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0512_ (
    .I0(_0390_[1]),
    .I1(\u_cpu.IR [6]),
    .O(_0351_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0513_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0376_[0]),
    .O(_0390_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0514_ (
    .I0(_0057_[7]),
    .I1(_0057_[2]),
    .O(_0376_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0515_ (
    .I0(\u_cpu.DIHOLD [0]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0516_ (
    .I0(DI[0]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0517_ (
    .I0(_0020_),
    .I1(_0021_),
    .O(_0018_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0518_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [0]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0519_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [0]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0520_ (
    .I0(_0022_),
    .I1(_0023_),
    .O(_0019_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0521_ (
    .I0(_0018_),
    .I1(_0019_),
    .O(_0057_[7]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0522_ (
    .I0(\u_cpu.DIHOLD [1]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0523_ (
    .I0(DI[1]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0524_ (
    .I0(_0026_),
    .I1(_0027_),
    .O(_0024_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0525_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [1]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0526_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [1]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0527_ (
    .I0(_0028_),
    .I1(_0029_),
    .O(_0025_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0528_ (
    .I0(_0024_),
    .I1(_0025_),
    .O(_0057_[2]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0529_ (
    .I0(_0202_[0]),
    .I1(_0137_[3]),
    .I2(_0057_[5]),
    .O(_0351_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _0530_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [6]),
    .I2(_0057_[0]),
    .I3(\u_cpu.IR [5]),
    .O(_0202_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0531_ (
    .I0(\u_cpu.DIHOLD [4]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0532_ (
    .I0(DI[4]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0533_ (
    .I0(_0032_),
    .I1(_0033_),
    .O(_0030_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0534_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [4]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0535_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [4]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0536_ (
    .I0(_0034_),
    .I1(_0035_),
    .O(_0031_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0537_ (
    .I0(_0030_),
    .I1(_0031_),
    .O(_0057_[0]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0538_ (
    .I0(_0057_[7]),
    .I1(_0057_[2]),
    .O(_0137_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0539_ (
    .I0(\u_cpu.DIHOLD [2]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0540_ (
    .I0(DI[2]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0541_ (
    .I0(_0038_),
    .I1(_0039_),
    .O(_0036_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0542_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [2]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0543_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [2]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0544_ (
    .I0(_0040_),
    .I1(_0041_),
    .O(_0037_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0545_ (
    .I0(_0036_),
    .I1(_0037_),
    .O(_0057_[5]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4278124288)
  ) _0546_ (
    .I0(\u_cpu.sed ),
    .I1(\u_cpu.cld ),
    .I2(\u_cpu.plp ),
    .I3(_0373_[0]),
    .I4(_0371_[1]),
    .O(_0271_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1073741824)
  ) _0547_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(_0372_[3]),
    .I4(\u_cpu.state [0]),
    .O(_0373_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0548_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [5]),
    .O(_0372_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4f)
  ) _0549_ (
    .I0(\u_cpu.NMI_1 ),
    .I1(NMI),
    .I2(_0395_[2]),
    .O(_0259_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _0550_ (
    .I0(_0375_[3]),
    .I1(\u_cpu.NMI_edge ),
    .O(_0395_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _0551_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [3]),
    .O(_0375_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _0552_ (
    .I0(_0206_[3]),
    .I1(_0416_[1]),
    .O(_0417_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _0553_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [4]),
    .O(_0206_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0554_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [5]),
    .O(_0416_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0555_ (
    .I0(reset),
    .I1(_0422_[1]),
    .O(_0274_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0556_ (
    .I0(_0417_[0]),
    .I1(RDY),
    .O(_0422_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _0557_ (
    .I0(_0422_[1]),
    .I1(_0171_[3]),
    .O(_0273_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0558_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [3]),
    .O(_0042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0559_ (
    .I0(1'h0),
    .I1(_0042_),
    .O(_0171_[3]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65279)
  ) _0560_ (
    .I0(\u_cpu.plp ),
    .I1(\u_cpu.clv ),
    .I2(\u_cpu.adc_sbc ),
    .I3(_0371_[1]),
    .I4(_0398_[4]),
    .O(_0272_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0007)
  ) _0561_ (
    .I0(\u_cpu.bit_ins ),
    .I1(_0175_[1]),
    .I2(_0373_[0]),
    .I3(_0371_[1]),
    .O(_0398_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _0562_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [3]),
    .O(_0175_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfff8)
  ) _0563_ (
    .I0(\u_cpu.shift ),
    .I1(_0359_[0]),
    .I2(_0393_[2]),
    .I3(_0373_[0]),
    .O(_0267_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0564_ (
    .I0(_0358_[0]),
    .I1(\u_cpu.state [5]),
    .O(_0359_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd268435456)
  ) _0565_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .O(_0358_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000feff00000000)
  ) _0566_ (
    .I0(\u_cpu.plp ),
    .I1(\u_cpu.sec ),
    .I2(\u_cpu.clc ),
    .I3(_0392_[3]),
    .I4(\u_cpu.write_back ),
    .I5(_0371_[1]),
    .O(_0393_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _0567_ (
    .I0(\u_cpu.adc_sbc ),
    .I1(\u_cpu.shift ),
    .I2(\u_cpu.compare ),
    .O(_0392_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _0568_ (
    .I0(_0389_[0]),
    .I1(_0367_[4]),
    .I2(_0073_[7]),
    .I3(RDY),
    .O(_0266_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7000)
  ) _0569_ (
    .I0(\u_cpu.load_reg ),
    .I1(_0374_[5]),
    .I2(_0380_[2]),
    .I3(_0380_[3]),
    .O(_0389_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hefff)
  ) _0570_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(_0372_[3]),
    .O(_0380_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0571_ (
    .I0(\u_cpu.plp ),
    .I1(_0371_[1]),
    .O(_0374_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbeeffbffffffffff)
  ) _0572_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0380_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0573_ (
    .I0(_0073_[4]),
    .I1(_0073_[5]),
    .O(_0367_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haa8aa8aaa2aa8a8a)
  ) _0574_ (
    .I0(\u_cpu.src_reg [0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [4]),
    .O(_0043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haa2aaa02aa8a8020)
  ) _0575_ (
    .I0(\u_cpu.src_reg [0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [4]),
    .O(_0044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0576_ (
    .I0(_0043_),
    .I1(_0044_),
    .O(_0073_[4]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4282320127)
  ) _0577_ (
    .I0(\u_cpu.dst_reg [0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .O(_0047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4244621261)
  ) _0578_ (
    .I0(\u_cpu.index_y ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .O(_0048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0579_ (
    .I0(_0047_),
    .I1(_0048_),
    .O(_0045_),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294964191)
  ) _0580_ (
    .I0(\u_cpu.index_y ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .O(_0049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4093505791)
  ) _0581_ (
    .I0(\u_cpu.index_y ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .O(_0050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0582_ (
    .I0(_0049_),
    .I1(_0050_),
    .O(_0046_),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0583_ (
    .I0(_0045_),
    .I1(_0046_),
    .O(_0073_[5]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hccc0ffff004c3c7f)
  ) _0584_ (
    .I0(\u_cpu.dst_reg [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.src_reg [1]),
    .I5(\u_cpu.state [4]),
    .O(_0053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2163155199)
  ) _0585_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.src_reg [1]),
    .I4(\u_cpu.state [4]),
    .O(_0054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0586_ (
    .I0(_0053_),
    .I1(_0054_),
    .O(_0051_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd16661247)
  ) _0587_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.src_reg [1]),
    .I4(\u_cpu.state [4]),
    .O(_0055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd16712959)
  ) _0588_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.src_reg [1]),
    .I4(\u_cpu.state [4]),
    .O(_0056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0589_ (
    .I0(_0055_),
    .I1(_0056_),
    .O(_0052_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0590_ (
    .I0(_0051_),
    .I1(_0052_),
    .O(_0073_[7]),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000eeee0000ff0f)
  ) _0591_ (
    .I0(\u_cpu.sei ),
    .I1(\u_cpu.cli ),
    .I2(_0375_[2]),
    .I3(_0375_[3]),
    .I4(_0374_[5]),
    .I5(_0375_[5]),
    .O(_0270_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0592_ (
    .I0(_0373_[0]),
    .I1(_0371_[1]),
    .O(_0375_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _0593_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [2]),
    .I4(_0372_[3]),
    .O(_0375_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _0594_ (
    .I0(_0421_[0]),
    .I1(_0421_[2]),
    .I2(_0421_[1]),
    .O(_0261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0595_ (
    .I0(_0420_[0]),
    .I1(_0420_[1]),
    .I2(_0401_[1]),
    .I3(_0401_[0]),
    .I4(_0420_[4]),
    .I5(_0420_[5]),
    .O(_0421_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0596_ (
    .I0(_0419_[0]),
    .I1(_0419_[1]),
    .O(_0420_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0597_ (
    .I0(_0418_[0]),
    .I1(_0418_[1]),
    .O(_0420_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0598_ (
    .I0(_0421_[0]),
    .I1(_0421_[1]),
    .I2(_0421_[2]),
    .O(_0262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff0f2202ff0fff0f)
  ) _0599_ (
    .I0(\u_cpu.load_reg ),
    .I1(_0374_[1]),
    .I2(_0398_[4]),
    .I3(_0359_[0]),
    .I4(\u_cpu.compare ),
    .I5(_0374_[5]),
    .O(_0269_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0600_ (
    .I0(_0367_[4]),
    .I1(_0073_[7]),
    .O(_0374_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _0601_ (
    .I0(_0389_[0]),
    .I1(_0367_[4]),
    .I2(_0073_[7]),
    .I3(RDY),
    .O(_0263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _0602_ (
    .I0(_0389_[0]),
    .I1(_0073_[7]),
    .I2(_0367_[4]),
    .I3(RDY),
    .O(_0264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h04)
  ) _0603_ (
    .I0(_0057_[0]),
    .I1(_0057_[4]),
    .I2(_0057_[5]),
    .O(_0060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3300330035771100)
  ) _0604_ (
    .I0(_0057_[0]),
    .I1(\u_cpu.IR [6]),
    .I2(_0057_[2]),
    .I3(\u_cpu.IR [5]),
    .I4(_0057_[4]),
    .I5(_0057_[5]),
    .O(_0061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0605_ (
    .I0(_0060_),
    .I1(_0061_),
    .O(_0058_),
    .S(\u_cpu.IR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _0606_ (
    .I0(_0057_[2]),
    .O(_0062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0607_ (
    .I0(_0057_[2]),
    .I1(\u_cpu.IR [5]),
    .O(_0063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0608_ (
    .I0(_0062_),
    .I1(_0063_),
    .O(_0059_),
    .S(\u_cpu.IR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0609_ (
    .I0(_0058_),
    .I1(_0059_),
    .O(_0300_),
    .S(_0057_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0610_ (
    .I0(\u_cpu.DIHOLD [3]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h008a)
  ) _0611_ (
    .I0(DI[3]),
    .I1(\u_cpu.I ),
    .I2(IRQ),
    .I3(\u_cpu.NMI_edge ),
    .O(_0067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0612_ (
    .I0(_0066_),
    .I1(_0067_),
    .O(_0064_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0613_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [3]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h00b0)
  ) _0614_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD [3]),
    .I3(\u_cpu.NMI_edge ),
    .O(_0069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0615_ (
    .I0(_0068_),
    .I1(_0069_),
    .O(_0065_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0616_ (
    .I0(_0064_),
    .I1(_0065_),
    .O(_0057_[4]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h88880000ff00f000)
  ) _0617_ (
    .I0(_0377_[0]),
    .I1(_0376_[0]),
    .I2(_0057_[4]),
    .I3(_0379_[2]),
    .I4(_0057_[0]),
    .I5(_0057_[5]),
    .O(_0299_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0618_ (
    .I0(_0057_[2]),
    .I1(_0057_[7]),
    .O(_0379_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0619_ (
    .I0(\u_cpu.IR [6]),
    .I1(\u_cpu.IR [7]),
    .O(_0377_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd50987008)
  ) _0620_ (
    .I0(_0057_[5]),
    .I1(_0057_[2]),
    .I2(\u_cpu.IR [5]),
    .I3(_0057_[7]),
    .I4(_0377_[0]),
    .O(_0298_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0621_ (
    .I0(_0377_[0]),
    .I1(_0377_[1]),
    .O(_0297_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0622_ (
    .I0(_0376_[0]),
    .I1(_0057_[5]),
    .O(_0377_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4098097152)
  ) _0623_ (
    .I0(_0057_[0]),
    .I1(_0137_[1]),
    .I2(_0377_[1]),
    .I3(\u_cpu.IR [5]),
    .I4(_0378_[1]),
    .O(_0296_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0100)
  ) _0624_ (
    .I0(_0057_[7]),
    .I1(_0057_[2]),
    .I2(_0057_[5]),
    .I3(_0057_[4]),
    .O(_0137_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0625_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [6]),
    .O(_0378_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0626_ (
    .I0(_0390_[0]),
    .I1(_0390_[1]),
    .O(_0295_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0627_ (
    .I0(_0057_[5]),
    .I1(_0057_[4]),
    .O(_0390_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4282384384)
  ) _0628_ (
    .I0(\u_cpu.IR [5]),
    .I1(\u_cpu.IR [7]),
    .I2(_0379_[2]),
    .I3(_0379_[3]),
    .I4(_0352_[2]),
    .O(_0294_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0629_ (
    .I0(_0137_[3]),
    .I1(_0378_[1]),
    .O(_0379_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0630_ (
    .I0(_0057_[5]),
    .I1(_0057_[4]),
    .O(_0385_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0631_ (
    .I0(_0390_[0]),
    .I1(_0390_[1]),
    .I2(\u_cpu.IR [5]),
    .O(_0293_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0632_ (
    .I0(_0389_[0]),
    .I1(_0374_[1]),
    .I2(RDY),
    .O(_0265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f0f020f0f0f0f)
  ) _0633_ (
    .I0(\u_cpu.load_reg ),
    .I1(_0374_[1]),
    .I2(_0374_[2]),
    .I3(\u_cpu.bit_ins ),
    .I4(\u_cpu.compare ),
    .I5(_0374_[5]),
    .O(_0268_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _0634_ (
    .I0(_0373_[0]),
    .I1(_0359_[0]),
    .I2(_0371_[1]),
    .O(_0374_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0635_ (
    .I0(_0401_[0]),
    .I1(_0401_[1]),
    .O(_0260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0636_ (
    .I0(_0377_[0]),
    .I1(\u_cpu.IR [5]),
    .O(_0411_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0637_ (
    .I0(_0379_[2]),
    .I1(\u_cpu.IR [6]),
    .I2(\u_cpu.IR [5]),
    .O(_0487_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0638_ (
    .I0(_0379_[3]),
    .I1(_0386_[0]),
    .O(_0290_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0639_ (
    .I0(_0385_[0]),
    .I1(\u_cpu.IR [5]),
    .I2(_0057_[0]),
    .O(_0386_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0640_ (
    .I0(_0379_[3]),
    .I1(_0399_[1]),
    .O(_0289_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _0641_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0057_[5]),
    .I2(_0057_[0]),
    .I3(_0057_[4]),
    .O(_0399_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0642_ (
    .I0(_0411_[0]),
    .I1(_0137_[1]),
    .I2(_0057_[0]),
    .O(_0288_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0643_ (
    .I0(_0386_[0]),
    .I1(_0410_[1]),
    .O(_0287_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0644_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0137_[3]),
    .I2(\u_cpu.IR [6]),
    .O(_0410_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0645_ (
    .I0(_0410_[1]),
    .I1(_0399_[1]),
    .O(_0286_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0646_ (
    .I0(_0386_[0]),
    .I1(_0386_[1]),
    .O(_0285_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _0647_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [6]),
    .I2(_0137_[3]),
    .O(_0386_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0648_ (
    .I0(_0202_[0]),
    .I1(_0137_[1]),
    .O(_0284_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0649_ (
    .I0(_0386_[1]),
    .I1(_0399_[1]),
    .O(_0283_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0650_ (
    .I0(\u_cpu.IR [6]),
    .I1(_0171_[2]),
    .I2(_0137_[1]),
    .O(_0282_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _0651_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [5]),
    .I2(_0057_[0]),
    .O(_0171_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0652_ (
    .I0(_0408_[0]),
    .I1(RDY),
    .O(_0291_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294901759)
  ) _0653_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .O(_0408_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0654_ (
    .I0(_0400_[0]),
    .I1(RDY),
    .O(_0292_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffcc00000070000)
  ) _0655_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0400_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _0656_ (
    .I0(_0403_[4]),
    .I1(_0407_[1]),
    .I2(_0407_[2]),
    .O(\u_cpu.ALU.temp_BI [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153fffffeac0)
  ) _0657_ (
    .I0(\u_cpu.DIMUX [4]),
    .I1(_0403_[1]),
    .I2(\u_cpu.PC [4]),
    .I3(_0403_[3]),
    .I4(_0403_[4]),
    .I5(_0403_[5]),
    .O(_0407_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd196804608)
  ) _0658_ (
    .I0(_0384_[0]),
    .I1(\u_cpu.op [2]),
    .I2(\u_cpu.backwards ),
    .I3(_0363_[0]),
    .I4(_0402_[4]),
    .O(_0403_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffbf3f8ffff)
  ) _0659_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [5]),
    .O(_0402_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0660_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [1]),
    .O(_0363_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffefffbfffff)
  ) _0661_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [5]),
    .O(_0384_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0662_ (
    .I0(_0384_[0]),
    .I1(\u_cpu.op [3]),
    .O(_0403_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0663_ (
    .I0(\u_cpu.DIHOLD [4]),
    .I1(DI[4]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0664_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [2]),
    .O(_0403_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfcf5fffff658091b)
  ) _0665_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0403_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hc5cc)
  ) _0666_ (
    .I0(_0070_[0]),
    .I1(_0070_[3]),
    .I2(_0070_[4]),
    .I3(_0070_[5]),
    .O(_0071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _0667_ (
    .I0(_0070_[1]),
    .I1(_0070_[2]),
    .O(_0072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0668_ (
    .I0(_0071_),
    .I1(_0072_),
    .O(_0407_[1]),
    .S(_0070_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0669_ (
    .I0(_0384_[0]),
    .I1(\u_cpu.shift_right ),
    .O(_0070_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0670_ (
    .I0(\u_cpu.AXYS[2] [5]),
    .I1(\u_cpu.AXYS[3] [5]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0671_ (
    .I0(_0076_),
    .I1(1'h0),
    .O(_0074_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0672_ (
    .I0(\u_cpu.AXYS[0] [5]),
    .I1(\u_cpu.AXYS[1] [5]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0673_ (
    .I0(_0077_),
    .I1(1'h0),
    .O(_0075_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0674_ (
    .I0(_0074_),
    .I1(_0075_),
    .O(_0070_[2]),
    .S(_0073_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4224708507)
  ) _0675_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .O(_0078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffbff03cf3c)
  ) _0676_ (
    .I0(\u_cpu.load_only ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [0]),
    .O(_0079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0677_ (
    .I0(_0078_),
    .I1(_0079_),
    .O(_0073_[6]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0678_ (
    .I0(_0406_[0]),
    .I1(\u_cpu.ALU.OUT [5]),
    .I2(_0363_[0]),
    .I3(\u_cpu.ABH [5]),
    .I4(_0406_[4]),
    .I5(\u_cpu.DIMUX [5]),
    .O(_0070_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0679_ (
    .I0(\u_cpu.DIHOLD [5]),
    .I1(DI[5]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffefffffffff)
  ) _0680_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [0]),
    .O(_0406_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfdd6fffdff3fffff)
  ) _0681_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0406_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0682_ (
    .I0(\u_cpu.AXYS[2] [4]),
    .I1(\u_cpu.AXYS[3] [4]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0683_ (
    .I0(_0082_),
    .I1(1'h0),
    .O(_0080_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0684_ (
    .I0(\u_cpu.AXYS[0] [4]),
    .I1(\u_cpu.AXYS[1] [4]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0685_ (
    .I0(_0083_),
    .I1(1'h0),
    .O(_0081_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0686_ (
    .I0(_0080_),
    .I1(_0081_),
    .O(_0070_[4]),
    .S(_0073_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0687_ (
    .I0(_0406_[0]),
    .I1(\u_cpu.ALU.OUT [4]),
    .I2(_0363_[0]),
    .I3(\u_cpu.ABH [4]),
    .I4(_0406_[4]),
    .I5(\u_cpu.DIMUX [4]),
    .O(_0070_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0688_ (
    .I0(\u_cpu.DIMUX [4]),
    .I1(_0403_[3]),
    .I2(_0404_[2]),
    .O(_0070_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16)
  ) _0689_ (
    .I0(\u_cpu.op [0]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [5]),
    .O(_0404_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd8404864)
  ) _0690_ (
    .I0(_0404_[2]),
    .I1(\u_cpu.DIMUX [4]),
    .I2(_0403_[3]),
    .I3(_0405_[3]),
    .I4(_0103_[5]),
    .O(_0070_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0004010000004000)
  ) _0691_ (
    .I0(\u_cpu.op [1]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [5]),
    .O(_0405_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0692_ (
    .I0(\u_cpu.op [0]),
    .I1(\u_cpu.op [1]),
    .O(_0103_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _0693_ (
    .I0(_0403_[4]),
    .I1(_0409_[1]),
    .I2(_0409_[2]),
    .O(\u_cpu.ALU.temp_BI [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153fffffeac0)
  ) _0694_ (
    .I0(\u_cpu.DIMUX [5]),
    .I1(_0403_[1]),
    .I2(\u_cpu.PC [5]),
    .I3(_0403_[3]),
    .I4(_0403_[4]),
    .I5(_0403_[5]),
    .O(_0409_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hc5cc)
  ) _0695_ (
    .I0(_0084_[0]),
    .I1(_0084_[3]),
    .I2(_0070_[2]),
    .I3(_0070_[1]),
    .O(_0085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _0696_ (
    .I0(_0084_[1]),
    .I1(_0084_[2]),
    .O(_0086_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0697_ (
    .I0(_0085_),
    .I1(_0086_),
    .O(_0409_[1]),
    .S(_0070_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0698_ (
    .I0(\u_cpu.AXYS[2] [6]),
    .I1(\u_cpu.AXYS[3] [6]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0699_ (
    .I0(_0089_),
    .I1(1'h0),
    .O(_0087_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0700_ (
    .I0(\u_cpu.AXYS[0] [6]),
    .I1(\u_cpu.AXYS[1] [6]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0090_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0701_ (
    .I0(_0090_),
    .I1(1'h0),
    .O(_0088_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0702_ (
    .I0(_0087_),
    .I1(_0088_),
    .O(_0084_[2]),
    .S(_0073_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0703_ (
    .I0(_0406_[0]),
    .I1(\u_cpu.ALU.OUT [6]),
    .I2(_0363_[0]),
    .I3(\u_cpu.ABH [6]),
    .I4(_0406_[4]),
    .I5(\u_cpu.DIMUX [6]),
    .O(_0084_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0704_ (
    .I0(\u_cpu.DIHOLD [6]),
    .I1(DI[6]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0705_ (
    .I0(\u_cpu.DIMUX [5]),
    .I1(_0403_[3]),
    .I2(_0404_[2]),
    .O(_0084_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd8404864)
  ) _0706_ (
    .I0(_0404_[2]),
    .I1(\u_cpu.DIMUX [5]),
    .I2(_0403_[3]),
    .I3(_0405_[3]),
    .I4(_0103_[5]),
    .O(_0084_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _0707_ (
    .I0(_0403_[4]),
    .I1(_0415_[1]),
    .I2(_0415_[2]),
    .O(\u_cpu.ALU.temp_BI [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153fffffeac0)
  ) _0708_ (
    .I0(\u_cpu.DIMUX [6]),
    .I1(_0403_[1]),
    .I2(\u_cpu.PC [6]),
    .I3(_0403_[3]),
    .I4(_0403_[4]),
    .I5(_0403_[5]),
    .O(_0415_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h3a33)
  ) _0709_ (
    .I0(_0091_[0]),
    .I1(_0091_[3]),
    .I2(_0084_[2]),
    .I3(_0084_[1]),
    .O(_0092_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'hd)
  ) _0710_ (
    .I0(_0091_[1]),
    .I1(_0091_[2]),
    .O(_0093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0711_ (
    .I0(_0092_),
    .I1(_0093_),
    .O(_0415_[1]),
    .S(_0070_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0712_ (
    .I0(\u_cpu.AXYS[2] [7]),
    .I1(\u_cpu.AXYS[3] [7]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0096_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0713_ (
    .I0(_0096_),
    .I1(1'h0),
    .O(_0094_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0714_ (
    .I0(\u_cpu.AXYS[0] [7]),
    .I1(\u_cpu.AXYS[1] [7]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0715_ (
    .I0(_0097_),
    .I1(1'h0),
    .O(_0095_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0716_ (
    .I0(_0094_),
    .I1(_0095_),
    .O(_0091_[2]),
    .S(_0073_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0717_ (
    .I0(_0406_[0]),
    .I1(\u_cpu.ALU.N ),
    .I2(_0363_[0]),
    .I3(\u_cpu.ABH [7]),
    .I4(_0406_[4]),
    .I5(\u_cpu.DIMUX [7]),
    .O(_0091_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0718_ (
    .I0(\u_cpu.DIHOLD [7]),
    .I1(DI[7]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0719_ (
    .I0(\u_cpu.DIMUX [6]),
    .I1(_0403_[3]),
    .I2(_0404_[2]),
    .O(_0091_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd8404864)
  ) _0720_ (
    .I0(_0404_[2]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(_0403_[3]),
    .I3(_0405_[3]),
    .I4(_0103_[5]),
    .O(_0091_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _0721_ (
    .I0(_0403_[4]),
    .I1(_0414_[1]),
    .I2(_0414_[2]),
    .O(\u_cpu.ALU.temp_BI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153fffffeac0)
  ) _0722_ (
    .I0(\u_cpu.DIMUX [7]),
    .I1(_0403_[1]),
    .I2(\u_cpu.PC [7]),
    .I3(_0403_[3]),
    .I4(_0403_[4]),
    .I5(_0403_[5]),
    .O(_0414_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h3a33)
  ) _0723_ (
    .I0(_0098_[0]),
    .I1(_0098_[3]),
    .I2(_0091_[2]),
    .I3(_0091_[1]),
    .O(_0099_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'hd)
  ) _0724_ (
    .I0(_0098_[1]),
    .I1(_0098_[2]),
    .O(_0100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0725_ (
    .I0(_0099_),
    .I1(_0100_),
    .O(_0414_[1]),
    .S(_0070_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1010ff1000000000)
  ) _0726_ (
    .I0(\u_cpu.shift ),
    .I1(\u_cpu.load_only ),
    .I2(_0175_[1]),
    .I3(\u_cpu.rotate ),
    .I4(_0384_[0]),
    .I5(\u_cpu.C ),
    .O(_0098_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff00000bbb0000)
  ) _0727_ (
    .I0(_0359_[1]),
    .I1(_0413_[1]),
    .I2(\u_cpu.compare ),
    .I3(_0175_[1]),
    .I4(_0413_[4]),
    .I5(\u_cpu.rotate ),
    .O(_0098_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffefffffffff)
  ) _0728_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [5]),
    .O(_0359_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0729_ (
    .I0(\u_cpu.shift ),
    .I1(\u_cpu.inc ),
    .O(_0413_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf3ff0d3f0ffff7ff)
  ) _0730_ (
    .I0(\u_cpu.ALU.CO ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [2]),
    .O(_0101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfcfffffdfffffcff)
  ) _0731_ (
    .I0(\u_cpu.ALU.CO ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [2]),
    .O(_0102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0732_ (
    .I0(_0101_),
    .I1(_0102_),
    .O(_0413_[4]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0733_ (
    .I0(\u_cpu.DIMUX [7]),
    .I1(_0403_[3]),
    .I2(_0404_[2]),
    .O(_0098_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd8404864)
  ) _0734_ (
    .I0(_0404_[2]),
    .I1(\u_cpu.DIMUX [7]),
    .I2(_0403_[3]),
    .I3(_0405_[3]),
    .I4(_0103_[5]),
    .O(_0098_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'he)
  ) _0735_ (
    .I0(_0103_[4]),
    .I1(_0103_[5]),
    .O(_0106_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'heee2)
  ) _0736_ (
    .I0(_0103_[0]),
    .I1(_0103_[3]),
    .I2(_0103_[4]),
    .I3(_0103_[5]),
    .O(_0107_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0737_ (
    .I0(_0106_),
    .I1(_0107_),
    .O(_0104_),
    .S(_0103_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'hd)
  ) _0738_ (
    .I0(_0103_[1]),
    .I1(_0103_[2]),
    .O(_0108_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'hd)
  ) _0739_ (
    .I0(_0103_[1]),
    .I1(_0103_[2]),
    .O(_0109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0740_ (
    .I0(_0108_),
    .I1(_0109_),
    .O(_0105_),
    .S(_0103_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0741_ (
    .I0(_0104_),
    .I1(_0105_),
    .O(\u_cpu.ALU.temp_logic [0]),
    .S(_0070_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0742_ (
    .I0(\u_cpu.AXYS[2] [1]),
    .I1(\u_cpu.AXYS[3] [1]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0743_ (
    .I0(_0112_),
    .I1(1'h0),
    .O(_0110_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0744_ (
    .I0(\u_cpu.AXYS[0] [1]),
    .I1(\u_cpu.AXYS[1] [1]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0745_ (
    .I0(_0113_),
    .I1(1'h0),
    .O(_0111_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0746_ (
    .I0(_0110_),
    .I1(_0111_),
    .O(_0103_[2]),
    .S(_0073_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0747_ (
    .I0(_0406_[0]),
    .I1(\u_cpu.ALU.OUT [1]),
    .I2(_0363_[0]),
    .I3(\u_cpu.ABH [1]),
    .I4(_0406_[4]),
    .I5(\u_cpu.DIMUX [1]),
    .O(_0103_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0748_ (
    .I0(\u_cpu.DIHOLD [1]),
    .I1(DI[1]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0749_ (
    .I0(\u_cpu.AXYS[2] [0]),
    .I1(\u_cpu.AXYS[3] [0]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0750_ (
    .I0(_0116_),
    .I1(1'h0),
    .O(_0114_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0751_ (
    .I0(\u_cpu.AXYS[0] [0]),
    .I1(\u_cpu.AXYS[1] [0]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0752_ (
    .I0(_0117_),
    .I1(1'h0),
    .O(_0115_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0753_ (
    .I0(_0114_),
    .I1(_0115_),
    .O(_0103_[3]),
    .S(_0073_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0754_ (
    .I0(_0406_[0]),
    .I1(\u_cpu.ALU.OUT [0]),
    .I2(_0363_[0]),
    .I3(\u_cpu.ABH [0]),
    .I4(_0406_[4]),
    .I5(\u_cpu.DIMUX [0]),
    .O(_0103_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0755_ (
    .I0(\u_cpu.DIHOLD [0]),
    .I1(DI[0]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0756_ (
    .I0(\u_cpu.DIMUX [0]),
    .I1(_0403_[3]),
    .I2(_0404_[2]),
    .O(_0103_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4a7f)
  ) _0757_ (
    .I0(_0404_[2]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(_0403_[3]),
    .I3(_0405_[3]),
    .O(_0103_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h3a33)
  ) _0758_ (
    .I0(_0118_[0]),
    .I1(_0118_[3]),
    .I2(_0103_[2]),
    .I3(_0103_[1]),
    .O(_0119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'hd)
  ) _0759_ (
    .I0(_0118_[1]),
    .I1(_0118_[2]),
    .O(_0120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0760_ (
    .I0(_0119_),
    .I1(_0120_),
    .O(\u_cpu.ALU.temp_logic [1]),
    .S(_0070_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0761_ (
    .I0(\u_cpu.AXYS[2] [2]),
    .I1(\u_cpu.AXYS[3] [2]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0123_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0762_ (
    .I0(_0123_),
    .I1(1'h0),
    .O(_0121_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0763_ (
    .I0(\u_cpu.AXYS[0] [2]),
    .I1(\u_cpu.AXYS[1] [2]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0124_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0764_ (
    .I0(_0124_),
    .I1(1'h0),
    .O(_0122_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0765_ (
    .I0(_0121_),
    .I1(_0122_),
    .O(_0118_[2]),
    .S(_0073_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0766_ (
    .I0(_0406_[0]),
    .I1(\u_cpu.ALU.OUT [2]),
    .I2(_0363_[0]),
    .I3(\u_cpu.ABH [2]),
    .I4(_0406_[4]),
    .I5(\u_cpu.DIMUX [2]),
    .O(_0118_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0767_ (
    .I0(\u_cpu.DIHOLD [2]),
    .I1(DI[2]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0768_ (
    .I0(\u_cpu.DIMUX [1]),
    .I1(_0403_[3]),
    .I2(_0404_[2]),
    .O(_0118_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd8404864)
  ) _0769_ (
    .I0(_0404_[2]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(_0403_[3]),
    .I3(_0405_[3]),
    .I4(_0103_[5]),
    .O(_0118_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h3a33)
  ) _0770_ (
    .I0(_0125_[0]),
    .I1(_0125_[3]),
    .I2(_0118_[2]),
    .I3(_0118_[1]),
    .O(_0126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'hd)
  ) _0771_ (
    .I0(_0125_[1]),
    .I1(_0125_[2]),
    .O(_0127_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0772_ (
    .I0(_0126_),
    .I1(_0127_),
    .O(\u_cpu.ALU.temp_logic [2]),
    .S(_0070_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0773_ (
    .I0(\u_cpu.AXYS[2] [3]),
    .I1(\u_cpu.AXYS[3] [3]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0774_ (
    .I0(_0130_),
    .I1(1'h0),
    .O(_0128_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hcacc)
  ) _0775_ (
    .I0(\u_cpu.AXYS[0] [3]),
    .I1(\u_cpu.AXYS[1] [3]),
    .I2(_0073_[4]),
    .I3(_0073_[5]),
    .O(_0131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0776_ (
    .I0(_0131_),
    .I1(1'h0),
    .O(_0129_),
    .S(_0073_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0777_ (
    .I0(_0128_),
    .I1(_0129_),
    .O(_0125_[2]),
    .S(_0073_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0778_ (
    .I0(_0406_[0]),
    .I1(\u_cpu.ALU.OUT [3]),
    .I2(_0363_[0]),
    .I3(\u_cpu.ABH [3]),
    .I4(_0406_[4]),
    .I5(\u_cpu.DIMUX [3]),
    .O(_0125_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0779_ (
    .I0(\u_cpu.DIHOLD [3]),
    .I1(DI[3]),
    .I2(RDY),
    .O(\u_cpu.DIMUX [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0780_ (
    .I0(\u_cpu.DIMUX [2]),
    .I1(_0403_[3]),
    .I2(_0404_[2]),
    .O(_0125_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd8404864)
  ) _0781_ (
    .I0(_0404_[2]),
    .I1(\u_cpu.DIMUX [2]),
    .I2(_0403_[3]),
    .I3(_0405_[3]),
    .I4(_0103_[5]),
    .O(_0125_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h3a33)
  ) _0782_ (
    .I0(_0132_[0]),
    .I1(_0132_[3]),
    .I2(_0125_[2]),
    .I3(_0125_[1]),
    .O(_0133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'hd)
  ) _0783_ (
    .I0(_0070_[5]),
    .I1(_0070_[4]),
    .O(_0134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0784_ (
    .I0(_0133_),
    .I1(_0134_),
    .O(\u_cpu.ALU.temp_logic [3]),
    .S(_0070_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0785_ (
    .I0(\u_cpu.DIMUX [3]),
    .I1(_0403_[3]),
    .I2(_0404_[2]),
    .O(_0132_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd8404864)
  ) _0786_ (
    .I0(_0404_[2]),
    .I1(\u_cpu.DIMUX [3]),
    .I2(_0403_[3]),
    .I3(_0405_[3]),
    .I4(_0103_[5]),
    .O(_0132_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2291138559)
  ) _0787_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [0]),
    .I2(_0365_[5]),
    .I3(_0424_[3]),
    .I4(_0424_[4]),
    .O(AB[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0788_ (
    .I0(\u_cpu.AXYS[3] [0]),
    .I1(\u_cpu.AXYS[1] [0]),
    .I2(\u_cpu.AXYS[2] [0]),
    .I3(\u_cpu.AXYS[0] [0]),
    .I4(_0367_[4]),
    .I5(_0073_[7]),
    .O(_0424_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0bb0000b0bbb0bb)
  ) _0789_ (
    .I0(_0368_[0]),
    .I1(\u_cpu.ALU.OUT [0]),
    .I2(_0368_[2]),
    .I3(\u_cpu.DIMUX [0]),
    .I4(_0368_[4]),
    .I5(\u_cpu.ABL [0]),
    .O(_0424_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7000)
  ) _0790_ (
    .I0(\u_cpu.state [5]),
    .I1(_0358_[0]),
    .I2(_0360_[0]),
    .I3(_0359_[1]),
    .O(_0368_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeeffffeffffffff)
  ) _0791_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [2]),
    .O(_0360_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'he1ead2bafecfddf3)
  ) _0792_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0368_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffe7fffffffffff)
  ) _0793_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [1]),
    .O(_0368_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffdfcffffffbffd)
  ) _0794_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [1]),
    .O(_0365_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeff40e4410158c3)
  ) _0795_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0361_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2291138559)
  ) _0796_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [1]),
    .I2(_0365_[5]),
    .I3(_0423_[3]),
    .I4(_0423_[4]),
    .O(AB[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0797_ (
    .I0(\u_cpu.AXYS[3] [1]),
    .I1(\u_cpu.AXYS[1] [1]),
    .I2(\u_cpu.AXYS[2] [1]),
    .I3(\u_cpu.AXYS[0] [1]),
    .I4(_0367_[4]),
    .I5(_0073_[7]),
    .O(_0423_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0bb0000b0bbb0bb)
  ) _0798_ (
    .I0(_0368_[0]),
    .I1(\u_cpu.ALU.OUT [1]),
    .I2(_0368_[2]),
    .I3(\u_cpu.DIMUX [1]),
    .I4(_0368_[4]),
    .I5(\u_cpu.ABL [1]),
    .O(_0423_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2291138559)
  ) _0799_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [2]),
    .I2(_0365_[5]),
    .I3(_0370_[3]),
    .I4(_0370_[4]),
    .O(AB[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0800_ (
    .I0(\u_cpu.AXYS[3] [2]),
    .I1(\u_cpu.AXYS[1] [2]),
    .I2(\u_cpu.AXYS[2] [2]),
    .I3(\u_cpu.AXYS[0] [2]),
    .I4(_0367_[4]),
    .I5(_0073_[7]),
    .O(_0370_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0bb0000b0bbb0bb)
  ) _0801_ (
    .I0(_0368_[0]),
    .I1(\u_cpu.ALU.OUT [2]),
    .I2(_0368_[2]),
    .I3(\u_cpu.DIMUX [2]),
    .I4(_0368_[4]),
    .I5(\u_cpu.ABL [2]),
    .O(_0370_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2291138559)
  ) _0802_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [3]),
    .I2(_0365_[5]),
    .I3(_0391_[3]),
    .I4(_0391_[4]),
    .O(AB[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0803_ (
    .I0(\u_cpu.AXYS[3] [3]),
    .I1(\u_cpu.AXYS[1] [3]),
    .I2(\u_cpu.AXYS[2] [3]),
    .I3(\u_cpu.AXYS[0] [3]),
    .I4(_0367_[4]),
    .I5(_0073_[7]),
    .O(_0391_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0bb0000b0bbb0bb)
  ) _0804_ (
    .I0(_0368_[0]),
    .I1(\u_cpu.ALU.OUT [3]),
    .I2(_0368_[2]),
    .I3(\u_cpu.DIMUX [3]),
    .I4(_0368_[4]),
    .I5(\u_cpu.ABL [3]),
    .O(_0391_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2291138559)
  ) _0805_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [4]),
    .I2(_0365_[5]),
    .I3(_0381_[3]),
    .I4(_0381_[4]),
    .O(AB[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0806_ (
    .I0(\u_cpu.AXYS[3] [4]),
    .I1(\u_cpu.AXYS[1] [4]),
    .I2(\u_cpu.AXYS[2] [4]),
    .I3(\u_cpu.AXYS[0] [4]),
    .I4(_0367_[4]),
    .I5(_0073_[7]),
    .O(_0381_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0bb0000b0bbb0bb)
  ) _0807_ (
    .I0(_0368_[0]),
    .I1(\u_cpu.ALU.OUT [4]),
    .I2(_0368_[2]),
    .I3(\u_cpu.DIMUX [4]),
    .I4(_0368_[4]),
    .I5(\u_cpu.ABL [4]),
    .O(_0381_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2291138559)
  ) _0808_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [5]),
    .I2(_0365_[5]),
    .I3(_0394_[3]),
    .I4(_0394_[4]),
    .O(AB[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0809_ (
    .I0(\u_cpu.AXYS[3] [5]),
    .I1(\u_cpu.AXYS[1] [5]),
    .I2(\u_cpu.AXYS[2] [5]),
    .I3(\u_cpu.AXYS[0] [5]),
    .I4(_0367_[4]),
    .I5(_0073_[7]),
    .O(_0394_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0bb0000b0bbb0bb)
  ) _0810_ (
    .I0(_0368_[0]),
    .I1(\u_cpu.ALU.OUT [5]),
    .I2(_0368_[2]),
    .I3(\u_cpu.DIMUX [5]),
    .I4(_0368_[4]),
    .I5(\u_cpu.ABL [5]),
    .O(_0394_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2291138559)
  ) _0811_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [6]),
    .I2(_0365_[5]),
    .I3(_0369_[3]),
    .I4(_0369_[4]),
    .O(AB[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0812_ (
    .I0(\u_cpu.AXYS[3] [6]),
    .I1(\u_cpu.AXYS[1] [6]),
    .I2(\u_cpu.AXYS[2] [6]),
    .I3(\u_cpu.AXYS[0] [6]),
    .I4(_0367_[4]),
    .I5(_0073_[7]),
    .O(_0369_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0bb0000b0bbb0bb)
  ) _0813_ (
    .I0(_0368_[0]),
    .I1(\u_cpu.ALU.OUT [6]),
    .I2(_0368_[2]),
    .I3(\u_cpu.DIMUX [6]),
    .I4(_0368_[4]),
    .I5(\u_cpu.ABL [6]),
    .O(_0369_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2291138559)
  ) _0814_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [7]),
    .I2(_0365_[5]),
    .I3(_0412_[3]),
    .I4(_0412_[4]),
    .O(AB[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff33330f0f5555)
  ) _0815_ (
    .I0(\u_cpu.AXYS[3] [7]),
    .I1(\u_cpu.AXYS[1] [7]),
    .I2(\u_cpu.AXYS[2] [7]),
    .I3(\u_cpu.AXYS[0] [7]),
    .I4(_0367_[4]),
    .I5(_0073_[7]),
    .O(_0412_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0bb0000b0bbb0bb)
  ) _0816_ (
    .I0(_0368_[0]),
    .I1(\u_cpu.ALU.N ),
    .I2(_0368_[2]),
    .I3(\u_cpu.DIMUX [7]),
    .I4(_0368_[4]),
    .I5(\u_cpu.ABL [7]),
    .O(_0412_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8f88ffffffffffff)
  ) _0817_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [8]),
    .I2(_0362_[0]),
    .I3(\u_cpu.DIMUX [0]),
    .I4(_0366_[4]),
    .I5(_0366_[5]),
    .O(AB[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000010ff00000000)
  ) _0818_ (
    .I0(_0363_[0]),
    .I1(_0359_[0]),
    .I2(_0359_[1]),
    .I3(\u_cpu.ABH [0]),
    .I4(_0365_[4]),
    .I5(_0365_[5]),
    .O(_0366_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0819_ (
    .I0(_0360_[0]),
    .I1(\u_cpu.ALU.OUT [0]),
    .O(_0365_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfb3efcfbf5ffffff)
  ) _0820_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0366_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffbdafcffffefff)
  ) _0821_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [0]),
    .O(_0362_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffffb0)
  ) _0822_ (
    .I0(_0363_[0]),
    .I1(_0363_[1]),
    .I2(\u_cpu.ABH [1]),
    .I3(_0425_[3]),
    .I4(_0425_[4]),
    .I5(_0425_[5]),
    .O(AB[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0823_ (
    .I0(_0359_[0]),
    .I1(_0359_[1]),
    .O(_0363_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0824_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [9]),
    .O(_0425_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0825_ (
    .I0(_0362_[0]),
    .I1(\u_cpu.DIMUX [1]),
    .O(_0425_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0826_ (
    .I0(_0360_[0]),
    .I1(\u_cpu.ALU.OUT [1]),
    .O(_0425_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffffb0)
  ) _0827_ (
    .I0(_0363_[0]),
    .I1(_0363_[1]),
    .I2(\u_cpu.ABH [2]),
    .I3(_0426_[3]),
    .I4(_0426_[4]),
    .I5(_0426_[5]),
    .O(AB[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0828_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [10]),
    .O(_0426_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0829_ (
    .I0(_0362_[0]),
    .I1(\u_cpu.DIMUX [2]),
    .O(_0426_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0830_ (
    .I0(_0360_[0]),
    .I1(\u_cpu.ALU.OUT [2]),
    .O(_0426_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffffb0)
  ) _0831_ (
    .I0(_0363_[0]),
    .I1(_0363_[1]),
    .I2(\u_cpu.ABH [3]),
    .I3(_0363_[3]),
    .I4(_0363_[4]),
    .I5(_0363_[5]),
    .O(AB[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0832_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [11]),
    .O(_0363_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0833_ (
    .I0(_0362_[0]),
    .I1(\u_cpu.DIMUX [3]),
    .O(_0363_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0834_ (
    .I0(_0360_[0]),
    .I1(\u_cpu.ALU.OUT [3]),
    .O(_0363_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffffb0)
  ) _0835_ (
    .I0(_0363_[0]),
    .I1(_0363_[1]),
    .I2(\u_cpu.ABH [4]),
    .I3(_0364_[3]),
    .I4(_0364_[4]),
    .I5(_0364_[5]),
    .O(AB[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0836_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [12]),
    .O(_0364_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0837_ (
    .I0(_0362_[0]),
    .I1(\u_cpu.DIMUX [4]),
    .O(_0364_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0838_ (
    .I0(_0360_[0]),
    .I1(\u_cpu.ALU.OUT [4]),
    .O(_0364_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffffb0)
  ) _0839_ (
    .I0(_0363_[0]),
    .I1(_0363_[1]),
    .I2(\u_cpu.ABH [5]),
    .I3(_0452_[3]),
    .I4(_0452_[4]),
    .I5(_0452_[5]),
    .O(AB[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0840_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [13]),
    .O(_0452_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0841_ (
    .I0(_0362_[0]),
    .I1(\u_cpu.DIMUX [5]),
    .O(_0452_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0842_ (
    .I0(_0360_[0]),
    .I1(\u_cpu.ALU.OUT [5]),
    .O(_0452_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffffb0)
  ) _0843_ (
    .I0(_0363_[0]),
    .I1(_0363_[1]),
    .I2(\u_cpu.ABH [6]),
    .I3(_0438_[3]),
    .I4(_0438_[4]),
    .I5(_0438_[5]),
    .O(AB[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0844_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [14]),
    .O(_0438_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0845_ (
    .I0(_0362_[0]),
    .I1(\u_cpu.DIMUX [6]),
    .O(_0438_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0846_ (
    .I0(_0360_[0]),
    .I1(\u_cpu.ALU.OUT [6]),
    .O(_0438_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffffb0)
  ) _0847_ (
    .I0(_0363_[0]),
    .I1(_0363_[1]),
    .I2(\u_cpu.ABH [7]),
    .I3(_0439_[3]),
    .I4(_0439_[4]),
    .I5(_0439_[5]),
    .O(AB[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0848_ (
    .I0(_0361_[0]),
    .I1(\u_cpu.PC [15]),
    .O(_0439_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0849_ (
    .I0(_0362_[0]),
    .I1(\u_cpu.DIMUX [7]),
    .O(_0439_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0850_ (
    .I0(_0360_[0]),
    .I1(\u_cpu.ALU.N ),
    .O(_0439_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0851_ (
    .I0(_0434_[2]),
    .I1(\u_cpu.PC [8]),
    .I2(_0435_[2]),
    .I3(_0424_[3]),
    .I4(_0440_[4]),
    .O(DO[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0852_ (
    .I0(_0433_[5]),
    .I1(_0434_[2]),
    .I2(_0433_[3]),
    .O(_0435_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'heffeffffffffffff)
  ) _0853_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [3]),
    .O(_0433_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfefffffeffffffff)
  ) _0854_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [3]),
    .O(_0434_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000003)
  ) _0855_ (
    .I0(_0313_[0]),
    .I1(_0313_[3]),
    .I2(_0313_[4]),
    .I3(_0313_[2]),
    .I4(_0313_[1]),
    .I5(\u_cpu.state [2]),
    .O(_0433_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _0856_ (
    .I0(\u_cpu.ALU.OUT [0]),
    .I1(\u_cpu.C ),
    .I2(\u_cpu.PC [0]),
    .I3(_0433_[3]),
    .I4(_0433_[4]),
    .I5(_0433_[5]),
    .O(_0440_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0b)
  ) _0857_ (
    .I0(\u_cpu.php ),
    .I1(_0313_[0]),
    .I2(_0313_[1]),
    .O(_0433_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0858_ (
    .I0(_0434_[2]),
    .I1(\u_cpu.PC [9]),
    .I2(_0435_[2]),
    .I3(_0423_[3]),
    .I4(_0436_[4]),
    .O(DO[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _0859_ (
    .I0(\u_cpu.ALU.OUT [1]),
    .I1(\u_cpu.Z ),
    .I2(\u_cpu.PC [1]),
    .I3(_0433_[3]),
    .I4(_0433_[4]),
    .I5(_0433_[5]),
    .O(_0436_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0860_ (
    .I0(_0434_[2]),
    .I1(\u_cpu.PC [10]),
    .I2(_0435_[2]),
    .I3(_0370_[3]),
    .I4(_0442_[4]),
    .O(DO[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _0861_ (
    .I0(\u_cpu.ALU.OUT [2]),
    .I1(\u_cpu.I ),
    .I2(\u_cpu.PC [2]),
    .I3(_0433_[3]),
    .I4(_0433_[4]),
    .I5(_0433_[5]),
    .O(_0442_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0862_ (
    .I0(_0434_[2]),
    .I1(\u_cpu.PC [11]),
    .I2(_0435_[2]),
    .I3(_0391_[3]),
    .I4(_0437_[4]),
    .O(DO[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _0863_ (
    .I0(\u_cpu.ALU.OUT [3]),
    .I1(\u_cpu.D ),
    .I2(\u_cpu.PC [3]),
    .I3(_0433_[3]),
    .I4(_0433_[4]),
    .I5(_0433_[5]),
    .O(_0437_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077000070777077)
  ) _0864_ (
    .I0(_0433_[5]),
    .I1(_0434_[1]),
    .I2(_0434_[2]),
    .I3(\u_cpu.PC [12]),
    .I4(_0433_[3]),
    .I5(\u_cpu.PC [4]),
    .O(_0443_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00fff0ff001111)
  ) _0865_ (
    .I0(\u_cpu.NMI_edge ),
    .I1(IRQ),
    .I2(\u_cpu.php ),
    .I3(\u_cpu.ALU.OUT [4]),
    .I4(_0313_[1]),
    .I5(_0313_[0]),
    .O(_0434_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0866_ (
    .I0(_0434_[2]),
    .I1(\u_cpu.PC [13]),
    .I2(_0435_[2]),
    .I3(_0394_[3]),
    .I4(_0441_[4]),
    .O(DO[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd285343503)
  ) _0867_ (
    .I0(\u_cpu.ALU.OUT [5]),
    .I1(_0433_[4]),
    .I2(\u_cpu.PC [5]),
    .I3(_0433_[3]),
    .I4(_0433_[5]),
    .O(_0441_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0868_ (
    .I0(_0434_[2]),
    .I1(\u_cpu.PC [14]),
    .I2(_0435_[2]),
    .I3(_0369_[3]),
    .I4(_0435_[4]),
    .O(DO[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _0869_ (
    .I0(\u_cpu.ALU.OUT [6]),
    .I1(\u_cpu.V ),
    .I2(\u_cpu.PC [6]),
    .I3(_0433_[3]),
    .I4(_0433_[4]),
    .I5(_0433_[5]),
    .O(_0435_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1156907007)
  ) _0870_ (
    .I0(_0434_[2]),
    .I1(\u_cpu.PC [15]),
    .I2(_0435_[2]),
    .I3(_0412_[3]),
    .I4(_0448_[4]),
    .O(DO[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _0871_ (
    .I0(\u_cpu.ALU.N ),
    .I1(\u_cpu.N ),
    .I2(\u_cpu.PC [7]),
    .I3(_0433_[3]),
    .I4(_0433_[4]),
    .I5(_0433_[5]),
    .O(_0448_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0000002033000f8)
  ) _0872_ (
    .I0(\u_cpu.store ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [2]),
    .O(_0135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000800f00808)
  ) _0873_ (
    .I0(\u_cpu.store ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [2]),
    .O(_0136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0874_ (
    .I0(_0135_),
    .I1(_0136_),
    .O(WE),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf000f000aa00cccc)
  ) _0875_ (
    .I0(_0444_[1]),
    .I1(_0137_[1]),
    .I2(_0449_[2]),
    .I3(_0377_[0]),
    .I4(_0057_[0]),
    .I5(\u_cpu.IR [5]),
    .O(_0354_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0876_ (
    .I0(_0376_[0]),
    .I1(_0385_[0]),
    .O(_0444_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hb0)
  ) _0877_ (
    .I0(_0057_[5]),
    .I1(_0057_[0]),
    .I2(_0137_[3]),
    .O(_0449_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3372204287)
  ) _0878_ (
    .I0(_0137_[1]),
    .I1(_0449_[2]),
    .I2(_0411_[0]),
    .I3(_0450_[3]),
    .I4(\u_cpu.IR [7]),
    .O(_0354_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffdf55ffffffffff)
  ) _0879_ (
    .I0(_0376_[0]),
    .I1(_0057_[0]),
    .I2(_0385_[0]),
    .I3(\u_cpu.IR [5]),
    .I4(\u_cpu.IR [6]),
    .I5(\u_cpu.IR [7]),
    .O(_0450_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h80ff)
  ) _0880_ (
    .I0(_0411_[0]),
    .I1(_0444_[1]),
    .I2(_0057_[0]),
    .I3(_0444_[3]),
    .O(_0353_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffff0f31133)
  ) _0881_ (
    .I0(_0057_[5]),
    .I1(_0137_[1]),
    .I2(_0057_[0]),
    .I3(_0137_[3]),
    .I4(\u_cpu.IR [6]),
    .I5(\u_cpu.IR [5]),
    .O(_0138_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0882_ (
    .I0(1'h1),
    .I1(_0138_),
    .O(_0444_[3]),
    .S(\u_cpu.IR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0883_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0139_),
    .S(_0057_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h111100001311fff0)
  ) _0884_ (
    .I0(_0057_[2]),
    .I1(_0057_[0]),
    .I2(_0057_[5]),
    .I3(_0057_[4]),
    .I4(\u_cpu.IR [6]),
    .I5(\u_cpu.IR [5]),
    .O(_0141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0885_ (
    .I0(_0141_),
    .I1(1'h0),
    .O(_0140_),
    .S(_0057_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0886_ (
    .I0(_0139_),
    .I1(_0140_),
    .O(_0353_[1]),
    .S(\u_cpu.IR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hef)
  ) _0887_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [5]),
    .I2(_0379_[2]),
    .O(_0352_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'heeef)
  ) _0888_ (
    .I0(\u_cpu.IR [6]),
    .I1(\u_cpu.IR [7]),
    .I2(_0379_[2]),
    .I3(_0351_[15]),
    .O(_0352_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000002ffff0c00)
  ) _0889_ (
    .I0(_0057_[4]),
    .I1(_0057_[5]),
    .I2(_0057_[0]),
    .I3(\u_cpu.IR [5]),
    .I4(_0057_[7]),
    .I5(\u_cpu.IR [7]),
    .O(_0144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0890_ (
    .I0(_0144_),
    .I1(1'h0),
    .O(_0142_),
    .S(_0057_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff0d0d00ff0000)
  ) _0891_ (
    .I0(_0057_[4]),
    .I1(_0057_[5]),
    .I2(_0057_[0]),
    .I3(\u_cpu.IR [5]),
    .I4(_0057_[7]),
    .I5(\u_cpu.IR [7]),
    .O(_0145_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000ce0000ffff)
  ) _0892_ (
    .I0(_0057_[4]),
    .I1(_0057_[5]),
    .I2(_0057_[0]),
    .I3(\u_cpu.IR [5]),
    .I4(_0057_[7]),
    .I5(\u_cpu.IR [7]),
    .O(_0146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0893_ (
    .I0(_0145_),
    .I1(_0146_),
    .O(_0143_),
    .S(_0057_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0894_ (
    .I0(_0142_),
    .I1(_0143_),
    .O(_0352_[2]),
    .S(\u_cpu.IR [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff00ff0070)
  ) _0895_ (
    .I0(\u_cpu.IR [6]),
    .I1(\u_cpu.IR [5]),
    .I2(_0379_[2]),
    .I3(\u_cpu.IR [7]),
    .I4(_0376_[0]),
    .I5(_0351_[15]),
    .O(_0352_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd47883)
  ) _0896_ (
    .I0(_0098_[2]),
    .I1(_0098_[1]),
    .I2(_0403_[4]),
    .I3(_0403_[5]),
    .I4(_0070_[6]),
    .O(\u_cpu.ALU.adder_CI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _0897_ (
    .I0(_0091_[2]),
    .I1(_0091_[1]),
    .O(\u_cpu.ALU.AI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _0898_ (
    .I0(_0103_[6]),
    .I1(_0103_[3]),
    .I2(_0070_[6]),
    .O(\u_cpu.ALU.temp_logic [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc5)
  ) _0899_ (
    .I0(_0445_[0]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(_0373_[0]),
    .O(_0275_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd866782991)
  ) _0900_ (
    .I0(\u_cpu.clc ),
    .I1(\u_cpu.ALU.OUT [0]),
    .I2(\u_cpu.ALU.CO ),
    .I3(\u_cpu.plp ),
    .I4(_0392_[3]),
    .O(_0445_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ccccf0f0aaf0)
  ) _0901_ (
    .I0(\u_cpu.ALU.OUT [1]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(_0447_[2]),
    .I3(\u_cpu.plp ),
    .I4(_0359_[0]),
    .I5(_0373_[0]),
    .O(_0280_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _0902_ (
    .I0(\u_cpu.ALU.OUT [1]),
    .I1(\u_cpu.ALU.OUT [2]),
    .I2(_0446_[2]),
    .O(_0447_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _0903_ (
    .I0(\u_cpu.ALU.OUT [0]),
    .I1(\u_cpu.ALU.OUT [3]),
    .I2(\u_cpu.ALU.OUT [4]),
    .I3(\u_cpu.ALU.OUT [5]),
    .I4(\u_cpu.ALU.OUT [6]),
    .I5(\u_cpu.ALU.N ),
    .O(_0446_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hccca)
  ) _0904_ (
    .I0(\u_cpu.DIMUX [7]),
    .I1(\u_cpu.ALU.N ),
    .I2(_0359_[0]),
    .I3(_0371_[1]),
    .O(_0278_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042304051)
  ) _0905_ (
    .I0(\u_cpu.ALU.OUT [3]),
    .I1(\u_cpu.cld ),
    .I2(\u_cpu.DIMUX [3]),
    .I3(\u_cpu.plp ),
    .I4(_0373_[0]),
    .O(_0276_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f01111ff00ff00)
  ) _0906_ (
    .I0(_0451_[0]),
    .I1(\u_cpu.clv ),
    .I2(\u_cpu.ALU.OUT [6]),
    .I3(\u_cpu.DIMUX [6]),
    .I4(\u_cpu.plp ),
    .I5(_0371_[1]),
    .O(_0279_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h9669)
  ) _0907_ (
    .I0(\u_cpu.ALU.CO ),
    .I1(\u_cpu.ALU.N ),
    .I2(\u_cpu.ALU.AI7 ),
    .I3(\u_cpu.ALU.BI7 ),
    .O(_0451_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0908_ (
    .I0(\u_cpu.ALU.OUT [0]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(_0202_[2]),
    .O(_0301_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _0909_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0202_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0910_ (
    .I0(_0326_[0]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(_0202_[2]),
    .O(_0302_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0911_ (
    .I0(_0326_[1]),
    .I1(\u_cpu.DIMUX [2]),
    .I2(_0202_[2]),
    .O(_0303_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0912_ (
    .I0(_0326_[2]),
    .I1(\u_cpu.DIMUX [3]),
    .I2(_0202_[2]),
    .O(_0304_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0913_ (
    .I0(\u_cpu.ALU.OUT [4]),
    .I1(\u_cpu.DIMUX [4]),
    .I2(_0202_[2]),
    .O(_0305_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0914_ (
    .I0(_0331_[0]),
    .I1(\u_cpu.DIMUX [5]),
    .I2(_0202_[2]),
    .O(_0306_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0915_ (
    .I0(_0331_[1]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(_0202_[2]),
    .O(_0307_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0916_ (
    .I0(_0331_[2]),
    .I1(\u_cpu.DIMUX [7]),
    .I2(_0202_[2]),
    .O(_0308_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd3234594931)
  ) _0917_ (
    .I0(_0147_[0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .O(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd54263816)
  ) _0918_ (
    .I0(_0147_[1]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .O(_0151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0919_ (
    .I0(_0150_),
    .I1(_0151_),
    .O(_0148_),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _0920_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [0]),
    .O(_0152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0921_ (
    .I0(1'h0),
    .I1(_0152_),
    .O(_0149_),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0922_ (
    .I0(_0148_),
    .I1(_0149_),
    .O(\u_cpu.PC_inc ),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _0923_ (
    .I0(IRQ),
    .I1(\u_cpu.I ),
    .I2(\u_cpu.NMI_edge ),
    .O(_0147_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _0924_ (
    .I0(\u_cpu.ALU.CO ),
    .I1(\u_cpu.backwards ),
    .O(_0147_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0925_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.PC [1]),
    .I2(\u_cpu.ALU.OUT [1]),
    .O(_0154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h77775555f3fff000)
  ) _0926_ (
    .I0(_0153_[0]),
    .I1(_0153_[1]),
    .I2(\u_cpu.PC [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.ALU.OUT [1]),
    .I5(_0153_[5]),
    .O(_0155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0927_ (
    .I0(_0154_),
    .I1(_0155_),
    .O(\u_cpu.PC_temp [1]),
    .S(_0153_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd861270256)
  ) _0928_ (
    .I0(\u_cpu.ABL [1]),
    .I1(\u_cpu.PC [1]),
    .I2(\u_cpu.res ),
    .I3(_0147_[1]),
    .I4(_0318_[0]),
    .O(_0153_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfdcfff3fffffffff)
  ) _0929_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [0]),
    .O(_0153_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000300000005)
  ) _0930_ (
    .I0(_0318_[0]),
    .I1(\u_cpu.state [0]),
    .I2(_0318_[4]),
    .I3(_0318_[2]),
    .I4(_0318_[3]),
    .I5(_0153_[5]),
    .O(_0153_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4282712048)
  ) _0931_ (
    .I0(_0153_[6]),
    .I1(\u_cpu.PC [2]),
    .I2(\u_cpu.ALU.OUT [2]),
    .I3(_0397_[3]),
    .I4(_0153_[1]),
    .O(\u_cpu.PC_temp [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00770f0f00000000)
  ) _0932_ (
    .I0(\u_cpu.NMI_edge ),
    .I1(_0396_[1]),
    .I2(_0396_[2]),
    .I3(_0396_[3]),
    .I4(_0153_[5]),
    .I5(_0153_[6]),
    .O(_0397_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0933_ (
    .I0(\u_cpu.ABL [2]),
    .I1(\u_cpu.PC [2]),
    .I2(_0147_[1]),
    .I3(_0318_[0]),
    .O(_0396_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0934_ (
    .I0(\u_cpu.res ),
    .I1(_0318_[0]),
    .O(_0396_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _0935_ (
    .I0(\u_cpu.ALU.OUT [2]),
    .I1(\u_cpu.PC [2]),
    .I2(\u_cpu.state [0]),
    .O(_0396_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0936_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.PC [3]),
    .I2(\u_cpu.ALU.OUT [3]),
    .O(_0157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0937_ (
    .I0(_0153_[5]),
    .I1(_0153_[1]),
    .I2(\u_cpu.PC [3]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.ALU.OUT [3]),
    .I5(_0156_[5]),
    .O(_0158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0938_ (
    .I0(_0157_),
    .I1(_0158_),
    .O(\u_cpu.PC_temp [3]),
    .S(_0153_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0939_ (
    .I0(\u_cpu.ABL [3]),
    .I1(\u_cpu.PC [3]),
    .I2(_0147_[1]),
    .I3(_0318_[0]),
    .O(_0156_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0940_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.PC [4]),
    .I2(\u_cpu.ALU.OUT [4]),
    .O(_0160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0941_ (
    .I0(_0153_[5]),
    .I1(_0153_[1]),
    .I2(\u_cpu.PC [4]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.ALU.OUT [4]),
    .I5(_0159_[5]),
    .O(_0161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0942_ (
    .I0(_0160_),
    .I1(_0161_),
    .O(\u_cpu.PC_temp [4]),
    .S(_0153_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0943_ (
    .I0(\u_cpu.ABL [4]),
    .I1(\u_cpu.PC [4]),
    .I2(_0147_[1]),
    .I3(_0318_[0]),
    .O(_0159_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0944_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.PC [5]),
    .I2(\u_cpu.ALU.OUT [5]),
    .O(_0163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0945_ (
    .I0(_0153_[5]),
    .I1(_0153_[1]),
    .I2(\u_cpu.PC [5]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.ALU.OUT [5]),
    .I5(_0162_[5]),
    .O(_0164_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0946_ (
    .I0(_0163_),
    .I1(_0164_),
    .O(\u_cpu.PC_temp [5]),
    .S(_0153_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0947_ (
    .I0(\u_cpu.ABL [5]),
    .I1(\u_cpu.PC [5]),
    .I2(_0147_[1]),
    .I3(_0318_[0]),
    .O(_0162_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0948_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.PC [6]),
    .I2(\u_cpu.ALU.OUT [6]),
    .O(_0166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0949_ (
    .I0(_0153_[5]),
    .I1(_0153_[1]),
    .I2(\u_cpu.PC [6]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.ALU.OUT [6]),
    .I5(_0165_[5]),
    .O(_0167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0950_ (
    .I0(_0166_),
    .I1(_0167_),
    .O(\u_cpu.PC_temp [6]),
    .S(_0153_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0951_ (
    .I0(\u_cpu.ABL [6]),
    .I1(\u_cpu.PC [6]),
    .I2(_0147_[1]),
    .I3(_0318_[0]),
    .O(_0165_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0952_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.PC [7]),
    .I2(\u_cpu.ALU.N ),
    .O(_0169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0953_ (
    .I0(_0153_[5]),
    .I1(_0153_[1]),
    .I2(\u_cpu.PC [7]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.ALU.N ),
    .I5(_0168_[5]),
    .O(_0170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0954_ (
    .I0(_0169_),
    .I1(_0170_),
    .O(\u_cpu.PC_temp [7]),
    .S(_0153_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0955_ (
    .I0(\u_cpu.ABL [7]),
    .I1(\u_cpu.PC [7]),
    .I2(_0147_[1]),
    .I3(_0318_[0]),
    .O(_0168_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0956_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(\u_cpu.PC [8]),
    .I3(_0383_[3]),
    .I4(_0383_[4]),
    .O(\u_cpu.PC_temp [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0957_ (
    .I0(\u_cpu.ABH [0]),
    .I1(\u_cpu.PC [8]),
    .I2(_0382_[2]),
    .I3(_0147_[1]),
    .I4(_0318_[0]),
    .O(_0383_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0958_ (
    .I0(\u_cpu.ABH [0]),
    .I1(\u_cpu.ALU.OUT [0]),
    .I2(_0153_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0153_[6]),
    .O(_0382_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0959_ (
    .I0(_0153_[6]),
    .I1(_0153_[1]),
    .O(_0383_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0960_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(\u_cpu.PC [9]),
    .I3(_0383_[3]),
    .I4(_0388_[4]),
    .O(\u_cpu.PC_temp [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0961_ (
    .I0(\u_cpu.ABH [1]),
    .I1(\u_cpu.PC [9]),
    .I2(_0387_[2]),
    .I3(_0147_[1]),
    .I4(_0318_[0]),
    .O(_0388_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0962_ (
    .I0(\u_cpu.ABH [1]),
    .I1(\u_cpu.ALU.OUT [1]),
    .I2(_0153_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0153_[6]),
    .O(_0387_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0963_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.DIMUX [2]),
    .I2(\u_cpu.PC [10]),
    .I3(_0383_[3]),
    .I4(_0428_[4]),
    .O(\u_cpu.PC_temp [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0964_ (
    .I0(\u_cpu.ABH [2]),
    .I1(\u_cpu.PC [10]),
    .I2(_0427_[2]),
    .I3(_0147_[1]),
    .I4(_0318_[0]),
    .O(_0428_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0965_ (
    .I0(\u_cpu.ABH [2]),
    .I1(\u_cpu.ALU.OUT [2]),
    .I2(_0153_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0153_[6]),
    .O(_0427_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0966_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.DIMUX [3]),
    .I2(\u_cpu.PC [11]),
    .I3(_0383_[3]),
    .I4(_0430_[4]),
    .O(\u_cpu.PC_temp [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0967_ (
    .I0(\u_cpu.ABH [3]),
    .I1(\u_cpu.PC [11]),
    .I2(_0429_[2]),
    .I3(_0147_[1]),
    .I4(_0318_[0]),
    .O(_0430_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0968_ (
    .I0(\u_cpu.ABH [3]),
    .I1(\u_cpu.ALU.OUT [3]),
    .I2(_0153_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0153_[6]),
    .O(_0429_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0969_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.DIMUX [4]),
    .I2(\u_cpu.PC [12]),
    .I3(_0383_[3]),
    .I4(_0432_[4]),
    .O(\u_cpu.PC_temp [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0970_ (
    .I0(\u_cpu.ABH [4]),
    .I1(\u_cpu.PC [12]),
    .I2(_0431_[2]),
    .I3(_0147_[1]),
    .I4(_0318_[0]),
    .O(_0432_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0971_ (
    .I0(\u_cpu.ABH [4]),
    .I1(\u_cpu.ALU.OUT [4]),
    .I2(_0153_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0153_[6]),
    .O(_0431_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0972_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.DIMUX [5]),
    .I2(\u_cpu.PC [13]),
    .I3(_0383_[3]),
    .I4(_0454_[4]),
    .O(\u_cpu.PC_temp [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0973_ (
    .I0(\u_cpu.ABH [5]),
    .I1(\u_cpu.PC [13]),
    .I2(_0453_[2]),
    .I3(_0147_[1]),
    .I4(_0318_[0]),
    .O(_0454_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0974_ (
    .I0(\u_cpu.ABH [5]),
    .I1(\u_cpu.ALU.OUT [5]),
    .I2(_0153_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0153_[6]),
    .O(_0453_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0975_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(\u_cpu.PC [14]),
    .I3(_0383_[3]),
    .I4(_0456_[4]),
    .O(\u_cpu.PC_temp [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0976_ (
    .I0(\u_cpu.ABH [6]),
    .I1(\u_cpu.PC [14]),
    .I2(_0455_[2]),
    .I3(_0147_[1]),
    .I4(_0318_[0]),
    .O(_0456_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0977_ (
    .I0(\u_cpu.ABH [6]),
    .I1(\u_cpu.ALU.OUT [6]),
    .I2(_0153_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0153_[6]),
    .O(_0455_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0978_ (
    .I0(_0153_[1]),
    .I1(\u_cpu.DIMUX [7]),
    .I2(\u_cpu.PC [15]),
    .I3(_0383_[3]),
    .I4(_0458_[4]),
    .O(\u_cpu.PC_temp [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0979_ (
    .I0(\u_cpu.ABH [7]),
    .I1(\u_cpu.PC [15]),
    .I2(_0457_[2]),
    .I3(_0147_[1]),
    .I4(_0318_[0]),
    .O(_0458_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0980_ (
    .I0(\u_cpu.ABH [7]),
    .I1(\u_cpu.ALU.N ),
    .I2(_0153_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0153_[6]),
    .O(_0457_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00ccccf0f0aaaa)
  ) _0981_ (
    .I0(vectOut_0[0]),
    .I1(vectOut_1[0]),
    .I2(vectOut_2[0]),
    .I3(vectOut_3[0]),
    .I4(_0421_[0]),
    .I5(_0421_[2]),
    .O(_0348_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _0982_ (
    .I0(vectOut_0[1]),
    .I1(vectOut_1[1]),
    .I2(vectOut_2[1]),
    .I3(_0421_[2]),
    .I4(_0421_[0]),
    .O(_0348_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _0983_ (
    .I0(vectOut_0[2]),
    .I1(vectOut_1[2]),
    .I2(vectOut_2[2]),
    .I3(_0421_[2]),
    .I4(_0421_[0]),
    .O(_0348_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _0984_ (
    .I0(vectOut_0[3]),
    .I1(vectOut_1[3]),
    .I2(vectOut_2[3]),
    .I3(_0421_[2]),
    .I4(_0421_[0]),
    .O(_0348_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _0985_ (
    .I0(vectOut_0[4]),
    .I1(vectOut_1[4]),
    .I2(vectOut_2[4]),
    .I3(_0421_[2]),
    .I4(_0421_[0]),
    .O(_0348_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _0986_ (
    .I0(vectOut_0[5]),
    .I1(vectOut_1[5]),
    .I2(vectOut_2[5]),
    .I3(_0421_[2]),
    .I4(_0421_[0]),
    .O(_0348_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _0987_ (
    .I0(vectOut_0[6]),
    .I1(vectOut_1[6]),
    .I2(vectOut_2[6]),
    .I3(_0421_[2]),
    .I4(_0421_[0]),
    .O(_0348_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _0988_ (
    .I0(vectOut_0[7]),
    .I1(vectOut_1[7]),
    .I2(vectOut_2[7]),
    .I3(_0421_[2]),
    .I4(_0421_[0]),
    .O(_0348_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _0989_ (
    .I0(_0237_[0]),
    .I1(_0237_[3]),
    .O(_0347_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0990_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0172_),
    .S(_0171_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000ff7fff)
  ) _0991_ (
    .I0(\u_cpu.IR [6]),
    .I1(_0171_[1]),
    .I2(_0171_[2]),
    .I3(_0171_[3]),
    .I4(_0171_[4]),
    .I5(_0171_[5]),
    .O(_0174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0992_ (
    .I0(1'h0),
    .I1(_0174_),
    .O(_0173_),
    .S(_0171_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0993_ (
    .I0(_0172_),
    .I1(_0173_),
    .O(_0237_[0]),
    .S(_0171_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000500000000000c)
  ) _0994_ (
    .I0(_0057_[2]),
    .I1(\u_cpu.IR [7]),
    .I2(_0057_[0]),
    .I3(_0057_[5]),
    .I4(_0057_[7]),
    .I5(_0057_[4]),
    .O(_0171_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0995_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0176_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd863237107)
  ) _0996_ (
    .I0(_0175_[0]),
    .I1(_0175_[1]),
    .I2(_0175_[2]),
    .I3(_0175_[3]),
    .I4(_0175_[4]),
    .O(_0178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd268371148)
  ) _0997_ (
    .I0(_0175_[0]),
    .I1(_0175_[2]),
    .I2(_0175_[3]),
    .I3(_0175_[4]),
    .I4(\u_cpu.write_back ),
    .O(_0179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0998_ (
    .I0(_0178_),
    .I1(_0179_),
    .O(_0177_),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0999_ (
    .I0(_0176_),
    .I1(_0177_),
    .O(_0171_[7]),
    .S(_0175_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _1000_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .O(_0175_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _1001_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [1]),
    .O(_0175_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _1002_ (
    .I0(\u_cpu.ALU.CO ),
    .I1(\u_cpu.store ),
    .O(_0175_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaaaaaaaaaa8aa)
  ) _1003_ (
    .I0(RDY),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [5]),
    .O(_0180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaa82aaaaaaaaaa8)
  ) _1004_ (
    .I0(RDY),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [5]),
    .O(_0181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1005_ (
    .I0(_0180_),
    .I1(_0181_),
    .O(_0175_[2]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf377ffffffffffff)
  ) _1006_ (
    .I0(RDY),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [3]),
    .O(_0182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffff3f7fffff5ff)
  ) _1007_ (
    .I0(RDY),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [3]),
    .O(_0183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1008_ (
    .I0(_0182_),
    .I1(_0183_),
    .O(_0175_[7]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1009_ (
    .I0(RDY),
    .I1(_0459_[1]),
    .O(_0171_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _1010_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [2]),
    .O(_0459_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0001)
  ) _1011_ (
    .I0(_0057_[7]),
    .I1(_0057_[2]),
    .I2(_0057_[5]),
    .I3(_0057_[4]),
    .O(_0171_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h57)
  ) _1012_ (
    .I0(_0175_[3]),
    .I1(RDY),
    .I2(\u_cpu.state [0]),
    .O(_0171_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _1013_ (
    .I0(_0184_[0]),
    .I1(_0184_[1]),
    .I2(_0184_[2]),
    .I3(_0184_[3]),
    .I4(_0184_[4]),
    .I5(_0184_[5]),
    .O(_0185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1014_ (
    .I0(1'h0),
    .I1(_0185_),
    .O(_0237_[3]),
    .S(_0184_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000efff0000)
  ) _1015_ (
    .I0(_0057_[4]),
    .I1(_0057_[0]),
    .I2(_0171_[3]),
    .I3(_0057_[5]),
    .I4(_0460_[4]),
    .I5(_0460_[5]),
    .O(_0184_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _1016_ (
    .I0(RDY),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [0]),
    .O(_0186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1017_ (
    .I0(1'h0),
    .I1(_0186_),
    .O(_0460_[5]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeefffffffffffff)
  ) _1018_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .I2(RDY),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [3]),
    .O(_0187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1019_ (
    .I0(1'h1),
    .I1(_0187_),
    .O(_0460_[4]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h5f33000000000000)
  ) _1020_ (
    .I0(_0147_[0]),
    .I1(_0461_[1]),
    .I2(_0363_[0]),
    .I3(RDY),
    .I4(_0461_[4]),
    .I5(_0461_[5]),
    .O(_0184_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd268435456)
  ) _1021_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [2]),
    .O(_0461_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeefffffffffffff)
  ) _1022_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(RDY),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [2]),
    .O(_0188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1023_ (
    .I0(1'h1),
    .I1(_0188_),
    .O(_0461_[5]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeefffffffffffff)
  ) _1024_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [4]),
    .I2(RDY),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [2]),
    .O(_0189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1025_ (
    .I0(1'h1),
    .I1(_0189_),
    .O(_0461_[4]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1026_ (
    .I0(RDY),
    .I1(_0416_[1]),
    .O(_0184_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1027_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0190_),
    .S(_0171_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000001)
  ) _1028_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [5]),
    .I2(_0057_[7]),
    .I3(_0057_[2]),
    .I4(_0057_[0]),
    .I5(_0057_[5]),
    .O(_0192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1029_ (
    .I0(1'h0),
    .I1(_0192_),
    .O(_0191_),
    .S(_0171_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1030_ (
    .I0(_0190_),
    .I1(_0191_),
    .O(_0184_[1]),
    .S(_0057_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffeffffffffffff)
  ) _1031_ (
    .I0(_0057_[2]),
    .I1(_0057_[5]),
    .I2(_0057_[4]),
    .I3(_0057_[7]),
    .I4(_0057_[0]),
    .I5(_0171_[3]),
    .O(_0194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1032_ (
    .I0(_0194_),
    .I1(1'h0),
    .O(_0184_[4]),
    .S(_0193_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _1033_ (
    .I0(\u_cpu.state [3]),
    .I1(RDY),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [2]),
    .O(_0193_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4232904703)
  ) _1034_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .O(_0197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1035_ (
    .I0(1'h1),
    .I1(_0197_),
    .O(_0195_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff330f0ffffffdf)
  ) _1036_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [1]),
    .O(_0198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff7ffffffdfffffd)
  ) _1037_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [1]),
    .O(_0199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1038_ (
    .I0(_0198_),
    .I1(_0199_),
    .O(_0196_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1039_ (
    .I0(_0195_),
    .I1(_0196_),
    .O(_0184_[5]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hfeef)
  ) _1040_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [2]),
    .I2(RDY),
    .I3(\u_cpu.state [0]),
    .O(_0200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffeeffeefffff)
  ) _1041_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [2]),
    .I2(RDY),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1042_ (
    .I0(_0200_),
    .I1(_0201_),
    .O(_0184_[6]),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffffffffffff)
  ) _1043_ (
    .I0(_0237_[6]),
    .I1(_0237_[1]),
    .I2(_0184_[2]),
    .I3(_0184_[3]),
    .I4(_0464_[4]),
    .I5(_0184_[5]),
    .O(_0347_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hf1)
  ) _1044_ (
    .I0(_0202_[2]),
    .I1(_0202_[4]),
    .I2(RDY),
    .O(_0203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0077007700000007)
  ) _1045_ (
    .I0(_0202_[0]),
    .I1(_0171_[1]),
    .I2(_0202_[2]),
    .I3(_0202_[3]),
    .I4(_0202_[4]),
    .I5(RDY),
    .O(_0204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1046_ (
    .I0(_0203_),
    .I1(_0204_),
    .O(_0237_[6]),
    .S(_0171_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _1047_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(_0372_[3]),
    .O(_0202_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _1048_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0057_[7]),
    .I2(_0057_[2]),
    .I3(_0057_[0]),
    .I4(_0057_[4]),
    .I5(\u_cpu.IR [5]),
    .O(_0205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1049_ (
    .I0(1'h0),
    .I1(_0205_),
    .O(_0202_[3]),
    .S(\u_cpu.IR [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h001f000000000000)
  ) _1050_ (
    .I0(_0206_[0]),
    .I1(_0206_[1]),
    .I2(_0171_[3]),
    .I3(_0206_[3]),
    .I4(_0206_[4]),
    .I5(_0206_[5]),
    .O(_0207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1051_ (
    .I0(1'h0),
    .I1(_0207_),
    .O(_0237_[1]),
    .S(_0206_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _1052_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0057_[7]),
    .I2(_0057_[2]),
    .I3(_0057_[0]),
    .I4(_0057_[5]),
    .I5(\u_cpu.IR [5]),
    .O(_0208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1053_ (
    .I0(1'h0),
    .I1(_0208_),
    .O(_0206_[1]),
    .S(_0057_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfefffffffe00ff00)
  ) _1054_ (
    .I0(_0057_[2]),
    .I1(_0057_[0]),
    .I2(_0057_[4]),
    .I3(_0171_[3]),
    .I4(_0057_[7]),
    .I5(_0462_[5]),
    .O(_0206_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffdffffffffcfff)
  ) _1055_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(RDY),
    .I5(\u_cpu.state [0]),
    .O(_0209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1056_ (
    .I0(1'h1),
    .I1(_0209_),
    .O(_0462_[5]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1057_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0210_),
    .S(_0057_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _1058_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [5]),
    .I2(_0057_[7]),
    .I3(_0057_[2]),
    .I4(_0057_[0]),
    .I5(\u_cpu.IR [6]),
    .O(_0212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1059_ (
    .I0(1'h0),
    .I1(_0212_),
    .O(_0211_),
    .S(_0057_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1060_ (
    .I0(_0210_),
    .I1(_0211_),
    .O(_0206_[0]),
    .S(_0057_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3ff3555500000000)
  ) _1061_ (
    .I0(_0363_[0]),
    .I1(_0403_[1]),
    .I2(_0463_[2]),
    .I3(\u_cpu.cond_code [0]),
    .I4(RDY),
    .I5(_0463_[5]),
    .O(_0206_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'haaaaccccf0f0ff00)
  ) _1062_ (
    .I0(\u_cpu.Z ),
    .I1(\u_cpu.C ),
    .I2(\u_cpu.V ),
    .I3(\u_cpu.N ),
    .I4(\u_cpu.cond_code [1]),
    .I5(\u_cpu.cond_code [2]),
    .O(_0463_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffefffffffff)
  ) _1063_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [1]),
    .I3(RDY),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [5]),
    .O(_0213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1064_ (
    .I0(1'h1),
    .I1(_0213_),
    .O(_0463_[5]),
    .S(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffbfff)
  ) _1065_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeefffffffffffff)
  ) _1066_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0215_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1067_ (
    .I0(_0214_),
    .I1(_0215_),
    .O(_0206_[6]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _1068_ (
    .I0(_0216_[3]),
    .I1(_0216_[4]),
    .O(_0219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _1069_ (
    .I0(_0216_[3]),
    .I1(_0216_[4]),
    .O(_0220_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1070_ (
    .I0(_0219_),
    .I1(_0220_),
    .O(_0217_),
    .S(_0171_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h2)
  ) _1071_ (
    .I0(_0216_[3]),
    .I1(_0216_[4]),
    .O(_0221_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000f000000bb00)
  ) _1072_ (
    .I0(_0057_[2]),
    .I1(_0057_[7]),
    .I2(_0057_[4]),
    .I3(_0216_[3]),
    .I4(_0216_[4]),
    .I5(_0057_[5]),
    .O(_0222_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1073_ (
    .I0(_0221_),
    .I1(_0222_),
    .O(_0218_),
    .S(_0171_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1074_ (
    .I0(_0217_),
    .I1(_0218_),
    .O(_0464_[4]),
    .S(_0057_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _1075_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .I2(RDY),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [1]),
    .O(_0223_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1076_ (
    .I0(1'h0),
    .I1(_0223_),
    .O(_0216_[4]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffff8ffff)
  ) _1077_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [0]),
    .O(_0224_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffff9ffffffff)
  ) _1078_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [0]),
    .O(_0225_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1079_ (
    .I0(_0224_),
    .I1(_0225_),
    .O(_0216_[3]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) _1080_ (
    .I0(_0237_[0]),
    .I1(_0237_[1]),
    .I2(_0467_[2]),
    .I3(_0467_[3]),
    .O(_0347_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h40404040404f4040)
  ) _1081_ (
    .I0(_0465_[0]),
    .I1(RDY),
    .I2(_0371_[1]),
    .I3(_0465_[3]),
    .I4(_0465_[4]),
    .I5(_0403_[1]),
    .O(_0467_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00f0fff300010cf0)
  ) _1082_ (
    .I0(\u_cpu.IR [5]),
    .I1(\u_cpu.IR [7]),
    .I2(_0057_[7]),
    .I3(_0057_[0]),
    .I4(_0057_[5]),
    .I5(_0057_[2]),
    .O(_0465_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf9fb9fbff9fbffff)
  ) _1083_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [2]),
    .I5(RDY),
    .O(_0226_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf8fa9fbff8faffff)
  ) _1084_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [2]),
    .I5(RDY),
    .O(_0227_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1085_ (
    .I0(_0226_),
    .I1(_0227_),
    .O(_0465_[4]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h011000a000001300)
  ) _1086_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0228_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1087_ (
    .I0(1'h0),
    .I1(_0228_),
    .O(_0465_[3]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483648)
  ) _1088_ (
    .I0(_0184_[2]),
    .I1(_0184_[3]),
    .I2(_0184_[4]),
    .I3(_0466_[3]),
    .I4(_0466_[4]),
    .O(_0467_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _1089_ (
    .I0(_0229_[3]),
    .O(_0232_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _1090_ (
    .I0(_0229_[3]),
    .O(_0233_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1091_ (
    .I0(_0232_),
    .I1(_0233_),
    .O(_0230_),
    .S(_0057_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _1092_ (
    .I0(_0229_[3]),
    .O(_0234_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00ff00ff00ff0001)
  ) _1093_ (
    .I0(_0057_[0]),
    .I1(_0057_[2]),
    .I2(\u_cpu.IR [7]),
    .I3(_0229_[3]),
    .I4(_0057_[5]),
    .I5(_0057_[7]),
    .O(_0235_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1094_ (
    .I0(_0234_),
    .I1(_0235_),
    .O(_0231_),
    .S(_0057_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1095_ (
    .I0(_0230_),
    .I1(_0231_),
    .O(_0466_[3]),
    .S(_0171_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _1096_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(RDY),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [2]),
    .O(_0236_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1097_ (
    .I0(1'h0),
    .I1(_0236_),
    .O(_0229_[3]),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h5b)
  ) _1098_ (
    .I0(_0175_[0]),
    .I1(_0468_[1]),
    .I2(RDY),
    .O(_0469_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _1099_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .O(_0468_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfebfbfffffffffef)
  ) _1100_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(RDY),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [1]),
    .O(_0466_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1101_ (
    .I0(1'h1),
    .I1(1'h1),
    .O(_0238_),
    .S(_0237_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h80000000ffffffff)
  ) _1102_ (
    .I0(_0237_[0]),
    .I1(_0237_[1]),
    .I2(_0237_[2]),
    .I3(_0237_[3]),
    .I4(_0237_[4]),
    .I5(_0237_[5]),
    .O(_0240_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1103_ (
    .I0(1'h1),
    .I1(_0240_),
    .O(_0239_),
    .S(_0237_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1104_ (
    .I0(_0238_),
    .I1(_0239_),
    .O(_0347_[3]),
    .S(_0237_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h70)
  ) _1105_ (
    .I0(_0171_[3]),
    .I1(_0171_[4]),
    .I2(_0171_[7]),
    .O(_0237_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1106_ (
    .I0(_0466_[3]),
    .I1(_0469_[1]),
    .O(_0237_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h101f000000000000)
  ) _1107_ (
    .I0(_0471_[0]),
    .I1(_0206_[1]),
    .I2(_0171_[3]),
    .I3(_0206_[3]),
    .I4(_0471_[4]),
    .I5(_0206_[5]),
    .O(_0237_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _1108_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0057_[7]),
    .I2(_0057_[2]),
    .I3(_0057_[0]),
    .I4(\u_cpu.IR [5]),
    .I5(\u_cpu.IR [6]),
    .O(_0241_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1109_ (
    .I0(1'h0),
    .I1(_0241_),
    .O(_0471_[0]),
    .S(_0057_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _1110_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0475_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffbfcc8ccc8ccc8c)
  ) _1111_ (
    .I0(_0057_[4]),
    .I1(_0171_[3]),
    .I2(_0057_[5]),
    .I3(_0057_[0]),
    .I4(_0460_[4]),
    .I5(_0470_[5]),
    .O(_0471_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff27f31ffffffff)
  ) _1112_ (
    .I0(\u_cpu.state [1]),
    .I1(RDY),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [3]),
    .O(_0242_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffcdfc8f7ffffff)
  ) _1113_ (
    .I0(\u_cpu.state [1]),
    .I1(RDY),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [3]),
    .O(_0243_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1114_ (
    .I0(_0242_),
    .I1(_0243_),
    .O(_0470_[5]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb000)
  ) _1115_ (
    .I0(_0473_[0]),
    .I1(_0171_[3]),
    .I2(_0473_[2]),
    .I3(_0464_[4]),
    .O(_0237_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4026662741)
  ) _1116_ (
    .I0(\u_cpu.IR [5]),
    .I1(\u_cpu.IR [7]),
    .I2(_0057_[7]),
    .I3(_0057_[2]),
    .I4(_0057_[4]),
    .O(_0473_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h007f000000000000)
  ) _1117_ (
    .I0(_0171_[3]),
    .I1(_0057_[5]),
    .I2(_0057_[0]),
    .I3(_0472_[3]),
    .I4(_0472_[4]),
    .I5(_0472_[5]),
    .O(_0473_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _1118_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [3]),
    .I3(RDY),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [5]),
    .O(_0244_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1119_ (
    .I0(1'h0),
    .I1(_0244_),
    .O(_0472_[3]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbfffffffffffffff)
  ) _1120_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [3]),
    .I3(RDY),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [0]),
    .O(_0245_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffffffffe)
  ) _1121_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [3]),
    .I3(RDY),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [0]),
    .O(_0246_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1122_ (
    .I0(_0245_),
    .I1(_0246_),
    .O(_0472_[4]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294967294)
  ) _1123_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(RDY),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [0]),
    .O(_0247_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbeffffffffffffef)
  ) _1124_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(RDY),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [0]),
    .O(_0248_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1125_ (
    .I0(_0247_),
    .I1(_0248_),
    .O(_0472_[5]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff8fffffff)
  ) _1126_ (
    .I0(_0171_[3]),
    .I1(_0471_[0]),
    .I2(_0475_[2]),
    .I3(_0475_[3]),
    .I4(_0475_[4]),
    .I5(_0475_[5]),
    .O(_0347_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h2a7f)
  ) _1127_ (
    .I0(_0171_[3]),
    .I1(_0171_[1]),
    .I2(_0202_[0]),
    .I3(_0202_[2]),
    .O(_0475_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h70)
  ) _1128_ (
    .I0(_0171_[3]),
    .I1(_0206_[0]),
    .I2(_0206_[6]),
    .O(_0475_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0700000000000000)
  ) _1129_ (
    .I0(_0171_[3]),
    .I1(_0206_[1]),
    .I2(_0206_[3]),
    .I3(_0474_[3]),
    .I4(_0474_[4]),
    .I5(_0474_[5]),
    .O(_0475_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'he0f0f0f0efffffff)
  ) _1130_ (
    .I0(_0057_[2]),
    .I1(_0057_[4]),
    .I2(_0171_[3]),
    .I3(_0057_[0]),
    .I4(_0057_[7]),
    .I5(_0216_[4]),
    .O(_0474_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000bfff0000)
  ) _1131_ (
    .I0(_0057_[4]),
    .I1(_0171_[3]),
    .I2(_0057_[0]),
    .I3(_0057_[5]),
    .I4(_0472_[4]),
    .I5(_0472_[3]),
    .O(_0474_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1132_ (
    .I0(1'h1),
    .I1(1'h1),
    .O(_0249_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffc0020ffffff0f)
  ) _1133_ (
    .I0(_0175_[4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [5]),
    .I5(RDY),
    .O(_0251_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4291821056)
  ) _1134_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [5]),
    .I4(RDY),
    .O(_0252_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1135_ (
    .I0(_0251_),
    .I1(_0252_),
    .O(_0250_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1136_ (
    .I0(_0249_),
    .I1(_0250_),
    .O(_0474_[4]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3221225471)
  ) _1137_ (
    .I0(_0478_[0]),
    .I1(_0478_[1]),
    .I2(_0478_[2]),
    .I3(_0466_[3]),
    .I4(_0478_[4]),
    .O(_0347_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1138_ (
    .I0(_0202_[3]),
    .I1(_0171_[3]),
    .O(_0478_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h2722)
  ) _1139_ (
    .I0(_0171_[3]),
    .I1(_0476_[1]),
    .I2(_0472_[3]),
    .I3(_0476_[3]),
    .O(_0478_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1140_ (
    .I0(_0057_[4]),
    .I1(_0057_[5]),
    .O(_0476_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'ha2ff)
  ) _1141_ (
    .I0(RDY),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(_0372_[3]),
    .O(_0476_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4c7f)
  ) _1142_ (
    .I0(_0477_[0]),
    .I1(_0171_[1]),
    .I2(_0171_[2]),
    .I3(_0184_[1]),
    .O(_0478_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1143_ (
    .I0(\u_cpu.IR [6]),
    .I1(_0171_[3]),
    .O(_0477_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffffff7ff)
  ) _1144_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(RDY),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0255_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4293887358)
  ) _1145_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [1]),
    .I2(RDY),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [4]),
    .O(_0256_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1146_ (
    .I0(_0255_),
    .I1(_0256_),
    .O(_0253_),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3ffffffffffffdff)
  ) _1147_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(RDY),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0257_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffdfc4fc0cf0f)
  ) _1148_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(RDY),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0258_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1149_ (
    .I0(_0257_),
    .I1(_0258_),
    .O(_0254_),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1150_ (
    .I0(_0253_),
    .I1(_0254_),
    .O(_0478_[4]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000700f8fff80007)
  ) _1151_ (
    .I0(\u_cpu.DIMUX [0]),
    .I1(_0403_[3]),
    .I2(_0479_[2]),
    .I3(_0403_[4]),
    .I4(\u_cpu.ALU.temp_logic [0]),
    .I5(_0403_[5]),
    .O(_0338_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1152_ (
    .I0(_0403_[1]),
    .I1(\u_cpu.PC [0]),
    .O(_0479_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000700f8fff80007)
  ) _1153_ (
    .I0(\u_cpu.DIMUX [1]),
    .I1(_0403_[3]),
    .I2(_0480_[2]),
    .I3(_0403_[4]),
    .I4(\u_cpu.ALU.temp_logic [1]),
    .I5(_0403_[5]),
    .O(_0338_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1154_ (
    .I0(_0403_[1]),
    .I1(\u_cpu.PC [1]),
    .O(_0480_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000700f8fff80007)
  ) _1155_ (
    .I0(\u_cpu.DIMUX [2]),
    .I1(_0403_[3]),
    .I2(_0481_[2]),
    .I3(_0403_[4]),
    .I4(\u_cpu.ALU.temp_logic [2]),
    .I5(_0403_[5]),
    .O(_0338_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1156_ (
    .I0(_0403_[1]),
    .I1(\u_cpu.PC [2]),
    .O(_0481_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000700f8fff80007)
  ) _1157_ (
    .I0(\u_cpu.DIMUX [3]),
    .I1(_0403_[3]),
    .I2(_0482_[2]),
    .I3(_0403_[4]),
    .I4(\u_cpu.ALU.temp_logic [3]),
    .I5(_0403_[5]),
    .O(_0338_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1158_ (
    .I0(_0403_[1]),
    .I1(\u_cpu.PC [3]),
    .O(_0482_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1c)
  ) _1159_ (
    .I0(_0403_[4]),
    .I1(_0407_[2]),
    .I2(_0407_[1]),
    .O(_0342_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1c)
  ) _1160_ (
    .I0(_0403_[4]),
    .I1(_0409_[2]),
    .I2(_0409_[1]),
    .O(_0342_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc1)
  ) _1161_ (
    .I0(_0403_[4]),
    .I1(_0415_[1]),
    .I2(_0415_[2]),
    .O(_0342_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hc1)
  ) _1162_ (
    .I0(_0403_[4]),
    .I1(_0414_[1]),
    .I2(_0414_[2]),
    .O(_0342_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1e)
  ) _1163_ (
    .I0(_0485_[0]),
    .I1(_0485_[1]),
    .I2(\u_cpu.ALU.OUT [5]),
    .O(_0330_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1164_ (
    .I0(_0483_[0]),
    .I1(\u_cpu.ALU.CO ),
    .O(_0485_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1165_ (
    .I0(\u_cpu.adj_bcd ),
    .I1(\u_cpu.adc_bcd ),
    .O(_0483_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1166_ (
    .I0(\u_cpu.ALU.CO ),
    .I1(_0484_[1]),
    .O(_0485_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1167_ (
    .I0(\u_cpu.adc_bcd ),
    .I1(\u_cpu.adj_bcd ),
    .O(_0484_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1168_ (
    .I0(_0485_[0]),
    .I1(\u_cpu.ALU.OUT [6]),
    .O(_0330_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1169_ (
    .I0(_0485_[1]),
    .I1(\u_cpu.ALU.N ),
    .O(_0330_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1e)
  ) _1170_ (
    .I0(_0486_[0]),
    .I1(_0486_[1]),
    .I2(\u_cpu.ALU.OUT [1]),
    .O(_0325_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1171_ (
    .I0(_0483_[0]),
    .I1(\u_cpu.ALU.HC ),
    .O(_0486_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1172_ (
    .I0(\u_cpu.ALU.HC ),
    .I1(_0484_[1]),
    .O(_0486_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1173_ (
    .I0(_0486_[0]),
    .I1(\u_cpu.ALU.OUT [2]),
    .O(_0325_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1174_ (
    .I0(_0486_[1]),
    .I1(\u_cpu.ALU.OUT [3]),
    .O(_0325_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfef0f0f0f0f0f0f0)
  ) _1175_ (
    .I0(\u_cpu.ALU.temp_l [1]),
    .I1(\u_cpu.ALU.temp_l [2]),
    .I2(\u_cpu.ALU.temp_l [4]),
    .I3(\u_cpu.adc_bcd ),
    .I4(\u_cpu.ALU.temp_l [3]),
    .I5(_0175_[1]),
    .O(\u_cpu.ALU.temp_HC )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfef0f0f0f0f0f0f0)
  ) _1176_ (
    .I0(\u_cpu.ALU.temp_h [1]),
    .I1(\u_cpu.ALU.temp_h [2]),
    .I2(\u_cpu.ALU.temp_h [4]),
    .I3(\u_cpu.adc_bcd ),
    .I4(\u_cpu.ALU.temp_h [3]),
    .I5(_0175_[1]),
    .O(_0309_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff3ff33fff0ffaa)
  ) _1177_ (
    .I0(\u_cpu.ALU.OUT [2]),
    .I1(\u_cpu.cli ),
    .I2(\u_cpu.DIMUX [2]),
    .I3(_0375_[3]),
    .I4(_0373_[0]),
    .I5(_0375_[5]),
    .O(_0277_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1178_ (
    .I0(\u_cpu.adc_sbc ),
    .I1(\u_cpu.D ),
    .O(_0281_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hcc0c550f33f3aaf0)
  ) _1179_ (
    .I0(\u_cpu.PC [0]),
    .I1(_0489_[1]),
    .I2(\u_cpu.ALU.OUT [0]),
    .I3(_0153_[1]),
    .I4(_0153_[6]),
    .I5(\u_cpu.PC_inc ),
    .O(_0322_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3355fffff0f0f0f0)
  ) _1180_ (
    .I0(\u_cpu.ABL [0]),
    .I1(\u_cpu.PC [0]),
    .I2(_0488_[2]),
    .I3(_0147_[1]),
    .I4(_0318_[0]),
    .I5(_0153_[5]),
    .O(_0489_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _1181_ (
    .I0(\u_cpu.ALU.OUT [0]),
    .I1(\u_cpu.PC [0]),
    .I2(\u_cpu.state [0]),
    .O(_0488_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1182_ (
    .I(\u_cpu.state [1]),
    .O(_0310_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1183_ (
    .I(\u_cpu.state [3]),
    .O(_0317_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1184_ (
    .I(\u_cpu.state [5]),
    .O(_0312_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1185_ (
    .I(\u_cpu.state [0]),
    .O(_0312_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1186_ (
    .I(\u_cpu.state [4]),
    .O(_0312_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1187_ (
    .I(counter[0]),
    .O(_0335_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1188_ (
    .CI(1'h0),
    .CO(_0311_[3:0]),
    .CYINIT(1'h1),
    .DI({ _0310_[3], \u_cpu.state [0], \u_cpu.state [5], \u_cpu.state [3] }),
    .O(_0313_[3:0]),
    .S({ \u_cpu.state [1], _0312_[2:1], \u_cpu.state [3] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1189_ (
    .CI(_0311_[3]),
    .CO({ _0314_[7:5], _0311_[4] }),
    .CYINIT(1'h0),
    .DI({ 3'h0, \u_cpu.state [4] }),
    .O({ _0315_[7:5], _0313_[4] }),
    .S({ 3'h0, _0312_[4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1190_ (
    .CI(1'h0),
    .CO(_0316_[3:0]),
    .CYINIT(1'h1),
    .DI(\u_cpu.state [4:1]),
    .O({ _0318_[3:2], _0153_[5], _0318_[0] }),
    .S({ _0312_[4], _0317_[2], \u_cpu.state [2:1] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:0.0-0.0|../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1191_ (
    .CI(_0316_[3]),
    .CO({ _0319_[7:5], _0316_[4] }),
    .CYINIT(1'h0),
    .DI({ 3'h0, \u_cpu.state [5] }),
    .O({ _0320_[7:5], _0318_[4] }),
    .S({ 3'h0, _0312_[1] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1192_ (
    .CI(1'h0),
    .CO(_0321_[3:0]),
    .CYINIT(1'h0),
    .DI({ 3'h0, \u_cpu.PC_inc  }),
    .O(_0323_[3:0]),
    .S({ \u_cpu.PC_temp [3:1], _0322_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1193_ (
    .CI(_0321_[3]),
    .CO(_0321_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0323_[7:4]),
    .S(\u_cpu.PC_temp [7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1194_ (
    .CI(_0321_[7]),
    .CO(_0321_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0323_[11:8]),
    .S(\u_cpu.PC_temp [11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1195_ (
    .CI(_0321_[11]),
    .CO(_0321_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0323_[15:12]),
    .S(\u_cpu.PC_temp [15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1196_ (
    .CI(1'h0),
    .CO({ _0327_[3], _0324_ }),
    .CYINIT(1'h0),
    .DI({ 1'h0, \u_cpu.ALU.OUT [3:1] }),
    .O({ _0328_[3], _0326_ }),
    .S({ 1'h0, _0325_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1197_ (
    .CI(1'h0),
    .CO({ _0332_[3], _0329_ }),
    .CYINIT(1'h0),
    .DI({ 1'h0, \u_cpu.ALU.N , \u_cpu.ALU.OUT [6:5] }),
    .O({ _0333_[3], _0331_ }),
    .S({ 1'h0, _0330_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:70.20-70.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1198_ (
    .CI(1'h0),
    .CO(_0334_),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_0336_),
    .S({ counter[3:1], _0335_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1199_ (
    .CI(1'h0),
    .CO(_0337_[3:0]),
    .CYINIT(\u_cpu.ALU.adder_CI ),
    .DI(\u_cpu.ALU.temp_logic [3:0]),
    .O(\u_cpu.ALU.temp_l [3:0]),
    .S(_0338_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1200_ (
    .CI(_0337_[3]),
    .CO({ _0339_[7:5], _0337_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0340_[7:5], \u_cpu.ALU.temp_l [4] }),
    .S(4'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1201_ (
    .CI(1'h0),
    .CO(_0341_[3:0]),
    .CYINIT(\u_cpu.ALU.temp_HC ),
    .DI(\u_cpu.ALU.temp_BI [7:4]),
    .O(\u_cpu.ALU.temp_h [3:0]),
    .S(_0342_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1202_ (
    .CI(_0341_[3]),
    .CO({ _0343_[7:5], _0341_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0344_[7:5], \u_cpu.ALU.temp_h [4] }),
    .S({ 3'h0, \u_cpu.ALU.temp_logic [8] })
  );
  BUFG _1203_ (
    .I(_0345_),
    .O(_0357_)
  );
  BUFG _1204_ (
    .I(_0346_),
    .O(\u_cpu.ALU.clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:68.5-71.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1205_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .D(_0336_[0]),
    .Q(counter[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:68.5-71.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1206_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .D(_0336_[1]),
    .Q(counter[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:68.5-71.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1207_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .D(_0336_[2]),
    .Q(counter[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:68.5-71.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1208_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .D(_0336_[3]),
    .Q(counter[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1209_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.ALU.temp_BI [7]),
    .Q(\u_cpu.ALU.BI7 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1210_ (
    .C(_0357_),
    .CE(_0401_[0]),
    .D(stimIn_0[0]),
    .Q(reset),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1211_ (
    .C(_0357_),
    .CE(_0401_[0]),
    .D(stimIn_0[3]),
    .Q(RDY),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1212_ (
    .C(_0357_),
    .CE(_0401_[0]),
    .D(stimIn_1[0]),
    .Q(DI[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1213_ (
    .C(_0357_),
    .CE(_0401_[0]),
    .D(stimIn_1[1]),
    .Q(DI[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1214_ (
    .C(_0357_),
    .CE(_0401_[0]),
    .D(stimIn_1[2]),
    .Q(DI[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1215_ (
    .C(_0357_),
    .CE(_0401_[0]),
    .D(stimIn_1[3]),
    .Q(DI[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1216_ (
    .C(_0357_),
    .CE(_0401_[0]),
    .D(stimIn_1[4]),
    .Q(DI[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1217_ (
    .C(_0357_),
    .CE(_0401_[0]),
    .D(stimIn_1[5]),
    .Q(DI[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1218_ (
    .C(_0357_),
    .CE(_0401_[0]),
    .D(stimIn_1[6]),
    .Q(DI[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1219_ (
    .C(_0357_),
    .CE(_0401_[0]),
    .D(stimIn_1[7]),
    .Q(DI[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1220_ (
    .C(_0357_),
    .CE(_0401_[0]),
    .D(stimIn_0[1]),
    .Q(IRQ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1221_ (
    .C(_0357_),
    .CE(_0401_[0]),
    .D(stimIn_0[2]),
    .Q(NMI),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1222_ (
    .C(_0357_),
    .CE(_0421_[1]),
    .D(_0348_[0]),
    .Q(_0356_[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1223_ (
    .C(_0357_),
    .CE(_0421_[1]),
    .D(_0348_[1]),
    .Q(_0356_[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1224_ (
    .C(_0357_),
    .CE(_0421_[1]),
    .D(_0348_[2]),
    .Q(_0356_[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1225_ (
    .C(_0357_),
    .CE(_0421_[1]),
    .D(_0348_[3]),
    .Q(_0356_[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1226_ (
    .C(_0357_),
    .CE(_0421_[1]),
    .D(_0348_[4]),
    .Q(_0356_[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1227_ (
    .C(_0357_),
    .CE(_0421_[1]),
    .D(_0348_[5]),
    .Q(_0356_[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1228_ (
    .C(_0357_),
    .CE(_0421_[1]),
    .D(_0348_[6]),
    .Q(_0356_[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1229_ (
    .C(_0357_),
    .CE(_0421_[1]),
    .D(_0348_[7]),
    .Q(_0356_[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1230_ (
    .C(_0357_),
    .CE(_0262_),
    .D(_0355_[0]),
    .Q(stimIn_1[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1231_ (
    .C(_0357_),
    .CE(_0262_),
    .D(_0355_[1]),
    .Q(stimIn_1[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1232_ (
    .C(_0357_),
    .CE(_0262_),
    .D(_0355_[2]),
    .Q(stimIn_1[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1233_ (
    .C(_0357_),
    .CE(_0262_),
    .D(_0355_[3]),
    .Q(stimIn_1[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1234_ (
    .C(_0357_),
    .CE(_0262_),
    .D(_0355_[4]),
    .Q(stimIn_1[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1235_ (
    .C(_0357_),
    .CE(_0262_),
    .D(_0355_[5]),
    .Q(stimIn_1[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1236_ (
    .C(_0357_),
    .CE(_0262_),
    .D(_0355_[6]),
    .Q(stimIn_1[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1237_ (
    .C(_0357_),
    .CE(_0262_),
    .D(_0355_[7]),
    .Q(stimIn_1[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1238_ (
    .C(_0357_),
    .CE(_0261_),
    .D(_0355_[0]),
    .Q(stimIn_0[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1239_ (
    .C(_0357_),
    .CE(_0261_),
    .D(_0355_[1]),
    .Q(stimIn_0[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1240_ (
    .C(_0357_),
    .CE(_0261_),
    .D(_0355_[2]),
    .Q(stimIn_0[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1241_ (
    .C(_0357_),
    .CE(_0261_),
    .D(_0355_[3]),
    .Q(stimIn_0[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1242_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[8]),
    .Q(vectOut_0[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1243_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[9]),
    .Q(vectOut_0[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1244_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[10]),
    .Q(vectOut_0[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1245_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[11]),
    .Q(vectOut_0[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1246_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[12]),
    .Q(vectOut_0[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1247_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[13]),
    .Q(vectOut_0[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1248_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[14]),
    .Q(vectOut_0[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1249_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[15]),
    .Q(vectOut_0[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1250_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[0]),
    .Q(vectOut_1[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1251_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[1]),
    .Q(vectOut_1[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1252_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[2]),
    .Q(vectOut_1[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1253_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[3]),
    .Q(vectOut_1[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1254_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[4]),
    .Q(vectOut_1[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1255_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[5]),
    .Q(vectOut_1[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1256_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[6]),
    .Q(vectOut_1[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1257_ (
    .C(_0357_),
    .CE(_0260_),
    .D(AB[7]),
    .Q(vectOut_1[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1258_ (
    .C(_0357_),
    .CE(_0260_),
    .D(DO[0]),
    .Q(vectOut_2[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1259_ (
    .C(_0357_),
    .CE(_0260_),
    .D(DO[1]),
    .Q(vectOut_2[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1260_ (
    .C(_0357_),
    .CE(_0260_),
    .D(DO[2]),
    .Q(vectOut_2[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1261_ (
    .C(_0357_),
    .CE(_0260_),
    .D(DO[3]),
    .Q(vectOut_2[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1262_ (
    .C(_0357_),
    .CE(1'h1),
    .D(_0349_),
    .Q(vectOut_2[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1263_ (
    .C(_0357_),
    .CE(_0260_),
    .D(DO[5]),
    .Q(vectOut_2[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1264_ (
    .C(_0357_),
    .CE(_0260_),
    .D(DO[6]),
    .Q(vectOut_2[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1265_ (
    .C(_0357_),
    .CE(_0260_),
    .D(DO[7]),
    .Q(vectOut_2[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../cpu_wrapper.v:33.5-64.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1266_ (
    .C(_0357_),
    .CE(_0260_),
    .D(WE),
    .Q(vectOut_3[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1267_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0347_[0]),
    .Q(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1268_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0347_[1]),
    .Q(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1269_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0347_[2]),
    .Q(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _1270_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .D(_0347_[3]),
    .PRE(reset),
    .Q(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1271_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0347_[4]),
    .Q(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1272_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0347_[5]),
    .Q(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1273_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[0]),
    .Q(\u_cpu.PC [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1274_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[1]),
    .Q(\u_cpu.PC [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1275_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[2]),
    .Q(\u_cpu.PC [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1276_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[3]),
    .Q(\u_cpu.PC [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1277_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[4]),
    .Q(\u_cpu.PC [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1278_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[5]),
    .Q(\u_cpu.PC [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1279_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[6]),
    .Q(\u_cpu.PC [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1280_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[7]),
    .Q(\u_cpu.PC [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1281_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[8]),
    .Q(\u_cpu.PC [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1282_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[9]),
    .Q(\u_cpu.PC [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1283_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[10]),
    .Q(\u_cpu.PC [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1284_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[11]),
    .Q(\u_cpu.PC [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1285_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[12]),
    .Q(\u_cpu.PC [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1286_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[13]),
    .Q(\u_cpu.PC [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1287_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[14]),
    .Q(\u_cpu.PC [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1288_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0323_[15]),
    .Q(\u_cpu.PC [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1289_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0309_),
    .Q(\u_cpu.ALU.CO )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1290_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.ALU.temp_l [0]),
    .Q(\u_cpu.ALU.OUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1291_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.ALU.temp_l [1]),
    .Q(\u_cpu.ALU.OUT [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1292_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.ALU.temp_l [2]),
    .Q(\u_cpu.ALU.OUT [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1293_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.ALU.temp_l [3]),
    .Q(\u_cpu.ALU.OUT [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1294_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.ALU.temp_h [0]),
    .Q(\u_cpu.ALU.OUT [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1295_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.ALU.temp_h [1]),
    .Q(\u_cpu.ALU.OUT [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1296_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.ALU.temp_h [2]),
    .Q(\u_cpu.ALU.OUT [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1297_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.ALU.temp_h [3]),
    .Q(\u_cpu.ALU.N )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1298_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.ALU.temp_HC ),
    .Q(\u_cpu.ALU.HC )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/ALU.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1299_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.ALU.AI [7]),
    .Q(\u_cpu.ALU.AI7 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1300_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[0]),
    .Q(\u_cpu.ABL [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1301_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[1]),
    .Q(\u_cpu.ABL [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1302_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[2]),
    .Q(\u_cpu.ABL [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1303_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[3]),
    .Q(\u_cpu.ABL [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1304_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[4]),
    .Q(\u_cpu.ABL [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1305_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[5]),
    .Q(\u_cpu.ABL [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1306_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[6]),
    .Q(\u_cpu.ABL [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1307_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[7]),
    .Q(\u_cpu.ABL [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1308_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0301_),
    .Q(\u_cpu.AXYS[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1309_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0302_),
    .Q(\u_cpu.AXYS[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1310_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0303_),
    .Q(\u_cpu.AXYS[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1311_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0304_),
    .Q(\u_cpu.AXYS[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1312_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0305_),
    .Q(\u_cpu.AXYS[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1313_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0306_),
    .Q(\u_cpu.AXYS[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1314_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0307_),
    .Q(\u_cpu.AXYS[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1315_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0263_),
    .CLR(reset),
    .D(_0308_),
    .Q(\u_cpu.AXYS[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:500.1-504.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1316_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0281_),
    .Q(\u_cpu.adj_bcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1317_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0264_),
    .CLR(reset),
    .D(_0301_),
    .Q(\u_cpu.AXYS[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1318_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0264_),
    .CLR(reset),
    .D(_0302_),
    .Q(\u_cpu.AXYS[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1319_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0264_),
    .CLR(reset),
    .D(_0303_),
    .Q(\u_cpu.AXYS[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1320_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0264_),
    .CLR(reset),
    .D(_0304_),
    .Q(\u_cpu.AXYS[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1321_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0264_),
    .CLR(reset),
    .D(_0305_),
    .Q(\u_cpu.AXYS[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1322_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0264_),
    .CLR(reset),
    .D(_0306_),
    .Q(\u_cpu.AXYS[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1323_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0264_),
    .CLR(reset),
    .D(_0307_),
    .Q(\u_cpu.AXYS[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1324_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0264_),
    .CLR(reset),
    .D(_0308_),
    .Q(\u_cpu.AXYS[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1325_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0265_),
    .CLR(reset),
    .D(_0301_),
    .Q(\u_cpu.AXYS[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1326_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0265_),
    .CLR(reset),
    .D(_0302_),
    .Q(\u_cpu.AXYS[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1327_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0265_),
    .CLR(reset),
    .D(_0303_),
    .Q(\u_cpu.AXYS[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1328_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0265_),
    .CLR(reset),
    .D(_0304_),
    .Q(\u_cpu.AXYS[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1329_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0265_),
    .CLR(reset),
    .D(_0305_),
    .Q(\u_cpu.AXYS[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1330_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0265_),
    .CLR(reset),
    .D(_0306_),
    .Q(\u_cpu.AXYS[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1331_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0265_),
    .CLR(reset),
    .D(_0307_),
    .Q(\u_cpu.AXYS[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1332_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0265_),
    .CLR(reset),
    .D(_0308_),
    .Q(\u_cpu.AXYS[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1333_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0266_),
    .CLR(reset),
    .D(_0301_),
    .Q(\u_cpu.AXYS[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1334_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0266_),
    .CLR(reset),
    .D(_0302_),
    .Q(\u_cpu.AXYS[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1335_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0266_),
    .CLR(reset),
    .D(_0303_),
    .Q(\u_cpu.AXYS[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1336_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0266_),
    .CLR(reset),
    .D(_0304_),
    .Q(\u_cpu.AXYS[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1337_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0266_),
    .CLR(reset),
    .D(_0305_),
    .Q(\u_cpu.AXYS[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1338_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0266_),
    .CLR(reset),
    .D(_0306_),
    .Q(\u_cpu.AXYS[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1339_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0266_),
    .CLR(reset),
    .D(_0307_),
    .Q(\u_cpu.AXYS[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1340_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0266_),
    .CLR(reset),
    .D(_0308_),
    .Q(\u_cpu.AXYS[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:646.1-650.31|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1341_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.DIMUX [7]),
    .Q(\u_cpu.backwards )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:768.1-784.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1342_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0267_),
    .CLR(reset),
    .D(_0275_),
    .Q(\u_cpu.C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:790.1-802.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1343_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0268_),
    .CLR(reset),
    .D(_0280_),
    .Q(\u_cpu.Z )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:804.1-817.23|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1344_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0269_),
    .CLR(reset),
    .D(_0278_),
    .Q(\u_cpu.N )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:823.1-834.31|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1345_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0270_),
    .CLR(reset),
    .D(_0277_),
    .Q(\u_cpu.I )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:839.1-848.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1346_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0271_),
    .CLR(reset),
    .D(_0276_),
    .Q(\u_cpu.D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:853.1-863.23|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1347_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0272_),
    .CLR(reset),
    .D(_0279_),
    .Q(\u_cpu.V )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1348_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0273_),
    .CLR(reset),
    .D(_0417_[0]),
    .Q(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1349_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0274_),
    .D(\u_cpu.DIMUX [0]),
    .Q(\u_cpu.IRHOLD [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1350_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0274_),
    .D(\u_cpu.DIMUX [1]),
    .Q(\u_cpu.IRHOLD [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1351_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0274_),
    .D(\u_cpu.DIMUX [2]),
    .Q(\u_cpu.IRHOLD [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1352_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0274_),
    .D(\u_cpu.DIMUX [3]),
    .Q(\u_cpu.IRHOLD [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1353_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0274_),
    .D(\u_cpu.DIMUX [4]),
    .Q(\u_cpu.IRHOLD [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1354_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0274_),
    .D(\u_cpu.DIMUX [5]),
    .Q(\u_cpu.IRHOLD [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1355_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0274_),
    .D(\u_cpu.DIMUX [6]),
    .Q(\u_cpu.IRHOLD [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1356_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0274_),
    .D(\u_cpu.DIMUX [7]),
    .Q(\u_cpu.IRHOLD [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1007.1-1011.19|/usr/local/bin/../share/yosys/xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _1357_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0371_[1]),
    .D(1'h0),
    .PRE(reset),
    .Q(\u_cpu.res )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1358_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [0]),
    .Q(\u_cpu.DIHOLD [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1359_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [1]),
    .Q(\u_cpu.DIHOLD [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1360_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [2]),
    .Q(\u_cpu.DIHOLD [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1361_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [3]),
    .Q(\u_cpu.DIHOLD [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1362_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [4]),
    .Q(\u_cpu.DIHOLD [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1363_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [5]),
    .Q(\u_cpu.DIHOLD [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1364_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [6]),
    .Q(\u_cpu.DIHOLD [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1365_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [7]),
    .Q(\u_cpu.DIHOLD [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1013.1-1032.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1366_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0300_),
    .Q(\u_cpu.load_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1034.1-1054.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1367_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0354_[0]),
    .Q(\u_cpu.dst_reg [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1034.1-1054.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1368_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0354_[1]),
    .Q(\u_cpu.dst_reg [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1056.1-1079.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1369_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0353_[0]),
    .Q(\u_cpu.src_reg [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1056.1-1079.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1370_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0353_[1]),
    .Q(\u_cpu.src_reg [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1081.1-1092.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1371_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0299_),
    .Q(\u_cpu.index_y )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1095.1-1106.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1372_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0298_),
    .Q(\u_cpu.store )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1108.1-1118.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1373_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0297_),
    .Q(\u_cpu.write_back )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1121.1-1129.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1374_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0411_[0]),
    .Q(\u_cpu.load_only )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1131.1-1141.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1375_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0296_),
    .Q(\u_cpu.inc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1143.1-1152.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1376_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0291_),
    .CLR(reset),
    .D(_0487_[1]),
    .Q(\u_cpu.adc_sbc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1154.1-1163.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1377_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0350_),
    .Q(\u_cpu.adc_bcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1165.1-1175.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1378_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0295_),
    .Q(\u_cpu.shift )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1177.1-1188.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1379_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0294_),
    .Q(\u_cpu.compare )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1190.1-1199.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1380_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0351_[11]),
    .Q(\u_cpu.shift_right )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1201.1-1211.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1381_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0293_),
    .Q(\u_cpu.rotate )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1382_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0352_[0]),
    .Q(\u_cpu.op [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1383_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0352_[1]),
    .Q(\u_cpu.op [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1384_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0352_[2]),
    .Q(\u_cpu.op [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1385_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0352_[3]),
    .Q(\u_cpu.op [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1241.1-1250.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1386_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0351_[15]),
    .Q(\u_cpu.bit_ins )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1387_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0288_),
    .Q(\u_cpu.clv )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1388_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0287_),
    .Q(\u_cpu.sei )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1389_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0286_),
    .Q(\u_cpu.cli )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1390_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0290_),
    .Q(\u_cpu.sed )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1391_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0289_),
    .Q(\u_cpu.cld )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1392_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0285_),
    .Q(\u_cpu.sec )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1393_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0283_),
    .Q(\u_cpu.clc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1394_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0282_),
    .Q(\u_cpu.php )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1395_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0171_[3]),
    .CLR(reset),
    .D(_0284_),
    .Q(\u_cpu.plp )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1282.1-1286.30|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1396_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.IR [5]),
    .Q(\u_cpu.cond_code [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1282.1-1286.30|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1397_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.IR [6]),
    .Q(\u_cpu.cond_code [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1282.1-1286.30|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1398_ (
    .C(\u_cpu.ALU.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.IR [7]),
    .Q(\u_cpu.cond_code [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1309.1-1315.23|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1399_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0259_),
    .CLR(reset),
    .D(_0395_[2]),
    .Q(\u_cpu.NMI_edge )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:1303.1-1307.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1400_ (
    .C(\u_cpu.ALU.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(NMI),
    .Q(\u_cpu.NMI_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1401_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[8]),
    .Q(\u_cpu.ABH [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1402_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[9]),
    .Q(\u_cpu.ABH [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1403_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[10]),
    .Q(\u_cpu.ABH [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1404_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[11]),
    .Q(\u_cpu.ABH [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1405_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[12]),
    .Q(\u_cpu.ABH [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1406_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[13]),
    .Q(\u_cpu.ABH [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1407_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[14]),
    .Q(\u_cpu.ABH [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1408_ (
    .C(\u_cpu.ALU.clk ),
    .CE(_0292_),
    .CLR(reset),
    .D(AB[15]),
    .Q(\u_cpu.ABH [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2aeaeaeae)
  ) _1409_ (
    .I0(vectOut_2[4]),
    .I1(_0401_[1]),
    .I2(_0401_[0]),
    .I3(_0381_[3]),
    .I4(_0435_[2]),
    .I5(_0443_[2]),
    .O(_0349_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'ha2aea2a2a2a2a2a2)
  ) _1410_ (
    .I0(\u_cpu.adc_bcd ),
    .I1(RDY),
    .I2(_0408_[0]),
    .I3(\u_cpu.IR [7]),
    .I4(_0487_[1]),
    .I5(\u_cpu.D ),
    .O(_0350_)
  );
  (* keep = 32'd1 *)
  IBUF _1411_ (
    .I(Addr[0]),
    .O(_0421_[2])
  );
  (* keep = 32'd1 *)
  IBUF _1412_ (
    .I(Addr[1]),
    .O(_0421_[0])
  );
  (* keep = 32'd1 *)
  IBUF _1413_ (
    .I(Addr[2]),
    .O(_0418_[0])
  );
  (* keep = 32'd1 *)
  IBUF _1414_ (
    .I(Addr[3]),
    .O(_0419_[0])
  );
  (* keep = 32'd1 *)
  IBUF _1415_ (
    .I(Addr[4]),
    .O(_0419_[1])
  );
  (* keep = 32'd1 *)
  IBUF _1416_ (
    .I(Addr[5]),
    .O(_0418_[1])
  );
  (* keep = 32'd1 *)
  IBUF _1417_ (
    .I(Addr[6]),
    .O(_0420_[0])
  );
  (* keep = 32'd1 *)
  IBUF _1418_ (
    .I(Addr[7]),
    .O(_0420_[1])
  );
  (* keep = 32'd1 *)
  IBUF _1419_ (
    .I(Data_In[0]),
    .O(_0355_[0])
  );
  (* keep = 32'd1 *)
  IBUF _1420_ (
    .I(Data_In[1]),
    .O(_0355_[1])
  );
  (* keep = 32'd1 *)
  IBUF _1421_ (
    .I(Data_In[2]),
    .O(_0355_[2])
  );
  (* keep = 32'd1 *)
  IBUF _1422_ (
    .I(Data_In[3]),
    .O(_0355_[3])
  );
  (* keep = 32'd1 *)
  IBUF _1423_ (
    .I(Data_In[4]),
    .O(_0355_[4])
  );
  (* keep = 32'd1 *)
  IBUF _1424_ (
    .I(Data_In[5]),
    .O(_0355_[5])
  );
  (* keep = 32'd1 *)
  IBUF _1425_ (
    .I(Data_In[6]),
    .O(_0355_[6])
  );
  (* keep = 32'd1 *)
  IBUF _1426_ (
    .I(Data_In[7]),
    .O(_0355_[7])
  );
  (* keep = 32'd1 *)
  OBUF _1427_ (
    .I(_0356_[0]),
    .O(Data_Out[0])
  );
  (* keep = 32'd1 *)
  OBUF _1428_ (
    .I(_0356_[1]),
    .O(Data_Out[1])
  );
  (* keep = 32'd1 *)
  OBUF _1429_ (
    .I(_0356_[2]),
    .O(Data_Out[2])
  );
  (* keep = 32'd1 *)
  OBUF _1430_ (
    .I(_0356_[3]),
    .O(Data_Out[3])
  );
  (* keep = 32'd1 *)
  OBUF _1431_ (
    .I(_0356_[4]),
    .O(Data_Out[4])
  );
  (* keep = 32'd1 *)
  OBUF _1432_ (
    .I(_0356_[5]),
    .O(Data_Out[5])
  );
  (* keep = 32'd1 *)
  OBUF _1433_ (
    .I(_0356_[6]),
    .O(Data_Out[6])
  );
  (* keep = 32'd1 *)
  OBUF _1434_ (
    .I(_0356_[7]),
    .O(Data_Out[7])
  );
  (* keep = 32'd1 *)
  OBUF _1435_ (
    .I(counter[3]),
    .O(clk_LED)
  );
  (* keep = 32'd1 *)
  IBUF _1436_ (
    .I(clk_dut),
    .O(_0346_)
  );
  (* keep = 32'd1 *)
  IBUF _1437_ (
    .I(clk_emu),
    .O(_0345_)
  );
  (* keep = 32'd1 *)
  IBUF _1438_ (
    .I(get_emu),
    .O(_0401_[1])
  );
  (* keep = 32'd1 *)
  IBUF _1439_ (
    .I(load_emu),
    .O(_0401_[0])
  );
  assign { _0457_[4:3], _0457_[1:0] } = { _0318_[0], _0147_[1], \u_cpu.PC [15], \u_cpu.ABH [7] };
  assign _0458_[3:0] = { _0383_[3], \u_cpu.PC [15], \u_cpu.DIMUX [7], _0153_[1] };
  assign { _0132_[6:4], _0132_[2:1] } = { _0070_[6], _0125_[1], _0125_[2], _0070_[4], _0070_[5] };
  assign _0395_[1:0] = { NMI, \u_cpu.NMI_1  };
  assign _0364_[2:0] = { \u_cpu.ABH [4], _0363_[1:0] };
  assign _0486_[2] = \u_cpu.ALU.OUT [1];
  assign { _0396_[5:4], _0396_[0] } = { _0153_[6:5], \u_cpu.NMI_edge  };
  assign { _0379_[4], _0379_[1:0] } = { _0352_[2], \u_cpu.IR [7], \u_cpu.IR [5] };
  assign { _0397_[4], _0397_[2:0] } = { _0153_[1], \u_cpu.ALU.OUT [2], \u_cpu.PC [2], _0153_[6] };
  assign _0426_[2:0] = { \u_cpu.ABH [2], _0363_[1:0] };
  assign _0381_[2:0] = { _0365_[5], \u_cpu.PC [4], _0361_[0] };
  assign _0376_[1] = _0057_[5];
  assign { _0427_[4:3], _0427_[1:0] } = { _0318_[0], _0147_[1], \u_cpu.PC [10], \u_cpu.ABH [2] };
  assign _0428_[3:0] = { _0383_[3], \u_cpu.PC [10], \u_cpu.DIMUX [2], _0153_[1] };
  assign { _0487_[2], _0487_[0] } = { \u_cpu.D , \u_cpu.IR [7] };
  assign _0153_[4:2] = { \u_cpu.ALU.OUT [1], \u_cpu.state [0], \u_cpu.PC [1] };
  assign { _0488_[5:3], _0488_[1:0] } = { _0153_[5], _0318_[0], _0147_[1], \u_cpu.PC [0], \u_cpu.ABL [0] };
  assign _0371_[0] = \u_cpu.plp ;
  assign { _0489_[5:2], _0489_[0] } = { \u_cpu.PC_inc , _0153_[6], _0153_[1], \u_cpu.ALU.OUT [0], \u_cpu.PC [0] };
  assign _0091_[6:4] = { _0070_[6], _0084_[1], _0084_[2] };
  assign { _0429_[4:3], _0429_[1:0] } = { _0318_[0], _0147_[1], \u_cpu.PC [11], \u_cpu.ABH [3] };
  assign _0430_[3:0] = { _0383_[3], \u_cpu.PC [11], \u_cpu.DIMUX [3], _0153_[1] };
  assign _0378_[0] = _0137_[3];
  assign { _0156_[6], _0156_[4:0] } = { _0153_[6], \u_cpu.ALU.OUT [3], \u_cpu.state [0], \u_cpu.PC [3], _0153_[1], _0153_[5] };
  assign { _0431_[4:3], _0431_[1:0] } = { _0318_[0], _0147_[1], \u_cpu.PC [12], \u_cpu.ABH [4] };
  assign _0175_[6:5] = { RDY, \u_cpu.write_back  };
  assign _0432_[3:0] = { _0383_[3], \u_cpu.PC [12], \u_cpu.DIMUX [4], _0153_[1] };
  assign _0459_[0] = RDY;
  assign { _0162_[6], _0162_[4:0] } = { _0153_[6], \u_cpu.ALU.OUT [5], \u_cpu.state [0], \u_cpu.PC [5], _0153_[1], _0153_[5] };
  assign _0171_[0] = \u_cpu.IR [6];
  assign _0363_[2] = \u_cpu.ABH [3];
  assign { _0372_[4], _0372_[2:0] } = { \u_cpu.state [0], \u_cpu.state [1], \u_cpu.state [2], \u_cpu.state [3] };
  assign _0362_[1] = \u_cpu.DIMUX [3];
  assign _0398_[3:0] = { _0371_[1], \u_cpu.adc_sbc , \u_cpu.clv , \u_cpu.plp  };
  assign { _0374_[4:3], _0374_[0] } = { \u_cpu.compare , \u_cpu.bit_ins , \u_cpu.load_reg  };
  assign _0460_[3:0] = { _0057_[5], _0171_[3], _0057_[0], _0057_[4] };
  assign { _0057_[6], _0057_[3], _0057_[1] } = { \u_cpu.IR [7], \u_cpu.IR [5], \u_cpu.IR [6] };
  assign _0384_[1] = \u_cpu.op [3];
  assign _0369_[2:0] = { _0365_[5], \u_cpu.PC [6], _0361_[0] };
  assign _0433_[2:0] = { \u_cpu.PC [2], \u_cpu.I , \u_cpu.ALU.OUT [2] };
  assign _0361_[1] = \u_cpu.PC [11];
  assign { _0368_[5], _0368_[3], _0368_[1] } = { \u_cpu.ABL [6], \u_cpu.DIMUX [6], \u_cpu.ALU.OUT [6] };
  assign _0399_[0] = _0386_[1];
  assign { _0461_[3:2], _0461_[0] } = { RDY, _0363_[0], _0147_[0] };
  assign { _0434_[5:3], _0434_[0] } = { \u_cpu.PC [4], _0433_[3], \u_cpu.PC [12], _0433_[5] };
  assign _0125_[6:4] = { _0070_[6], _0118_[1], _0118_[2] };
  assign _0385_[2:1] = { _0057_[0], \u_cpu.IR [5] };
  assign { _0435_[3], _0435_[1:0] } = { _0369_[3], \u_cpu.PC [14], _0434_[2] };
  assign _0193_[5:0] = { _0171_[3], _0057_[0], _0057_[7], _0057_[4], _0057_[5], _0057_[2] };
  assign _0360_[1] = \u_cpu.ALU.OUT [3];
  assign _0073_[3:0] = { \u_cpu.AXYS[3] [5], \u_cpu.AXYS[1] [5], \u_cpu.AXYS[0] [5], \u_cpu.AXYS[2] [5] };
  assign { _0168_[6], _0168_[4:0] } = { _0153_[6], \u_cpu.ALU.N , \u_cpu.state [0], \u_cpu.PC [7], _0153_[1], _0153_[5] };
  assign _0436_[3:0] = { _0423_[3], _0435_[2], \u_cpu.PC [9], _0434_[2] };
  assign _0400_[1] = RDY;
  assign _0437_[3:0] = { _0391_[3], _0435_[2], \u_cpu.PC [11], _0434_[2] };
  assign { _0202_[6:5], _0202_[1] } = { _0171_[3], RDY, _0171_[1] };
  assign { _0387_[4:3], _0387_[1:0] } = { _0318_[0], _0147_[1], \u_cpu.PC [9], \u_cpu.ABH [1] };
  assign _0438_[2:0] = { \u_cpu.ABH [6], _0363_[1:0] };
  assign _0118_[6:4] = { _0070_[6], _0103_[1], _0103_[2] };
  assign _0462_[4:0] = { _0057_[7], _0171_[3], _0057_[4], _0057_[0], _0057_[2] };
  assign _0439_[2:0] = { \u_cpu.ABH [7], _0363_[1:0] };
  assign _0410_[0] = _0386_[0];
  assign _0440_[3:0] = { _0424_[3], _0435_[2], \u_cpu.PC [8], _0434_[2] };
  assign _0358_[1] = \u_cpu.state [5];
  assign _0388_[3:0] = { _0383_[3], \u_cpu.PC [9], \u_cpu.DIMUX [1], _0153_[1] };
  assign _0402_[3:0] = { _0363_[0], \u_cpu.backwards , \u_cpu.op [2], _0384_[0] };
  assign { _0463_[4:3], _0463_[1:0] } = { RDY, \u_cpu.cond_code [0], _0403_[1], _0363_[0] };
  assign _0441_[3:0] = { _0394_[3], _0435_[2], \u_cpu.PC [13], _0434_[2] };
  assign _0411_[2:1] = { _0057_[0], _0137_[1] };
  assign _0442_[3:0] = { _0370_[3], _0435_[2], \u_cpu.PC [10], _0434_[2] };
  assign _0206_[2] = _0171_[3];
  assign _0443_[1:0] = { _0435_[2], _0381_[3] };
  assign { _0403_[2], _0403_[0] } = { \u_cpu.PC [4], \u_cpu.DIMUX [4] };
  assign _0412_[2:0] = { _0365_[5], \u_cpu.PC [7], _0361_[0] };
  assign { _0216_[7:5], _0216_[2:0] } = { _0057_[0], _0171_[3], _0057_[5:4], _0057_[7], _0057_[2] };
  assign { _0464_[5], _0464_[3:0] } = { _0184_[5], _0184_[3:2], _0237_[1], _0237_[6] };
  assign { _0382_[4:3], _0382_[1:0] } = { _0318_[0], _0147_[1], \u_cpu.PC [8], \u_cpu.ABH [0] };
  assign _0380_[1:0] = { _0374_[5], \u_cpu.load_reg  };
  assign { _0137_[6:4], _0137_[2], _0137_[0] } = { \u_cpu.IR [7], \u_cpu.IR [5], \u_cpu.IR [6], _0057_[0], _0057_[5] };
  assign { _0444_[2], _0444_[0] } = { _0057_[0], _0411_[0] };
  assign { _0465_[5], _0465_[2:1] } = { _0403_[1], _0371_[1], RDY };
  assign { _0229_[7:4], _0229_[2:0] } = { _0171_[3], _0057_[4], _0057_[7], _0057_[5], \u_cpu.IR [7], _0057_[2], _0057_[0] };
  assign _0404_[1:0] = { _0403_[3], \u_cpu.DIMUX [4] };
  assign { _0367_[5], _0367_[3:0] } = { _0073_[7], \u_cpu.AXYS[0] [6], \u_cpu.AXYS[2] [6], \u_cpu.AXYS[1] [6], \u_cpu.AXYS[3] [6] };
  assign { _0159_[6], _0159_[4:0] } = { _0153_[6], \u_cpu.ALU.OUT [4], \u_cpu.state [0], \u_cpu.PC [4], _0153_[1], _0153_[5] };
  assign _0466_[2:0] = _0184_[4:2];
  assign _0467_[1:0] = _0237_[1:0];
  assign _0389_[3:1] = { RDY, _0073_[7], _0367_[4] };
  assign { _0413_[5], _0413_[3:2], _0413_[0] } = { \u_cpu.rotate , _0175_[1], \u_cpu.compare , _0359_[1] };
  assign _0383_[2:0] = { \u_cpu.PC [8], \u_cpu.DIMUX [0], _0153_[1] };
  assign { _0468_[2], _0468_[0] } = { RDY, _0175_[0] };
  assign _0445_[2:1] = { _0373_[0], \u_cpu.DIMUX [0] };
  assign _0469_[0] = _0466_[3];
  assign _0098_[6:4] = { _0070_[6], _0091_[1], _0091_[2] };
  assign _0446_[1:0] = \u_cpu.ALU.OUT [2:1];
  assign { _0405_[4], _0405_[2:0] } = { _0103_[5], _0403_[3], \u_cpu.DIMUX [4], _0404_[2] };
  assign { _0447_[5:3], _0447_[1:0] } = { _0373_[0], _0359_[0], \u_cpu.plp , \u_cpu.DIMUX [1], \u_cpu.ALU.OUT [1] };
  assign _0470_[4:0] = { _0460_[4], _0057_[0], _0057_[5], _0171_[3], _0057_[4] };
  assign _0414_[0] = _0403_[4];
  assign { _0471_[5], _0471_[3:1] } = { _0206_[5], _0206_[3], _0171_[3], _0206_[1] };
  assign _0415_[0] = _0403_[4];
  assign { _0406_[5], _0406_[3:1] } = { \u_cpu.DIMUX [5], \u_cpu.ABH [5], _0363_[0], \u_cpu.ALU.OUT [5] };
  assign _0391_[2:0] = { _0365_[5], \u_cpu.PC [3], _0361_[0] };
  assign _0416_[0] = _0206_[3];
  assign _0417_[1] = RDY;
  assign _0472_[2:0] = { _0057_[0], _0057_[5], _0171_[3] };
  assign { _0473_[3], _0473_[1] } = { _0464_[4], _0171_[3] };
  assign _0448_[3:0] = { _0412_[3], _0435_[2], \u_cpu.PC [15], _0434_[2] };
  assign { _0449_[5:3], _0449_[1:0] } = { \u_cpu.IR [5], _0057_[0], _0377_[0], _0137_[1], _0444_[1] };
  assign { _0450_[4], _0450_[2:0] } = { \u_cpu.IR [7], _0411_[0], _0449_[2], _0137_[1] };
  assign _0407_[0] = _0403_[4];
  assign _0420_[3:2] = { _0401_[0], _0401_[1] };
  assign _0408_[1] = RDY;
  assign _0422_[0] = reset;
  assign _0474_[2:0] = { _0206_[3], _0206_[1], _0171_[3] };
  assign { _0392_[5:4], _0392_[2:0] } = { _0371_[1], \u_cpu.write_back , \u_cpu.clc , \u_cpu.sec , \u_cpu.plp  };
  assign _0475_[1:0] = { _0471_[0], _0171_[3] };
  assign _0451_[5:1] = { _0371_[1], \u_cpu.plp , \u_cpu.DIMUX [6], \u_cpu.ALU.OUT [6], \u_cpu.clv  };
  assign { _0476_[2], _0476_[0] } = { _0472_[3], _0171_[3] };
  assign _0103_[7] = _0070_[6];
  assign { _0393_[3], _0393_[1:0] } = { _0373_[0], _0359_[0], \u_cpu.shift  };
  assign _0477_[3:1] = { _0184_[1], _0171_[2:1] };
  assign _0452_[2:0] = { \u_cpu.ABH [5], _0363_[1:0] };
  assign _0366_[3:0] = { \u_cpu.DIMUX [0], _0362_[0], \u_cpu.PC [8], _0361_[0] };
  assign { _0375_[4], _0375_[1:0] } = { _0374_[5], \u_cpu.cli , \u_cpu.sei  };
  assign _0478_[3] = _0466_[3];
  assign { _0453_[4:3], _0453_[1:0] } = { _0318_[0], _0147_[1], \u_cpu.PC [13], \u_cpu.ABH [5] };
  assign _0423_[2:0] = { _0365_[5], \u_cpu.PC [1], _0361_[0] };
  assign { _0479_[5:3], _0479_[1:0] } = { _0403_[5], \u_cpu.ALU.temp_logic [0], _0403_[4:3], \u_cpu.DIMUX [0] };
  assign _0454_[3:0] = { _0383_[3], \u_cpu.PC [13], \u_cpu.DIMUX [5], _0153_[1] };
  assign _0365_[3:0] = { \u_cpu.ABH [0], _0359_, _0363_[0] };
  assign { _0480_[5:3], _0480_[1:0] } = { _0403_[5], \u_cpu.ALU.temp_logic [1], _0403_[4:3], \u_cpu.DIMUX [1] };
  assign { _0481_[5:3], _0481_[1:0] } = { _0403_[5], \u_cpu.ALU.temp_logic [2], _0403_[4:3], \u_cpu.DIMUX [2] };
  assign _0370_[2:0] = { _0365_[5], \u_cpu.PC [2], _0361_[0] };
  assign _0424_[2:0] = { _0365_[5], \u_cpu.PC [0], _0361_[0] };
  assign { _0482_[5:3], _0482_[1:0] } = { _0403_[5], \u_cpu.ALU.temp_logic [3], _0403_[4:3], \u_cpu.DIMUX [3] };
  assign { _0165_[6], _0165_[4:0] } = { _0153_[6], \u_cpu.ALU.OUT [6], \u_cpu.state [0], \u_cpu.PC [6], _0153_[1], _0153_[5] };
  assign _0373_[2:1] = { _0371_[1], _0359_[0] };
  assign _0084_[6:4] = { _0070_[6], _0070_[1], _0070_[2] };
  assign _0147_[7:2] = { \u_cpu.state [5], \u_cpu.state [3], \u_cpu.state [0], \u_cpu.state [4], \u_cpu.state [1], \u_cpu.state [2] };
  assign _0425_[2:0] = { \u_cpu.ABH [1], _0363_[1:0] };
  assign _0394_[2:0] = { _0365_[5], \u_cpu.PC [5], _0361_[0] };
  assign _0483_[1] = \u_cpu.ALU.CO ;
  assign { _0455_[4:3], _0455_[1:0] } = { _0318_[0], _0147_[1], \u_cpu.PC [14], \u_cpu.ABH [6] };
  assign _0456_[3:0] = { _0383_[3], \u_cpu.PC [14], \u_cpu.DIMUX [6], _0153_[1] };
  assign _0484_[0] = \u_cpu.ALU.CO ;
  assign _0409_[0] = _0403_[4];
  assign _0485_[2] = \u_cpu.ALU.OUT [5];
  assign { _0310_[4], _0310_[2:0] } = { \u_cpu.state [4], \u_cpu.state [0], \u_cpu.state [5], \u_cpu.state [3] };
  assign { _0312_[3], _0312_[0] } = { \u_cpu.state [1], \u_cpu.state [3] };
  assign _0314_[4:0] = _0311_;
  assign _0315_[4:0] = _0313_;
  assign { _0317_[4:3], _0317_[1:0] } = { _0312_[1], _0312_[4], \u_cpu.state [2:1] };
  assign _0318_[1] = _0153_[5];
  assign _0319_[4:0] = _0316_;
  assign _0320_[4:0] = { _0318_[4:2], _0153_[5], _0318_[0] };
  assign _0322_[15:1] = \u_cpu.PC_temp [15:1];
  assign _0327_[2:0] = _0324_;
  assign _0328_[2:0] = _0326_;
  assign _0332_[2:0] = _0329_;
  assign _0333_[2:0] = _0331_;
  assign _0335_[3:1] = counter[3:1];
  assign _0338_[4] = 1'h0;
  assign _0339_[4:0] = _0337_;
  assign _0340_[4:0] = \u_cpu.ALU.temp_l ;
  assign _0342_[4] = \u_cpu.ALU.temp_logic [8];
  assign _0343_[4:0] = _0341_;
  assign _0344_[4:0] = \u_cpu.ALU.temp_h ;
  assign { _0351_[18:16], _0351_[14:12], _0351_[10:7], _0351_[5:4], _0351_[2] } = { 1'h0, _0351_[19], _0351_[19], _0351_[15], 1'h0, _0351_[15], _0351_[11], _0351_[11], _0351_[11], 1'h0, _0351_[6], _0351_[6], _0351_[3] };
  assign \u_cpu.AB  = AB;
  assign \u_cpu.ADD  = { \u_cpu.ALU.N , \u_cpu.ALU.OUT [6:0] };
  assign \u_cpu.ADJH [0] = 1'h0;
  assign \u_cpu.ADJL [0] = 1'h0;
  assign \u_cpu.AI [7] = \u_cpu.ALU.AI [7];
  assign \u_cpu.ALU.AI [6:0] = \u_cpu.AI [6:0];
  assign \u_cpu.ALU.OUT [7] = \u_cpu.ALU.N ;
  assign \u_cpu.ALU.RDY  = RDY;
  assign \u_cpu.ALU.reset  = reset;
  assign \u_cpu.ALU.temp  = { \u_cpu.ALU.temp_h , \u_cpu.ALU.temp_l [3:0] };
  assign \u_cpu.AN  = \u_cpu.ALU.N ;
  assign \u_cpu.CO  = \u_cpu.ALU.CO ;
  assign \u_cpu.DI  = DI;
  assign \u_cpu.DO  = DO;
  assign \u_cpu.HC  = \u_cpu.ALU.HC ;
  assign \u_cpu.IRQ  = IRQ;
  assign \u_cpu.NMI  = NMI;
  assign \u_cpu.P  = { \u_cpu.N , \u_cpu.V , 2'h3, \u_cpu.D , \u_cpu.I , \u_cpu.Z , \u_cpu.C  };
  assign \u_cpu.PCH  = \u_cpu.PC [15:8];
  assign \u_cpu.PCL  = \u_cpu.PC [7:0];
  assign \u_cpu.RDY  = RDY;
  assign \u_cpu.WE  = WE;
  assign \u_cpu.clk  = \u_cpu.ALU.clk ;
  assign \u_cpu.reset  = reset;
  assign vectOut_3[7:1] = 7'hxx;
endmodule
