<stg><name>effect_delay</name>


<trans_list>

<trans id="307" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="11" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="23" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %config_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %config_offset)

]]></Node>
<StgValue><ssdm name="config_offset_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:4  %tmp_38 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %config_offset_read, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:20  %or_ln52 = or i7 %tmp_38, 6

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:21  %tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln52)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %config_addr_5 = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="config_addr_5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
:41  %p_Val2_s = load i32* %config_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %or_ln46 = or i7 %tmp_38, 1

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln46)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %config_addr = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="config_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
:33  %p_Val2_12 = load i32* %config_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
:41  %p_Val2_s = load i32* %config_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="32">
<![CDATA[
:42  %trunc_ln368 = trunc i32 %p_Val2_s to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="23" op_0_bw="32">
<![CDATA[
:43  %trunc_ln257 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="trunc_ln257"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:47  %icmp_ln257 = icmp ne i8 %tmp_41, -1

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:48  %icmp_ln257_6 = icmp eq i23 %trunc_ln257, 0

]]></Node>
<StgValue><ssdm name="icmp_ln257_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %or_ln48 = or i7 %tmp_38, 2

]]></Node>
<StgValue><ssdm name="or_ln48"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:9  %tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln48)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %config_addr_1 = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="config_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
:33  %p_Val2_12 = load i32* %config_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
:35  %memAddr = load i32* %config_addr_1, align 4

]]></Node>
<StgValue><ssdm name="memAddr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:44  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:45  %bitcast_ln348 = bitcast i32 %p_Result_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln348"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_42 = fcmp ogt float %bitcast_ln348, 0x3FE99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11  %or_ln49 = or i7 %tmp_38, 3

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:12  %tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln49)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %config_addr_2 = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="config_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
:35  %memAddr = load i32* %config_addr_1, align 4

]]></Node>
<StgValue><ssdm name="memAddr"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
:36  %memSize = load i32* %config_addr_2, align 4

]]></Node>
<StgValue><ssdm name="memSize"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:49  %or_ln257 = or i1 %icmp_ln257_6, %icmp_ln257

]]></Node>
<StgValue><ssdm name="or_ln257"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_42 = fcmp ogt float %bitcast_ln348, 0x3FE99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:51  %and_ln257 = and i1 %or_ln257, %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln257"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %feedbackVolRatio = select i1 %and_ln257, float 0x3FE99999A0000000, float %bitcast_ln348

]]></Node>
<StgValue><ssdm name="feedbackVolRatio"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %or_ln50 = or i7 %tmp_38, 4

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:15  %tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln50)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %config_addr_3 = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="config_addr_3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32">
<![CDATA[
:34  %trunc_ln302 = trunc i32 %p_Val2_12 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln302"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
:36  %memSize = load i32* %config_addr_2, align 4

]]></Node>
<StgValue><ssdm name="memSize"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
:37  %config_load = load i32* %config_addr_3, align 4

]]></Node>
<StgValue><ssdm name="config_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57  %val_assign_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %memSize, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="val_assign_s"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %isNotRunning = xor i1 %trunc_ln302, true

]]></Node>
<StgValue><ssdm name="isNotRunning"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:60  %hasMemSizeError = icmp eq i31 %val_assign_s, 0

]]></Node>
<StgValue><ssdm name="hasMemSizeError"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:61  %or_ln62 = or i1 %hasMemSizeError, %isNotRunning

]]></Node>
<StgValue><ssdm name="or_ln62"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:17  %or_ln51 = or i7 %tmp_38, 5

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:18  %tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln51)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %config_addr_4 = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="config_addr_4"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
:37  %config_load = load i32* %config_addr_3, align 4

]]></Node>
<StgValue><ssdm name="config_load"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
:39  %config_load_1 = load i32* %config_addr_4, align 4

]]></Node>
<StgValue><ssdm name="config_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %or_ln53 = or i7 %tmp_38, 7

]]></Node>
<StgValue><ssdm name="or_ln53"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:24  %tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln53)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %config_addr_6 = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="config_addr_6"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
:39  %config_load_1 = load i32* %config_addr_4, align 4

]]></Node>
<StgValue><ssdm name="config_load_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
:53  %p_Val2_11 = load i32* %config_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i32]* %config_r, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %inData_r_read = call float @_ssdm_op_Read.ap_auto.float(float %inData_r)

]]></Node>
<StgValue><ssdm name="inData_r_read"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %inData_l_read = call float @_ssdm_op_Read.ap_auto.float(float %inData_l)

]]></Node>
<StgValue><ssdm name="inData_l_read"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %or_ln55 = or i7 %tmp_38, 8

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:27  %tmp_48 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln55)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %wrIndex = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="wrIndex"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:29  %or_ln56 = or i7 %tmp_38, 9

]]></Node>
<StgValue><ssdm name="or_ln56"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:30  %tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln56)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %rdIndex = getelementptr [64 x i32]* %config_r, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="rdIndex"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i32* %extMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
:38  %directVolRatio = bitcast i32 %config_load to float

]]></Node>
<StgValue><ssdm name="directVolRatio"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
:40  %delayVolRatio = bitcast i32 %config_load_1 to float

]]></Node>
<StgValue><ssdm name="delayVolRatio"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
:53  %p_Val2_11 = load i32* %config_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="32">
<![CDATA[
:54  %trunc_ln368_7 = trunc i32 %p_Val2_11 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln368_7"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:55  %p_Result_20 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_7)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:56  %periodRatio = bitcast i32 %p_Result_20 to float

]]></Node>
<StgValue><ssdm name="periodRatio"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="31">
<![CDATA[
:58  %maxIndex_V = zext i31 %val_assign_s to i32

]]></Node>
<StgValue><ssdm name="maxIndex_V"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:62  br i1 %or_ln62, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="6">
<![CDATA[
:0  %wrIndex_load = load i32* %wrIndex, align 4

]]></Node>
<StgValue><ssdm name="wrIndex_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="124" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="6">
<![CDATA[
:0  %wrIndex_load = load i32* %wrIndex, align 4

]]></Node>
<StgValue><ssdm name="wrIndex_load"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln891 = icmp ult i32 %wrIndex_load, %maxIndex_V

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln891, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="6">
<![CDATA[
:0  %rdIndex_load = load i32* %rdIndex, align 4

]]></Node>
<StgValue><ssdm name="rdIndex_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="128" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="6">
<![CDATA[
:0  %rdIndex_load = load i32* %rdIndex, align 4

]]></Node>
<StgValue><ssdm name="rdIndex_load"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln891_1 = icmp ult i32 %rdIndex_load, %maxIndex_V

]]></Node>
<StgValue><ssdm name="icmp_ln891_1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
<literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln891_1, label %._crit_edge220, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp><and_exp><literal name="or_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
._crit_edge:0  store i32 0, i32* %wrIndex, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="132" st_id="11" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp><and_exp><literal name="or_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
._crit_edge:1  store i32 0, i32* %rdIndex, align 4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp><and_exp><literal name="or_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2  br label %._crit_edge220

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge220:0  %i_op_assign_2 = phi i32 [ 0, %._crit_edge ], [ %rdIndex_load, %2 ]

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge220:1  %i_op_assign_3 = phi i32 [ 0, %._crit_edge ], [ %wrIndex_load, %2 ]

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge220:2  br i1 %or_ln62, label %3, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %tmp_s = uitofp i32 %memSize to float

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="138" st_id="12" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %tmp_s = uitofp i32 %memSize to float

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="139" st_id="13" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %tmp_s = uitofp i32 %memSize to float

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="140" st_id="14" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %tmp_s = uitofp i32 %memSize to float

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="141" st_id="15" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %tmp_s = uitofp i32 %memSize to float

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="142" st_id="16" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %tmp_s = uitofp i32 %memSize to float

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="143" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %x_assign = fmul float %tmp_s, %periodRatio

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="144" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %x_assign = fmul float %tmp_s, %periodRatio

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="145" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %x_assign = fmul float %tmp_s, %periodRatio

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="146" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %x_assign = fmul float %tmp_s, %periodRatio

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:2  %p_Val2_13 = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_13, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:4  %tmp_V_1 = trunc i32 %p_Val2_13 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:7  %zext_ln339 = zext i8 %tmp_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:8  %add_ln339 = add i9 -127, %zext_ln339

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:9  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:10  %sub_ln1311 = sub i8 127, %tmp_V

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:11  %sext_ln1311 = sext i8 %sub_ln1311 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:12  %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="156" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv:5  %mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="79" op_0_bw="25">
<![CDATA[
_ifconv:6  %zext_ln682 = zext i25 %mantissa_V to i79

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:13  %sext_ln1311_1 = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="25" op_0_bw="9">
<![CDATA[
_ifconv:14  %sext_ln1311_2 = sext i9 %ush to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="79" op_0_bw="32">
<![CDATA[
_ifconv:15  %zext_ln1287 = zext i32 %sext_ln1311_1 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:16  %r_V = lshr i25 %mantissa_V, %sext_ln1311_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv:17  %r_V_1 = shl i79 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:18  %tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:19  %zext_ln662 = zext i1 %tmp to i32

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20  %tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %val_V = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %icmp_ln72 = icmp ult i32 %i_op_assign_3, %i_op_assign_2

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %sub_ln72_1 = sub i32 %i_op_assign_3, %memSize

]]></Node>
<StgValue><ssdm name="sub_ln72_1"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %add_ln72 = add i32 %i_op_assign_2, %sub_ln72_1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %sub_ln72 = sub i32 %i_op_assign_3, %i_op_assign_2

]]></Node>
<StgValue><ssdm name="sub_ln72"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:26  %currentPeriod = select i1 %icmp_ln72, i32 %add_ln72, i32 %sub_ln72

]]></Node>
<StgValue><ssdm name="currentPeriod"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %icmp_ln76 = icmp ult i32 %currentPeriod, %val_V

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="173" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:28  br i1 %icmp_ln76, label %._crit_edge222, label %._crit_edge223

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge223:0  %zext_ln78 = zext i32 %memAddr to i33

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="175" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="34" op_0_bw="32">
<![CDATA[
._crit_edge223:1  %zext_ln78_1 = zext i32 %memAddr to i34

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="176" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge223:2  %zext_ln78_2 = zext i32 %i_op_assign_2 to i33

]]></Node>
<StgValue><ssdm name="zext_ln78_2"/></StgValue>
</operation>

<operation id="177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
._crit_edge223:3  %shl_ln = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %i_op_assign_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="34" op_0_bw="33">
<![CDATA[
._crit_edge223:4  %zext_ln78_3 = zext i33 %shl_ln to i34

]]></Node>
<StgValue><ssdm name="zext_ln78_3"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge223:5  %add_ln78 = add i34 %zext_ln78_1, %zext_ln78_3

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="34">
<![CDATA[
._crit_edge223:6  %zext_ln78_4 = zext i34 %add_ln78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln78_4"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge223:7  %extMemPtr_V_addr = getelementptr i32* %extMemPtr_V, i64 %zext_ln78_4

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge223:10  %add_ln79 = add i33 %zext_ln78, 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="34" op_0_bw="33">
<![CDATA[
._crit_edge223:11  %zext_ln79 = zext i33 %add_ln79 to i34

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge223:12  %add_ln79_1 = add i34 %zext_ln78_3, %zext_ln79

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="34">
<![CDATA[
._crit_edge223:13  %zext_ln79_1 = zext i34 %add_ln79_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge223:14  %extMemPtr_V_addr_1 = getelementptr i32* %extMemPtr_V, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge223:19  %ret_V = add i32 %maxIndex_V, -2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge223:20  %sext_ln1354 = sext i32 %ret_V to i33

]]></Node>
<StgValue><ssdm name="sext_ln1354"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge223:21  %icmp_ln887 = icmp slt i33 %zext_ln78_2, %sext_ln1354

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge223:22  %add_ln82 = add i32 %i_op_assign_2, 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge223:23  %select_ln82 = select i1 %icmp_ln887, i32 %add_ln82, i32 0

]]></Node>
<StgValue><ssdm name="select_ln82"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="192" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge223:8  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge223:24  store i32 %select_ln82, i32* %rdIndex, align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="194" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge223:8  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="195" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge223:15  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="196" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge223:8  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge223:15  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="198" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge223:8  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="199" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge223:15  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="200" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge223:8  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="201" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge223:15  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="202" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge223:8  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="203" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge223:15  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="204" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge223:8  %auxRawL_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawL_V_req"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge223:15  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="206" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
._crit_edge223:9  %auxRawL_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %extMemPtr_V_addr)

]]></Node>
<StgValue><ssdm name="auxRawL_V"/></StgValue>
</operation>

<operation id="207" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge223:15  %auxRawR_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %extMemPtr_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="auxRawR_V_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="208" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
._crit_edge223:16  %auxRawR_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_1)

]]></Node>
<StgValue><ssdm name="auxRawR_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="209" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge223:17  %auxL = bitcast i32 %auxRawL_V to float

]]></Node>
<StgValue><ssdm name="auxL"/></StgValue>
</operation>

<operation id="210" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge223:18  %auxR = bitcast i32 %auxRawR_V to float

]]></Node>
<StgValue><ssdm name="auxR"/></StgValue>
</operation>

<operation id="211" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge223:25  br label %._crit_edge222

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="212" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge222:8  %zext_ln89_2 = zext i32 %i_op_assign_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln89_2"/></StgValue>
</operation>

<operation id="213" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:27  %ret_V_4 = add i32 %maxIndex_V, -2

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="214" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge222:28  %sext_ln1354_1 = sext i32 %ret_V_4 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1354_1"/></StgValue>
</operation>

<operation id="215" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge222:29  %icmp_ln887_2 = icmp slt i33 %zext_ln89_2, %sext_ln1354_1

]]></Node>
<StgValue><ssdm name="icmp_ln887_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="216" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge222:0  %auxL_0 = phi float [ %auxL, %._crit_edge223 ], [ 0.000000e+00, %_ifconv ]

]]></Node>
<StgValue><ssdm name="auxL_0"/></StgValue>
</operation>

<operation id="217" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge222:1  %auxR_0 = phi float [ %auxR, %._crit_edge223 ], [ 0.000000e+00, %_ifconv ]

]]></Node>
<StgValue><ssdm name="auxR_0"/></StgValue>
</operation>

<operation id="218" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:2  %tmp_5 = fmul float %auxL_0, %feedbackVolRatio

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="219" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:4  %tmp_6 = fmul float %auxR_0, %feedbackVolRatio

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="220" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:30  %add_ln91 = add i32 %i_op_assign_3, 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="221" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge222:31  %select_ln91 = select i1 %icmp_ln887_2, i32 %add_ln91, i32 0

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="222" st_id="34" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge222:32  store i32 %select_ln91, i32* %wrIndex, align 4

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="223" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:33  %tmp_7 = fmul float %directVolRatio, %inData_l_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="224" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:34  %tmp_8 = fmul float %auxL_0, %delayVolRatio

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="225" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:36  %tmp_9 = fmul float %directVolRatio, %inData_r_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="226" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:37  %tmp_10 = fmul float %auxR_0, %delayVolRatio

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="227" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:2  %tmp_5 = fmul float %auxL_0, %feedbackVolRatio

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="228" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:4  %tmp_6 = fmul float %auxR_0, %feedbackVolRatio

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="229" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:33  %tmp_7 = fmul float %directVolRatio, %inData_l_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="230" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:34  %tmp_8 = fmul float %auxL_0, %delayVolRatio

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="231" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:36  %tmp_9 = fmul float %directVolRatio, %inData_r_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="232" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:37  %tmp_10 = fmul float %auxR_0, %delayVolRatio

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="233" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:2  %tmp_5 = fmul float %auxL_0, %feedbackVolRatio

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="234" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:4  %tmp_6 = fmul float %auxR_0, %feedbackVolRatio

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="235" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:33  %tmp_7 = fmul float %directVolRatio, %inData_l_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="236" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:34  %tmp_8 = fmul float %auxL_0, %delayVolRatio

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="237" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:36  %tmp_9 = fmul float %directVolRatio, %inData_r_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="238" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:37  %tmp_10 = fmul float %auxR_0, %delayVolRatio

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="239" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:2  %tmp_5 = fmul float %auxL_0, %feedbackVolRatio

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="240" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:4  %tmp_6 = fmul float %auxR_0, %feedbackVolRatio

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="241" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:33  %tmp_7 = fmul float %directVolRatio, %inData_l_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="242" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:34  %tmp_8 = fmul float %auxL_0, %delayVolRatio

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="243" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:36  %tmp_9 = fmul float %directVolRatio, %inData_r_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="244" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:37  %tmp_10 = fmul float %auxR_0, %delayVolRatio

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="245" st_id="38" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:3  %delayInL = fadd float %tmp_5, %inData_l_read

]]></Node>
<StgValue><ssdm name="delayInL"/></StgValue>
</operation>

<operation id="246" st_id="38" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:35  %dst_l = fadd float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="247" st_id="38" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:38  %dst_r = fadd float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="248" st_id="39" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:3  %delayInL = fadd float %tmp_5, %inData_l_read

]]></Node>
<StgValue><ssdm name="delayInL"/></StgValue>
</operation>

<operation id="249" st_id="39" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:5  %delayInR = fadd float %tmp_6, %inData_r_read

]]></Node>
<StgValue><ssdm name="delayInR"/></StgValue>
</operation>

<operation id="250" st_id="39" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:35  %dst_l = fadd float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="251" st_id="39" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:38  %dst_r = fadd float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="252" st_id="40" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:3  %delayInL = fadd float %tmp_5, %inData_l_read

]]></Node>
<StgValue><ssdm name="delayInL"/></StgValue>
</operation>

<operation id="253" st_id="40" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:5  %delayInR = fadd float %tmp_6, %inData_r_read

]]></Node>
<StgValue><ssdm name="delayInR"/></StgValue>
</operation>

<operation id="254" st_id="40" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:35  %dst_l = fadd float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="255" st_id="40" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:38  %dst_r = fadd float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="256" st_id="41" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:3  %delayInL = fadd float %tmp_5, %inData_l_read

]]></Node>
<StgValue><ssdm name="delayInL"/></StgValue>
</operation>

<operation id="257" st_id="41" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:5  %delayInR = fadd float %tmp_6, %inData_r_read

]]></Node>
<StgValue><ssdm name="delayInR"/></StgValue>
</operation>

<operation id="258" st_id="41" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:35  %dst_l = fadd float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="259" st_id="41" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:38  %dst_r = fadd float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="260" st_id="42" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:3  %delayInL = fadd float %tmp_5, %inData_l_read

]]></Node>
<StgValue><ssdm name="delayInL"/></StgValue>
</operation>

<operation id="261" st_id="42" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:5  %delayInR = fadd float %tmp_6, %inData_r_read

]]></Node>
<StgValue><ssdm name="delayInR"/></StgValue>
</operation>

<operation id="262" st_id="42" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:35  %dst_l = fadd float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="263" st_id="42" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:38  %dst_r = fadd float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="264" st_id="43" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:3  %delayInL = fadd float %tmp_5, %inData_l_read

]]></Node>
<StgValue><ssdm name="delayInL"/></StgValue>
</operation>

<operation id="265" st_id="43" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:5  %delayInR = fadd float %tmp_6, %inData_r_read

]]></Node>
<StgValue><ssdm name="delayInR"/></StgValue>
</operation>

<operation id="266" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge222:6  %zext_ln89 = zext i32 %memAddr to i33

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="267" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="34" op_0_bw="32">
<![CDATA[
._crit_edge222:7  %zext_ln89_1 = zext i32 %memAddr to i34

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="268" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
._crit_edge222:9  %shl_ln1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %i_op_assign_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="269" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="34" op_0_bw="33">
<![CDATA[
._crit_edge222:10  %zext_ln89_3 = zext i33 %shl_ln1 to i34

]]></Node>
<StgValue><ssdm name="zext_ln89_3"/></StgValue>
</operation>

<operation id="270" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge222:11  %add_ln89 = add i34 %zext_ln89_1, %zext_ln89_3

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="271" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="34">
<![CDATA[
._crit_edge222:12  %zext_ln89_4 = zext i34 %add_ln89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln89_4"/></StgValue>
</operation>

<operation id="272" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:14  %extMemPtr_V_addr_2 = getelementptr i32* %extMemPtr_V, i64 %zext_ln89_4

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_2"/></StgValue>
</operation>

<operation id="273" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge222:18  %add_ln90 = add i33 %zext_ln89, 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="274" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="34" op_0_bw="33">
<![CDATA[
._crit_edge222:19  %zext_ln90 = zext i33 %add_ln90 to i34

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="275" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge222:20  %add_ln90_1 = add i34 %zext_ln89_3, %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln90_1"/></StgValue>
</operation>

<operation id="276" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="34">
<![CDATA[
._crit_edge222:21  %zext_ln90_1 = zext i34 %add_ln90_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln90_1"/></StgValue>
</operation>

<operation id="277" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:23  %extMemPtr_V_addr_3 = getelementptr i32* %extMemPtr_V, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_3"/></StgValue>
</operation>

<operation id="278" st_id="43" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:35  %dst_l = fadd float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="279" st_id="43" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:38  %dst_r = fadd float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="280" st_id="44" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:3  %delayInL = fadd float %tmp_5, %inData_l_read

]]></Node>
<StgValue><ssdm name="delayInL"/></StgValue>
</operation>

<operation id="281" st_id="44" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:5  %delayInR = fadd float %tmp_6, %inData_r_read

]]></Node>
<StgValue><ssdm name="delayInR"/></StgValue>
</operation>

<operation id="282" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge222:15  %extMemPtr_V_addr_2_r = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %extMemPtr_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_2_r"/></StgValue>
</operation>

<operation id="283" st_id="44" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:35  %dst_l = fadd float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="dst_l"/></StgValue>
</operation>

<operation id="284" st_id="44" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:38  %dst_r = fadd float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="dst_r"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="285" st_id="45" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge222:5  %delayInR = fadd float %tmp_6, %inData_r_read

]]></Node>
<StgValue><ssdm name="delayInR"/></StgValue>
</operation>

<operation id="286" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge222:13  %bitcast_ln705 = bitcast float %delayInL to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705"/></StgValue>
</operation>

<operation id="287" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="1" op_8_bw="32">
<![CDATA[
._crit_edge222:16  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_2, i32 %bitcast_ln705, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln89"/></StgValue>
</operation>

<operation id="288" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge222:24  %extMemPtr_V_addr_3_r = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %extMemPtr_V_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_3_r"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="289" st_id="46" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge222:17  %extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_2_r_1"/></StgValue>
</operation>

<operation id="290" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge222:22  %bitcast_ln705_6 = bitcast float %delayInR to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_6"/></StgValue>
</operation>

<operation id="291" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="32" op_8_bw="1" op_9_bw="32">
<![CDATA[
._crit_edge222:25  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %extMemPtr_V_addr_3, i32 %bitcast_ln705_6, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln90"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="292" st_id="47" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge222:17  %extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_2_r_1"/></StgValue>
</operation>

<operation id="293" st_id="47" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
._crit_edge222:26  %extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_3_r_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="294" st_id="48" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge222:17  %extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_2_r_1"/></StgValue>
</operation>

<operation id="295" st_id="48" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
._crit_edge222:26  %extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_3_r_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="296" st_id="49" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge222:17  %extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_2_r_1"/></StgValue>
</operation>

<operation id="297" st_id="49" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
._crit_edge222:26  %extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_3_r_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="298" st_id="50" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge222:17  %extMemPtr_V_addr_2_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_2)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_2_r_1"/></StgValue>
</operation>

<operation id="299" st_id="50" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
._crit_edge222:26  %extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_3_r_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="300" st_id="51" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
._crit_edge222:26  %extMemPtr_V_addr_3_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %extMemPtr_V_addr_3)

]]></Node>
<StgValue><ssdm name="extMemPtr_V_addr_3_r_1"/></StgValue>
</operation>

<operation id="301" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge222:39  br label %3

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="302" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %agg_result_l_write_a = phi float [ %dst_l, %._crit_edge222 ], [ %inData_l_read, %._crit_edge220 ]

]]></Node>
<StgValue><ssdm name="agg_result_l_write_a"/></StgValue>
</operation>

<operation id="303" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %agg_result_r_write_a = phi float [ %dst_r, %._crit_edge222 ], [ %inData_r_read, %._crit_edge220 ]

]]></Node>
<StgValue><ssdm name="agg_result_r_write_a"/></StgValue>
</operation>

<operation id="304" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:2  %mrv = insertvalue { float, float } undef, float %agg_result_l_write_a, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="305" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:3  %mrv_1 = insertvalue { float, float } %mrv, float %agg_result_r_write_a, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="306" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="64">
<![CDATA[
:4  ret { float, float } %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln97"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="366" name="inData_l" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inData_l"/></StgValue>
</port>
<port id="367" name="inData_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inData_r"/></StgValue>
</port>
<port id="368" name="config_r" dir="2" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="config_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="369" name="config_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="config_offset"/></StgValue>
</port>
<port id="370" name="extMemPtr_V" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="extMemPtr_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="372" from="_ssdm_op_Read.ap_auto.i3" to="config_offset_read" fromId="371" toId="52">
</dataflow>
<dataflow id="373" from="config_offset" to="config_offset_read" fromId="369" toId="52">
</dataflow>
<dataflow id="375" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="tmp_38" fromId="374" toId="53">
</dataflow>
<dataflow id="376" from="config_offset_read" to="tmp_38" fromId="52" toId="53">
</dataflow>
<dataflow id="378" from="StgValue_377" to="tmp_38" fromId="377" toId="53">
</dataflow>
<dataflow id="379" from="tmp_38" to="or_ln52" fromId="53" toId="54">
</dataflow>
<dataflow id="381" from="StgValue_380" to="or_ln52" fromId="380" toId="54">
</dataflow>
<dataflow id="383" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_46" fromId="382" toId="55">
</dataflow>
<dataflow id="385" from="StgValue_384" to="tmp_46" fromId="384" toId="55">
</dataflow>
<dataflow id="386" from="or_ln52" to="tmp_46" fromId="54" toId="55">
</dataflow>
<dataflow id="387" from="config_r" to="config_addr_5" fromId="368" toId="56">
</dataflow>
<dataflow id="389" from="StgValue_388" to="config_addr_5" fromId="388" toId="56">
</dataflow>
<dataflow id="390" from="tmp_46" to="config_addr_5" fromId="55" toId="56">
</dataflow>
<dataflow id="391" from="config_addr_5" to="p_Val2_s" fromId="56" toId="57">
</dataflow>
<dataflow id="392" from="tmp_38" to="or_ln46" fromId="53" toId="58">
</dataflow>
<dataflow id="394" from="StgValue_393" to="or_ln46" fromId="393" toId="58">
</dataflow>
<dataflow id="395" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_39" fromId="382" toId="59">
</dataflow>
<dataflow id="396" from="StgValue_384" to="tmp_39" fromId="384" toId="59">
</dataflow>
<dataflow id="397" from="or_ln46" to="tmp_39" fromId="58" toId="59">
</dataflow>
<dataflow id="398" from="config_r" to="config_addr" fromId="368" toId="60">
</dataflow>
<dataflow id="399" from="StgValue_388" to="config_addr" fromId="388" toId="60">
</dataflow>
<dataflow id="400" from="tmp_39" to="config_addr" fromId="59" toId="60">
</dataflow>
<dataflow id="401" from="config_addr" to="p_Val2_12" fromId="60" toId="61">
</dataflow>
<dataflow id="402" from="config_addr_5" to="p_Val2_s" fromId="56" toId="62">
</dataflow>
<dataflow id="403" from="p_Val2_s" to="trunc_ln368" fromId="62" toId="63">
</dataflow>
<dataflow id="404" from="p_Val2_s" to="trunc_ln257" fromId="62" toId="64">
</dataflow>
<dataflow id="406" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_41" fromId="405" toId="65">
</dataflow>
<dataflow id="407" from="p_Val2_s" to="tmp_41" fromId="62" toId="65">
</dataflow>
<dataflow id="409" from="StgValue_408" to="tmp_41" fromId="408" toId="65">
</dataflow>
<dataflow id="411" from="StgValue_410" to="tmp_41" fromId="410" toId="65">
</dataflow>
<dataflow id="412" from="tmp_41" to="icmp_ln257" fromId="65" toId="66">
</dataflow>
<dataflow id="414" from="StgValue_413" to="icmp_ln257" fromId="413" toId="66">
</dataflow>
<dataflow id="415" from="trunc_ln257" to="icmp_ln257_6" fromId="64" toId="67">
</dataflow>
<dataflow id="417" from="StgValue_416" to="icmp_ln257_6" fromId="416" toId="67">
</dataflow>
<dataflow id="418" from="tmp_38" to="or_ln48" fromId="53" toId="68">
</dataflow>
<dataflow id="420" from="StgValue_419" to="or_ln48" fromId="419" toId="68">
</dataflow>
<dataflow id="421" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_40" fromId="382" toId="69">
</dataflow>
<dataflow id="422" from="StgValue_384" to="tmp_40" fromId="384" toId="69">
</dataflow>
<dataflow id="423" from="or_ln48" to="tmp_40" fromId="68" toId="69">
</dataflow>
<dataflow id="424" from="config_r" to="config_addr_1" fromId="368" toId="70">
</dataflow>
<dataflow id="425" from="StgValue_388" to="config_addr_1" fromId="388" toId="70">
</dataflow>
<dataflow id="426" from="tmp_40" to="config_addr_1" fromId="69" toId="70">
</dataflow>
<dataflow id="427" from="config_addr" to="p_Val2_12" fromId="60" toId="71">
</dataflow>
<dataflow id="428" from="config_addr_1" to="memAddr" fromId="70" toId="72">
</dataflow>
<dataflow id="430" from="_ssdm_op_BitConcatenate.i32.i1.i31" to="p_Result_s" fromId="429" toId="73">
</dataflow>
<dataflow id="432" from="StgValue_431" to="p_Result_s" fromId="431" toId="73">
</dataflow>
<dataflow id="433" from="trunc_ln368" to="p_Result_s" fromId="63" toId="73">
</dataflow>
<dataflow id="434" from="p_Result_s" to="bitcast_ln348" fromId="73" toId="74">
</dataflow>
<dataflow id="435" from="bitcast_ln348" to="tmp_42" fromId="74" toId="75">
</dataflow>
<dataflow id="437" from="StgValue_436" to="tmp_42" fromId="436" toId="75">
</dataflow>
<dataflow id="438" from="tmp_38" to="or_ln49" fromId="53" toId="76">
</dataflow>
<dataflow id="440" from="StgValue_439" to="or_ln49" fromId="439" toId="76">
</dataflow>
<dataflow id="441" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_43" fromId="382" toId="77">
</dataflow>
<dataflow id="442" from="StgValue_384" to="tmp_43" fromId="384" toId="77">
</dataflow>
<dataflow id="443" from="or_ln49" to="tmp_43" fromId="76" toId="77">
</dataflow>
<dataflow id="444" from="config_r" to="config_addr_2" fromId="368" toId="78">
</dataflow>
<dataflow id="445" from="StgValue_388" to="config_addr_2" fromId="388" toId="78">
</dataflow>
<dataflow id="446" from="tmp_43" to="config_addr_2" fromId="77" toId="78">
</dataflow>
<dataflow id="447" from="config_addr_1" to="memAddr" fromId="70" toId="79">
</dataflow>
<dataflow id="448" from="config_addr_2" to="memSize" fromId="78" toId="80">
</dataflow>
<dataflow id="449" from="icmp_ln257_6" to="or_ln257" fromId="67" toId="81">
</dataflow>
<dataflow id="450" from="icmp_ln257" to="or_ln257" fromId="66" toId="81">
</dataflow>
<dataflow id="451" from="bitcast_ln348" to="tmp_42" fromId="74" toId="82">
</dataflow>
<dataflow id="452" from="StgValue_436" to="tmp_42" fromId="436" toId="82">
</dataflow>
<dataflow id="453" from="or_ln257" to="and_ln257" fromId="81" toId="83">
</dataflow>
<dataflow id="454" from="tmp_42" to="and_ln257" fromId="82" toId="83">
</dataflow>
<dataflow id="455" from="and_ln257" to="feedbackVolRatio" fromId="83" toId="84">
</dataflow>
<dataflow id="456" from="StgValue_436" to="feedbackVolRatio" fromId="436" toId="84">
</dataflow>
<dataflow id="457" from="bitcast_ln348" to="feedbackVolRatio" fromId="74" toId="84">
</dataflow>
<dataflow id="458" from="tmp_38" to="or_ln50" fromId="53" toId="85">
</dataflow>
<dataflow id="460" from="StgValue_459" to="or_ln50" fromId="459" toId="85">
</dataflow>
<dataflow id="461" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_44" fromId="382" toId="86">
</dataflow>
<dataflow id="462" from="StgValue_384" to="tmp_44" fromId="384" toId="86">
</dataflow>
<dataflow id="463" from="or_ln50" to="tmp_44" fromId="85" toId="86">
</dataflow>
<dataflow id="464" from="config_r" to="config_addr_3" fromId="368" toId="87">
</dataflow>
<dataflow id="465" from="StgValue_388" to="config_addr_3" fromId="388" toId="87">
</dataflow>
<dataflow id="466" from="tmp_44" to="config_addr_3" fromId="86" toId="87">
</dataflow>
<dataflow id="467" from="p_Val2_12" to="trunc_ln302" fromId="71" toId="88">
</dataflow>
<dataflow id="468" from="config_addr_2" to="memSize" fromId="78" toId="89">
</dataflow>
<dataflow id="469" from="config_addr_3" to="config_load" fromId="87" toId="90">
</dataflow>
<dataflow id="471" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="val_assign_s" fromId="470" toId="91">
</dataflow>
<dataflow id="472" from="memSize" to="val_assign_s" fromId="89" toId="91">
</dataflow>
<dataflow id="474" from="StgValue_473" to="val_assign_s" fromId="473" toId="91">
</dataflow>
<dataflow id="476" from="StgValue_475" to="val_assign_s" fromId="475" toId="91">
</dataflow>
<dataflow id="477" from="trunc_ln302" to="isNotRunning" fromId="88" toId="92">
</dataflow>
<dataflow id="479" from="StgValue_478" to="isNotRunning" fromId="478" toId="92">
</dataflow>
<dataflow id="480" from="val_assign_s" to="hasMemSizeError" fromId="91" toId="93">
</dataflow>
<dataflow id="482" from="StgValue_481" to="hasMemSizeError" fromId="481" toId="93">
</dataflow>
<dataflow id="483" from="hasMemSizeError" to="or_ln62" fromId="93" toId="94">
</dataflow>
<dataflow id="484" from="isNotRunning" to="or_ln62" fromId="92" toId="94">
</dataflow>
<dataflow id="485" from="tmp_38" to="or_ln51" fromId="53" toId="95">
</dataflow>
<dataflow id="487" from="StgValue_486" to="or_ln51" fromId="486" toId="95">
</dataflow>
<dataflow id="488" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_45" fromId="382" toId="96">
</dataflow>
<dataflow id="489" from="StgValue_384" to="tmp_45" fromId="384" toId="96">
</dataflow>
<dataflow id="490" from="or_ln51" to="tmp_45" fromId="95" toId="96">
</dataflow>
<dataflow id="491" from="config_r" to="config_addr_4" fromId="368" toId="97">
</dataflow>
<dataflow id="492" from="StgValue_388" to="config_addr_4" fromId="388" toId="97">
</dataflow>
<dataflow id="493" from="tmp_45" to="config_addr_4" fromId="96" toId="97">
</dataflow>
<dataflow id="494" from="config_addr_3" to="config_load" fromId="87" toId="98">
</dataflow>
<dataflow id="495" from="config_addr_4" to="config_load_1" fromId="97" toId="99">
</dataflow>
<dataflow id="496" from="tmp_38" to="or_ln53" fromId="53" toId="100">
</dataflow>
<dataflow id="498" from="StgValue_497" to="or_ln53" fromId="497" toId="100">
</dataflow>
<dataflow id="499" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_47" fromId="382" toId="101">
</dataflow>
<dataflow id="500" from="StgValue_384" to="tmp_47" fromId="384" toId="101">
</dataflow>
<dataflow id="501" from="or_ln53" to="tmp_47" fromId="100" toId="101">
</dataflow>
<dataflow id="502" from="config_r" to="config_addr_6" fromId="368" toId="102">
</dataflow>
<dataflow id="503" from="StgValue_388" to="config_addr_6" fromId="388" toId="102">
</dataflow>
<dataflow id="504" from="tmp_47" to="config_addr_6" fromId="101" toId="102">
</dataflow>
<dataflow id="505" from="config_addr_4" to="config_load_1" fromId="97" toId="103">
</dataflow>
<dataflow id="506" from="config_addr_6" to="p_Val2_11" fromId="102" toId="104">
</dataflow>
<dataflow id="508" from="_ssdm_op_SpecMemCore" to="empty" fromId="507" toId="105">
</dataflow>
<dataflow id="509" from="config_r" to="empty" fromId="368" toId="105">
</dataflow>
<dataflow id="511" from="p_str4" to="empty" fromId="510" toId="105">
</dataflow>
<dataflow id="513" from="RAM_1P_str" to="empty" fromId="512" toId="105">
</dataflow>
<dataflow id="514" from="p_str4" to="empty" fromId="510" toId="105">
</dataflow>
<dataflow id="516" from="StgValue_515" to="empty" fromId="515" toId="105">
</dataflow>
<dataflow id="517" from="p_str4" to="empty" fromId="510" toId="105">
</dataflow>
<dataflow id="518" from="p_str4" to="empty" fromId="510" toId="105">
</dataflow>
<dataflow id="519" from="p_str4" to="empty" fromId="510" toId="105">
</dataflow>
<dataflow id="520" from="p_str4" to="empty" fromId="510" toId="105">
</dataflow>
<dataflow id="521" from="p_str4" to="empty" fromId="510" toId="105">
</dataflow>
<dataflow id="523" from="_ssdm_op_Read.ap_auto.float" to="inData_r_read" fromId="522" toId="106">
</dataflow>
<dataflow id="524" from="inData_r" to="inData_r_read" fromId="367" toId="106">
</dataflow>
<dataflow id="525" from="_ssdm_op_Read.ap_auto.float" to="inData_l_read" fromId="522" toId="107">
</dataflow>
<dataflow id="526" from="inData_l" to="inData_l_read" fromId="366" toId="107">
</dataflow>
<dataflow id="527" from="tmp_38" to="or_ln55" fromId="53" toId="108">
</dataflow>
<dataflow id="529" from="StgValue_528" to="or_ln55" fromId="528" toId="108">
</dataflow>
<dataflow id="530" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_48" fromId="382" toId="109">
</dataflow>
<dataflow id="531" from="StgValue_384" to="tmp_48" fromId="384" toId="109">
</dataflow>
<dataflow id="532" from="or_ln55" to="tmp_48" fromId="108" toId="109">
</dataflow>
<dataflow id="533" from="config_r" to="wrIndex" fromId="368" toId="110">
</dataflow>
<dataflow id="534" from="StgValue_388" to="wrIndex" fromId="388" toId="110">
</dataflow>
<dataflow id="535" from="tmp_48" to="wrIndex" fromId="109" toId="110">
</dataflow>
<dataflow id="536" from="tmp_38" to="or_ln56" fromId="53" toId="111">
</dataflow>
<dataflow id="538" from="StgValue_537" to="or_ln56" fromId="537" toId="111">
</dataflow>
<dataflow id="539" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_49" fromId="382" toId="112">
</dataflow>
<dataflow id="540" from="StgValue_384" to="tmp_49" fromId="384" toId="112">
</dataflow>
<dataflow id="541" from="or_ln56" to="tmp_49" fromId="111" toId="112">
</dataflow>
<dataflow id="542" from="config_r" to="rdIndex" fromId="368" toId="113">
</dataflow>
<dataflow id="543" from="StgValue_388" to="rdIndex" fromId="388" toId="113">
</dataflow>
<dataflow id="544" from="tmp_49" to="rdIndex" fromId="112" toId="113">
</dataflow>
<dataflow id="546" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="545" toId="114">
</dataflow>
<dataflow id="547" from="extMemPtr_V" to="specinterface_ln0" fromId="370" toId="114">
</dataflow>
<dataflow id="549" from="p_str7" to="specinterface_ln0" fromId="548" toId="114">
</dataflow>
<dataflow id="551" from="StgValue_550" to="specinterface_ln0" fromId="550" toId="114">
</dataflow>
<dataflow id="552" from="StgValue_550" to="specinterface_ln0" fromId="550" toId="114">
</dataflow>
<dataflow id="554" from="p_str5" to="specinterface_ln0" fromId="553" toId="114">
</dataflow>
<dataflow id="555" from="StgValue_550" to="specinterface_ln0" fromId="550" toId="114">
</dataflow>
<dataflow id="557" from="StgValue_556" to="specinterface_ln0" fromId="556" toId="114">
</dataflow>
<dataflow id="558" from="p_str5" to="specinterface_ln0" fromId="553" toId="114">
</dataflow>
<dataflow id="559" from="p_str5" to="specinterface_ln0" fromId="553" toId="114">
</dataflow>
<dataflow id="560" from="p_str5" to="specinterface_ln0" fromId="553" toId="114">
</dataflow>
<dataflow id="562" from="StgValue_561" to="specinterface_ln0" fromId="561" toId="114">
</dataflow>
<dataflow id="563" from="StgValue_561" to="specinterface_ln0" fromId="561" toId="114">
</dataflow>
<dataflow id="564" from="StgValue_561" to="specinterface_ln0" fromId="561" toId="114">
</dataflow>
<dataflow id="565" from="StgValue_561" to="specinterface_ln0" fromId="561" toId="114">
</dataflow>
<dataflow id="566" from="p_str5" to="specinterface_ln0" fromId="553" toId="114">
</dataflow>
<dataflow id="567" from="p_str5" to="specinterface_ln0" fromId="553" toId="114">
</dataflow>
<dataflow id="568" from="config_load" to="directVolRatio" fromId="98" toId="115">
</dataflow>
<dataflow id="569" from="config_load_1" to="delayVolRatio" fromId="103" toId="116">
</dataflow>
<dataflow id="570" from="config_addr_6" to="p_Val2_11" fromId="102" toId="117">
</dataflow>
<dataflow id="571" from="p_Val2_11" to="trunc_ln368_7" fromId="117" toId="118">
</dataflow>
<dataflow id="572" from="_ssdm_op_BitConcatenate.i32.i1.i31" to="p_Result_20" fromId="429" toId="119">
</dataflow>
<dataflow id="573" from="StgValue_431" to="p_Result_20" fromId="431" toId="119">
</dataflow>
<dataflow id="574" from="trunc_ln368_7" to="p_Result_20" fromId="118" toId="119">
</dataflow>
<dataflow id="575" from="p_Result_20" to="periodRatio" fromId="119" toId="120">
</dataflow>
<dataflow id="576" from="val_assign_s" to="maxIndex_V" fromId="91" toId="121">
</dataflow>
<dataflow id="577" from="or_ln62" to="br_ln62" fromId="94" toId="122">
</dataflow>
<dataflow id="578" from="wrIndex" to="wrIndex_load" fromId="110" toId="123">
</dataflow>
<dataflow id="579" from="wrIndex" to="wrIndex_load" fromId="110" toId="124">
</dataflow>
<dataflow id="580" from="wrIndex_load" to="icmp_ln891" fromId="124" toId="125">
</dataflow>
<dataflow id="581" from="maxIndex_V" to="icmp_ln891" fromId="121" toId="125">
</dataflow>
<dataflow id="582" from="icmp_ln891" to="br_ln62" fromId="125" toId="126">
</dataflow>
<dataflow id="583" from="rdIndex" to="rdIndex_load" fromId="113" toId="127">
</dataflow>
<dataflow id="584" from="rdIndex" to="rdIndex_load" fromId="113" toId="128">
</dataflow>
<dataflow id="585" from="rdIndex_load" to="icmp_ln891_1" fromId="128" toId="129">
</dataflow>
<dataflow id="586" from="maxIndex_V" to="icmp_ln891_1" fromId="121" toId="129">
</dataflow>
<dataflow id="587" from="icmp_ln891_1" to="br_ln62" fromId="129" toId="130">
</dataflow>
<dataflow id="588" from="StgValue_550" to="store_ln63" fromId="550" toId="131">
</dataflow>
<dataflow id="589" from="wrIndex" to="store_ln63" fromId="110" toId="131">
</dataflow>
<dataflow id="590" from="StgValue_550" to="store_ln64" fromId="550" toId="132">
</dataflow>
<dataflow id="591" from="rdIndex" to="store_ln64" fromId="113" toId="132">
</dataflow>
<dataflow id="592" from="StgValue_550" to="i_op_assign_2" fromId="550" toId="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp><and_exp><literal name="or_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="593" from="br_ln65" to="i_op_assign_2" fromId="133" toId="134">
</dataflow>
<dataflow id="594" from="rdIndex_load" to="i_op_assign_2" fromId="128" toId="134">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
<literal name="icmp_ln891" val="1"/>
<literal name="icmp_ln891_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="595" from="br_ln62" to="i_op_assign_2" fromId="130" toId="134">
</dataflow>
<dataflow id="596" from="StgValue_550" to="i_op_assign_3" fromId="550" toId="135">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp><and_exp><literal name="or_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="597" from="br_ln65" to="i_op_assign_3" fromId="133" toId="135">
</dataflow>
<dataflow id="598" from="wrIndex_load" to="i_op_assign_3" fromId="124" toId="135">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
<literal name="icmp_ln891" val="1"/>
<literal name="icmp_ln891_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="599" from="br_ln62" to="i_op_assign_3" fromId="130" toId="135">
</dataflow>
<dataflow id="600" from="or_ln62" to="br_ln66" fromId="94" toId="136">
</dataflow>
<dataflow id="601" from="memSize" to="tmp_s" fromId="89" toId="137">
</dataflow>
<dataflow id="602" from="memSize" to="tmp_s" fromId="89" toId="138">
</dataflow>
<dataflow id="603" from="memSize" to="tmp_s" fromId="89" toId="139">
</dataflow>
<dataflow id="604" from="memSize" to="tmp_s" fromId="89" toId="140">
</dataflow>
<dataflow id="605" from="memSize" to="tmp_s" fromId="89" toId="141">
</dataflow>
<dataflow id="606" from="memSize" to="tmp_s" fromId="89" toId="142">
</dataflow>
<dataflow id="607" from="tmp_s" to="x_assign" fromId="142" toId="143">
</dataflow>
<dataflow id="608" from="periodRatio" to="x_assign" fromId="120" toId="143">
</dataflow>
<dataflow id="609" from="tmp_s" to="x_assign" fromId="142" toId="144">
</dataflow>
<dataflow id="610" from="periodRatio" to="x_assign" fromId="120" toId="144">
</dataflow>
<dataflow id="611" from="tmp_s" to="x_assign" fromId="142" toId="145">
</dataflow>
<dataflow id="612" from="periodRatio" to="x_assign" fromId="120" toId="145">
</dataflow>
<dataflow id="613" from="tmp_s" to="x_assign" fromId="142" toId="146">
</dataflow>
<dataflow id="614" from="periodRatio" to="x_assign" fromId="120" toId="146">
</dataflow>
<dataflow id="615" from="x_assign" to="p_Val2_13" fromId="146" toId="147">
</dataflow>
<dataflow id="616" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_V" fromId="405" toId="148">
</dataflow>
<dataflow id="617" from="p_Val2_13" to="tmp_V" fromId="147" toId="148">
</dataflow>
<dataflow id="618" from="StgValue_408" to="tmp_V" fromId="408" toId="148">
</dataflow>
<dataflow id="619" from="StgValue_410" to="tmp_V" fromId="410" toId="148">
</dataflow>
<dataflow id="620" from="p_Val2_13" to="tmp_V_1" fromId="147" toId="149">
</dataflow>
<dataflow id="621" from="tmp_V" to="zext_ln339" fromId="148" toId="150">
</dataflow>
<dataflow id="623" from="StgValue_622" to="add_ln339" fromId="622" toId="151">
</dataflow>
<dataflow id="624" from="zext_ln339" to="add_ln339" fromId="150" toId="151">
</dataflow>
<dataflow id="626" from="_ssdm_op_BitSelect.i1.i9.i32" to="isNeg" fromId="625" toId="152">
</dataflow>
<dataflow id="627" from="add_ln339" to="isNeg" fromId="151" toId="152">
</dataflow>
<dataflow id="629" from="StgValue_628" to="isNeg" fromId="628" toId="152">
</dataflow>
<dataflow id="631" from="StgValue_630" to="sub_ln1311" fromId="630" toId="153">
</dataflow>
<dataflow id="632" from="tmp_V" to="sub_ln1311" fromId="148" toId="153">
</dataflow>
<dataflow id="633" from="sub_ln1311" to="sext_ln1311" fromId="153" toId="154">
</dataflow>
<dataflow id="634" from="isNeg" to="ush" fromId="152" toId="155">
</dataflow>
<dataflow id="635" from="sext_ln1311" to="ush" fromId="154" toId="155">
</dataflow>
<dataflow id="636" from="add_ln339" to="ush" fromId="151" toId="155">
</dataflow>
<dataflow id="638" from="_ssdm_op_BitConcatenate.i25.i1.i23.i1" to="mantissa_V" fromId="637" toId="156">
</dataflow>
<dataflow id="639" from="StgValue_478" to="mantissa_V" fromId="478" toId="156">
</dataflow>
<dataflow id="640" from="tmp_V_1" to="mantissa_V" fromId="149" toId="156">
</dataflow>
<dataflow id="641" from="StgValue_431" to="mantissa_V" fromId="431" toId="156">
</dataflow>
<dataflow id="642" from="mantissa_V" to="zext_ln682" fromId="156" toId="157">
</dataflow>
<dataflow id="643" from="ush" to="sext_ln1311_1" fromId="155" toId="158">
</dataflow>
<dataflow id="644" from="ush" to="sext_ln1311_2" fromId="155" toId="159">
</dataflow>
<dataflow id="645" from="sext_ln1311_1" to="zext_ln1287" fromId="158" toId="160">
</dataflow>
<dataflow id="646" from="mantissa_V" to="r_V" fromId="156" toId="161">
</dataflow>
<dataflow id="647" from="sext_ln1311_2" to="r_V" fromId="159" toId="161">
</dataflow>
<dataflow id="648" from="zext_ln682" to="r_V_1" fromId="157" toId="162">
</dataflow>
<dataflow id="649" from="zext_ln1287" to="r_V_1" fromId="160" toId="162">
</dataflow>
<dataflow id="651" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp" fromId="650" toId="163">
</dataflow>
<dataflow id="652" from="r_V" to="tmp" fromId="161" toId="163">
</dataflow>
<dataflow id="654" from="StgValue_653" to="tmp" fromId="653" toId="163">
</dataflow>
<dataflow id="655" from="tmp" to="zext_ln662" fromId="163" toId="164">
</dataflow>
<dataflow id="657" from="_ssdm_op_PartSelect.i32.i79.i32.i32" to="tmp_50" fromId="656" toId="165">
</dataflow>
<dataflow id="658" from="r_V_1" to="tmp_50" fromId="162" toId="165">
</dataflow>
<dataflow id="659" from="StgValue_653" to="tmp_50" fromId="653" toId="165">
</dataflow>
<dataflow id="661" from="StgValue_660" to="tmp_50" fromId="660" toId="165">
</dataflow>
<dataflow id="662" from="isNeg" to="val_V" fromId="152" toId="166">
</dataflow>
<dataflow id="663" from="zext_ln662" to="val_V" fromId="164" toId="166">
</dataflow>
<dataflow id="664" from="tmp_50" to="val_V" fromId="165" toId="166">
</dataflow>
<dataflow id="665" from="i_op_assign_3" to="icmp_ln72" fromId="135" toId="167">
</dataflow>
<dataflow id="666" from="i_op_assign_2" to="icmp_ln72" fromId="134" toId="167">
</dataflow>
<dataflow id="667" from="i_op_assign_3" to="sub_ln72_1" fromId="135" toId="168">
</dataflow>
<dataflow id="668" from="memSize" to="sub_ln72_1" fromId="89" toId="168">
</dataflow>
<dataflow id="669" from="i_op_assign_2" to="add_ln72" fromId="134" toId="169">
</dataflow>
<dataflow id="670" from="sub_ln72_1" to="add_ln72" fromId="168" toId="169">
</dataflow>
<dataflow id="671" from="i_op_assign_3" to="sub_ln72" fromId="135" toId="170">
</dataflow>
<dataflow id="672" from="i_op_assign_2" to="sub_ln72" fromId="134" toId="170">
</dataflow>
<dataflow id="673" from="icmp_ln72" to="currentPeriod" fromId="167" toId="171">
</dataflow>
<dataflow id="674" from="add_ln72" to="currentPeriod" fromId="169" toId="171">
</dataflow>
<dataflow id="675" from="sub_ln72" to="currentPeriod" fromId="170" toId="171">
</dataflow>
<dataflow id="676" from="currentPeriod" to="icmp_ln76" fromId="171" toId="172">
</dataflow>
<dataflow id="677" from="val_V" to="icmp_ln76" fromId="166" toId="172">
</dataflow>
<dataflow id="678" from="icmp_ln76" to="br_ln76" fromId="172" toId="173">
</dataflow>
<dataflow id="679" from="memAddr" to="zext_ln78" fromId="79" toId="174">
</dataflow>
<dataflow id="680" from="memAddr" to="zext_ln78_1" fromId="79" toId="175">
</dataflow>
<dataflow id="681" from="i_op_assign_2" to="zext_ln78_2" fromId="134" toId="176">
</dataflow>
<dataflow id="683" from="_ssdm_op_BitConcatenate.i33.i32.i1" to="shl_ln" fromId="682" toId="177">
</dataflow>
<dataflow id="684" from="i_op_assign_2" to="shl_ln" fromId="134" toId="177">
</dataflow>
<dataflow id="685" from="StgValue_431" to="shl_ln" fromId="431" toId="177">
</dataflow>
<dataflow id="686" from="shl_ln" to="zext_ln78_3" fromId="177" toId="178">
</dataflow>
<dataflow id="687" from="zext_ln78_1" to="add_ln78" fromId="175" toId="179">
</dataflow>
<dataflow id="688" from="zext_ln78_3" to="add_ln78" fromId="178" toId="179">
</dataflow>
<dataflow id="689" from="add_ln78" to="zext_ln78_4" fromId="179" toId="180">
</dataflow>
<dataflow id="690" from="extMemPtr_V" to="extMemPtr_V_addr" fromId="370" toId="181">
</dataflow>
<dataflow id="691" from="zext_ln78_4" to="extMemPtr_V_addr" fromId="180" toId="181">
</dataflow>
<dataflow id="692" from="zext_ln78" to="add_ln79" fromId="174" toId="182">
</dataflow>
<dataflow id="694" from="StgValue_693" to="add_ln79" fromId="693" toId="182">
</dataflow>
<dataflow id="695" from="add_ln79" to="zext_ln79" fromId="182" toId="183">
</dataflow>
<dataflow id="696" from="zext_ln78_3" to="add_ln79_1" fromId="178" toId="184">
</dataflow>
<dataflow id="697" from="zext_ln79" to="add_ln79_1" fromId="183" toId="184">
</dataflow>
<dataflow id="698" from="add_ln79_1" to="zext_ln79_1" fromId="184" toId="185">
</dataflow>
<dataflow id="699" from="extMemPtr_V" to="extMemPtr_V_addr_1" fromId="370" toId="186">
</dataflow>
<dataflow id="700" from="zext_ln79_1" to="extMemPtr_V_addr_1" fromId="185" toId="186">
</dataflow>
<dataflow id="701" from="maxIndex_V" to="ret_V" fromId="121" toId="187">
</dataflow>
<dataflow id="703" from="StgValue_702" to="ret_V" fromId="702" toId="187">
</dataflow>
<dataflow id="704" from="ret_V" to="sext_ln1354" fromId="187" toId="188">
</dataflow>
<dataflow id="705" from="zext_ln78_2" to="icmp_ln887" fromId="176" toId="189">
</dataflow>
<dataflow id="706" from="sext_ln1354" to="icmp_ln887" fromId="188" toId="189">
</dataflow>
<dataflow id="707" from="i_op_assign_2" to="add_ln82" fromId="134" toId="190">
</dataflow>
<dataflow id="708" from="StgValue_473" to="add_ln82" fromId="473" toId="190">
</dataflow>
<dataflow id="709" from="icmp_ln887" to="select_ln82" fromId="189" toId="191">
</dataflow>
<dataflow id="710" from="add_ln82" to="select_ln82" fromId="190" toId="191">
</dataflow>
<dataflow id="711" from="StgValue_550" to="select_ln82" fromId="550" toId="191">
</dataflow>
<dataflow id="713" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawL_V_req" fromId="712" toId="192">
</dataflow>
<dataflow id="714" from="extMemPtr_V_addr" to="auxRawL_V_req" fromId="181" toId="192">
</dataflow>
<dataflow id="715" from="StgValue_473" to="auxRawL_V_req" fromId="473" toId="192">
</dataflow>
<dataflow id="716" from="select_ln82" to="store_ln82" fromId="191" toId="193">
</dataflow>
<dataflow id="717" from="rdIndex" to="store_ln82" fromId="113" toId="193">
</dataflow>
<dataflow id="718" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawL_V_req" fromId="712" toId="194">
</dataflow>
<dataflow id="719" from="extMemPtr_V_addr" to="auxRawL_V_req" fromId="181" toId="194">
</dataflow>
<dataflow id="720" from="StgValue_473" to="auxRawL_V_req" fromId="473" toId="194">
</dataflow>
<dataflow id="721" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawR_V_req" fromId="712" toId="195">
</dataflow>
<dataflow id="722" from="extMemPtr_V_addr_1" to="auxRawR_V_req" fromId="186" toId="195">
</dataflow>
<dataflow id="723" from="StgValue_473" to="auxRawR_V_req" fromId="473" toId="195">
</dataflow>
<dataflow id="724" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawL_V_req" fromId="712" toId="196">
</dataflow>
<dataflow id="725" from="extMemPtr_V_addr" to="auxRawL_V_req" fromId="181" toId="196">
</dataflow>
<dataflow id="726" from="StgValue_473" to="auxRawL_V_req" fromId="473" toId="196">
</dataflow>
<dataflow id="727" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawR_V_req" fromId="712" toId="197">
</dataflow>
<dataflow id="728" from="extMemPtr_V_addr_1" to="auxRawR_V_req" fromId="186" toId="197">
</dataflow>
<dataflow id="729" from="StgValue_473" to="auxRawR_V_req" fromId="473" toId="197">
</dataflow>
<dataflow id="730" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawL_V_req" fromId="712" toId="198">
</dataflow>
<dataflow id="731" from="extMemPtr_V_addr" to="auxRawL_V_req" fromId="181" toId="198">
</dataflow>
<dataflow id="732" from="StgValue_473" to="auxRawL_V_req" fromId="473" toId="198">
</dataflow>
<dataflow id="733" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawR_V_req" fromId="712" toId="199">
</dataflow>
<dataflow id="734" from="extMemPtr_V_addr_1" to="auxRawR_V_req" fromId="186" toId="199">
</dataflow>
<dataflow id="735" from="StgValue_473" to="auxRawR_V_req" fromId="473" toId="199">
</dataflow>
<dataflow id="736" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawL_V_req" fromId="712" toId="200">
</dataflow>
<dataflow id="737" from="extMemPtr_V_addr" to="auxRawL_V_req" fromId="181" toId="200">
</dataflow>
<dataflow id="738" from="StgValue_473" to="auxRawL_V_req" fromId="473" toId="200">
</dataflow>
<dataflow id="739" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawR_V_req" fromId="712" toId="201">
</dataflow>
<dataflow id="740" from="extMemPtr_V_addr_1" to="auxRawR_V_req" fromId="186" toId="201">
</dataflow>
<dataflow id="741" from="StgValue_473" to="auxRawR_V_req" fromId="473" toId="201">
</dataflow>
<dataflow id="742" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawL_V_req" fromId="712" toId="202">
</dataflow>
<dataflow id="743" from="extMemPtr_V_addr" to="auxRawL_V_req" fromId="181" toId="202">
</dataflow>
<dataflow id="744" from="StgValue_473" to="auxRawL_V_req" fromId="473" toId="202">
</dataflow>
<dataflow id="745" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawR_V_req" fromId="712" toId="203">
</dataflow>
<dataflow id="746" from="extMemPtr_V_addr_1" to="auxRawR_V_req" fromId="186" toId="203">
</dataflow>
<dataflow id="747" from="StgValue_473" to="auxRawR_V_req" fromId="473" toId="203">
</dataflow>
<dataflow id="748" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawL_V_req" fromId="712" toId="204">
</dataflow>
<dataflow id="749" from="extMemPtr_V_addr" to="auxRawL_V_req" fromId="181" toId="204">
</dataflow>
<dataflow id="750" from="StgValue_473" to="auxRawL_V_req" fromId="473" toId="204">
</dataflow>
<dataflow id="751" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawR_V_req" fromId="712" toId="205">
</dataflow>
<dataflow id="752" from="extMemPtr_V_addr_1" to="auxRawR_V_req" fromId="186" toId="205">
</dataflow>
<dataflow id="753" from="StgValue_473" to="auxRawR_V_req" fromId="473" toId="205">
</dataflow>
<dataflow id="755" from="_ssdm_op_Read.m_axi.volatile.i32P" to="auxRawL_V" fromId="754" toId="206">
</dataflow>
<dataflow id="756" from="extMemPtr_V_addr" to="auxRawL_V" fromId="181" toId="206">
</dataflow>
<dataflow id="757" from="_ssdm_op_ReadReq.m_axi.i32P" to="auxRawR_V_req" fromId="712" toId="207">
</dataflow>
<dataflow id="758" from="extMemPtr_V_addr_1" to="auxRawR_V_req" fromId="186" toId="207">
</dataflow>
<dataflow id="759" from="StgValue_473" to="auxRawR_V_req" fromId="473" toId="207">
</dataflow>
<dataflow id="760" from="_ssdm_op_Read.m_axi.volatile.i32P" to="auxRawR_V" fromId="754" toId="208">
</dataflow>
<dataflow id="761" from="extMemPtr_V_addr_1" to="auxRawR_V" fromId="186" toId="208">
</dataflow>
<dataflow id="762" from="auxRawL_V" to="auxL" fromId="206" toId="209">
</dataflow>
<dataflow id="763" from="auxRawR_V" to="auxR" fromId="208" toId="210">
</dataflow>
<dataflow id="764" from="i_op_assign_3" to="zext_ln89_2" fromId="135" toId="212">
</dataflow>
<dataflow id="765" from="maxIndex_V" to="ret_V_4" fromId="121" toId="213">
</dataflow>
<dataflow id="766" from="StgValue_702" to="ret_V_4" fromId="702" toId="213">
</dataflow>
<dataflow id="767" from="ret_V_4" to="sext_ln1354_1" fromId="213" toId="214">
</dataflow>
<dataflow id="768" from="zext_ln89_2" to="icmp_ln887_2" fromId="212" toId="215">
</dataflow>
<dataflow id="769" from="sext_ln1354_1" to="icmp_ln887_2" fromId="214" toId="215">
</dataflow>
<dataflow id="770" from="auxL" to="auxL_0" fromId="209" toId="216">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="771" from="br_ln83" to="auxL_0" fromId="211" toId="216">
</dataflow>
<dataflow id="773" from="StgValue_772" to="auxL_0" fromId="772" toId="216">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="774" from="br_ln76" to="auxL_0" fromId="173" toId="216">
</dataflow>
<dataflow id="775" from="auxR" to="auxR_0" fromId="210" toId="217">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="776" from="br_ln83" to="auxR_0" fromId="211" toId="217">
</dataflow>
<dataflow id="777" from="StgValue_772" to="auxR_0" fromId="772" toId="217">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="778" from="br_ln76" to="auxR_0" fromId="173" toId="217">
</dataflow>
<dataflow id="779" from="auxL_0" to="tmp_5" fromId="216" toId="218">
</dataflow>
<dataflow id="780" from="feedbackVolRatio" to="tmp_5" fromId="84" toId="218">
</dataflow>
<dataflow id="781" from="auxR_0" to="tmp_6" fromId="217" toId="219">
</dataflow>
<dataflow id="782" from="feedbackVolRatio" to="tmp_6" fromId="84" toId="219">
</dataflow>
<dataflow id="783" from="i_op_assign_3" to="add_ln91" fromId="135" toId="220">
</dataflow>
<dataflow id="784" from="StgValue_473" to="add_ln91" fromId="473" toId="220">
</dataflow>
<dataflow id="785" from="icmp_ln887_2" to="select_ln91" fromId="215" toId="221">
</dataflow>
<dataflow id="786" from="add_ln91" to="select_ln91" fromId="220" toId="221">
</dataflow>
<dataflow id="787" from="StgValue_550" to="select_ln91" fromId="550" toId="221">
</dataflow>
<dataflow id="788" from="select_ln91" to="store_ln91" fromId="221" toId="222">
</dataflow>
<dataflow id="789" from="wrIndex" to="store_ln91" fromId="110" toId="222">
</dataflow>
<dataflow id="790" from="directVolRatio" to="tmp_7" fromId="115" toId="223">
</dataflow>
<dataflow id="791" from="inData_l_read" to="tmp_7" fromId="107" toId="223">
</dataflow>
<dataflow id="792" from="auxL_0" to="tmp_8" fromId="216" toId="224">
</dataflow>
<dataflow id="793" from="delayVolRatio" to="tmp_8" fromId="116" toId="224">
</dataflow>
<dataflow id="794" from="directVolRatio" to="tmp_9" fromId="115" toId="225">
</dataflow>
<dataflow id="795" from="inData_r_read" to="tmp_9" fromId="106" toId="225">
</dataflow>
<dataflow id="796" from="auxR_0" to="tmp_10" fromId="217" toId="226">
</dataflow>
<dataflow id="797" from="delayVolRatio" to="tmp_10" fromId="116" toId="226">
</dataflow>
<dataflow id="798" from="auxL_0" to="tmp_5" fromId="216" toId="227">
</dataflow>
<dataflow id="799" from="feedbackVolRatio" to="tmp_5" fromId="84" toId="227">
</dataflow>
<dataflow id="800" from="auxR_0" to="tmp_6" fromId="217" toId="228">
</dataflow>
<dataflow id="801" from="feedbackVolRatio" to="tmp_6" fromId="84" toId="228">
</dataflow>
<dataflow id="802" from="directVolRatio" to="tmp_7" fromId="115" toId="229">
</dataflow>
<dataflow id="803" from="inData_l_read" to="tmp_7" fromId="107" toId="229">
</dataflow>
<dataflow id="804" from="auxL_0" to="tmp_8" fromId="216" toId="230">
</dataflow>
<dataflow id="805" from="delayVolRatio" to="tmp_8" fromId="116" toId="230">
</dataflow>
<dataflow id="806" from="directVolRatio" to="tmp_9" fromId="115" toId="231">
</dataflow>
<dataflow id="807" from="inData_r_read" to="tmp_9" fromId="106" toId="231">
</dataflow>
<dataflow id="808" from="auxR_0" to="tmp_10" fromId="217" toId="232">
</dataflow>
<dataflow id="809" from="delayVolRatio" to="tmp_10" fromId="116" toId="232">
</dataflow>
<dataflow id="810" from="auxL_0" to="tmp_5" fromId="216" toId="233">
</dataflow>
<dataflow id="811" from="feedbackVolRatio" to="tmp_5" fromId="84" toId="233">
</dataflow>
<dataflow id="812" from="auxR_0" to="tmp_6" fromId="217" toId="234">
</dataflow>
<dataflow id="813" from="feedbackVolRatio" to="tmp_6" fromId="84" toId="234">
</dataflow>
<dataflow id="814" from="directVolRatio" to="tmp_7" fromId="115" toId="235">
</dataflow>
<dataflow id="815" from="inData_l_read" to="tmp_7" fromId="107" toId="235">
</dataflow>
<dataflow id="816" from="auxL_0" to="tmp_8" fromId="216" toId="236">
</dataflow>
<dataflow id="817" from="delayVolRatio" to="tmp_8" fromId="116" toId="236">
</dataflow>
<dataflow id="818" from="directVolRatio" to="tmp_9" fromId="115" toId="237">
</dataflow>
<dataflow id="819" from="inData_r_read" to="tmp_9" fromId="106" toId="237">
</dataflow>
<dataflow id="820" from="auxR_0" to="tmp_10" fromId="217" toId="238">
</dataflow>
<dataflow id="821" from="delayVolRatio" to="tmp_10" fromId="116" toId="238">
</dataflow>
<dataflow id="822" from="auxL_0" to="tmp_5" fromId="216" toId="239">
</dataflow>
<dataflow id="823" from="feedbackVolRatio" to="tmp_5" fromId="84" toId="239">
</dataflow>
<dataflow id="824" from="auxR_0" to="tmp_6" fromId="217" toId="240">
</dataflow>
<dataflow id="825" from="feedbackVolRatio" to="tmp_6" fromId="84" toId="240">
</dataflow>
<dataflow id="826" from="directVolRatio" to="tmp_7" fromId="115" toId="241">
</dataflow>
<dataflow id="827" from="inData_l_read" to="tmp_7" fromId="107" toId="241">
</dataflow>
<dataflow id="828" from="auxL_0" to="tmp_8" fromId="216" toId="242">
</dataflow>
<dataflow id="829" from="delayVolRatio" to="tmp_8" fromId="116" toId="242">
</dataflow>
<dataflow id="830" from="directVolRatio" to="tmp_9" fromId="115" toId="243">
</dataflow>
<dataflow id="831" from="inData_r_read" to="tmp_9" fromId="106" toId="243">
</dataflow>
<dataflow id="832" from="auxR_0" to="tmp_10" fromId="217" toId="244">
</dataflow>
<dataflow id="833" from="delayVolRatio" to="tmp_10" fromId="116" toId="244">
</dataflow>
<dataflow id="834" from="tmp_5" to="delayInL" fromId="239" toId="245">
</dataflow>
<dataflow id="835" from="inData_l_read" to="delayInL" fromId="107" toId="245">
</dataflow>
<dataflow id="836" from="tmp_7" to="dst_l" fromId="241" toId="246">
</dataflow>
<dataflow id="837" from="tmp_8" to="dst_l" fromId="242" toId="246">
</dataflow>
<dataflow id="838" from="tmp_9" to="dst_r" fromId="243" toId="247">
</dataflow>
<dataflow id="839" from="tmp_10" to="dst_r" fromId="244" toId="247">
</dataflow>
<dataflow id="840" from="tmp_5" to="delayInL" fromId="239" toId="248">
</dataflow>
<dataflow id="841" from="inData_l_read" to="delayInL" fromId="107" toId="248">
</dataflow>
<dataflow id="842" from="tmp_6" to="delayInR" fromId="240" toId="249">
</dataflow>
<dataflow id="843" from="inData_r_read" to="delayInR" fromId="106" toId="249">
</dataflow>
<dataflow id="844" from="tmp_7" to="dst_l" fromId="241" toId="250">
</dataflow>
<dataflow id="845" from="tmp_8" to="dst_l" fromId="242" toId="250">
</dataflow>
<dataflow id="846" from="tmp_9" to="dst_r" fromId="243" toId="251">
</dataflow>
<dataflow id="847" from="tmp_10" to="dst_r" fromId="244" toId="251">
</dataflow>
<dataflow id="848" from="tmp_5" to="delayInL" fromId="239" toId="252">
</dataflow>
<dataflow id="849" from="inData_l_read" to="delayInL" fromId="107" toId="252">
</dataflow>
<dataflow id="850" from="tmp_6" to="delayInR" fromId="240" toId="253">
</dataflow>
<dataflow id="851" from="inData_r_read" to="delayInR" fromId="106" toId="253">
</dataflow>
<dataflow id="852" from="tmp_7" to="dst_l" fromId="241" toId="254">
</dataflow>
<dataflow id="853" from="tmp_8" to="dst_l" fromId="242" toId="254">
</dataflow>
<dataflow id="854" from="tmp_9" to="dst_r" fromId="243" toId="255">
</dataflow>
<dataflow id="855" from="tmp_10" to="dst_r" fromId="244" toId="255">
</dataflow>
<dataflow id="856" from="tmp_5" to="delayInL" fromId="239" toId="256">
</dataflow>
<dataflow id="857" from="inData_l_read" to="delayInL" fromId="107" toId="256">
</dataflow>
<dataflow id="858" from="tmp_6" to="delayInR" fromId="240" toId="257">
</dataflow>
<dataflow id="859" from="inData_r_read" to="delayInR" fromId="106" toId="257">
</dataflow>
<dataflow id="860" from="tmp_7" to="dst_l" fromId="241" toId="258">
</dataflow>
<dataflow id="861" from="tmp_8" to="dst_l" fromId="242" toId="258">
</dataflow>
<dataflow id="862" from="tmp_9" to="dst_r" fromId="243" toId="259">
</dataflow>
<dataflow id="863" from="tmp_10" to="dst_r" fromId="244" toId="259">
</dataflow>
<dataflow id="864" from="tmp_5" to="delayInL" fromId="239" toId="260">
</dataflow>
<dataflow id="865" from="inData_l_read" to="delayInL" fromId="107" toId="260">
</dataflow>
<dataflow id="866" from="tmp_6" to="delayInR" fromId="240" toId="261">
</dataflow>
<dataflow id="867" from="inData_r_read" to="delayInR" fromId="106" toId="261">
</dataflow>
<dataflow id="868" from="tmp_7" to="dst_l" fromId="241" toId="262">
</dataflow>
<dataflow id="869" from="tmp_8" to="dst_l" fromId="242" toId="262">
</dataflow>
<dataflow id="870" from="tmp_9" to="dst_r" fromId="243" toId="263">
</dataflow>
<dataflow id="871" from="tmp_10" to="dst_r" fromId="244" toId="263">
</dataflow>
<dataflow id="872" from="tmp_5" to="delayInL" fromId="239" toId="264">
</dataflow>
<dataflow id="873" from="inData_l_read" to="delayInL" fromId="107" toId="264">
</dataflow>
<dataflow id="874" from="tmp_6" to="delayInR" fromId="240" toId="265">
</dataflow>
<dataflow id="875" from="inData_r_read" to="delayInR" fromId="106" toId="265">
</dataflow>
<dataflow id="876" from="memAddr" to="zext_ln89" fromId="79" toId="266">
</dataflow>
<dataflow id="877" from="memAddr" to="zext_ln89_1" fromId="79" toId="267">
</dataflow>
<dataflow id="878" from="_ssdm_op_BitConcatenate.i33.i32.i1" to="shl_ln1" fromId="682" toId="268">
</dataflow>
<dataflow id="879" from="i_op_assign_3" to="shl_ln1" fromId="135" toId="268">
</dataflow>
<dataflow id="880" from="StgValue_431" to="shl_ln1" fromId="431" toId="268">
</dataflow>
<dataflow id="881" from="shl_ln1" to="zext_ln89_3" fromId="268" toId="269">
</dataflow>
<dataflow id="882" from="zext_ln89_1" to="add_ln89" fromId="267" toId="270">
</dataflow>
<dataflow id="883" from="zext_ln89_3" to="add_ln89" fromId="269" toId="270">
</dataflow>
<dataflow id="884" from="add_ln89" to="zext_ln89_4" fromId="270" toId="271">
</dataflow>
<dataflow id="885" from="extMemPtr_V" to="extMemPtr_V_addr_2" fromId="370" toId="272">
</dataflow>
<dataflow id="886" from="zext_ln89_4" to="extMemPtr_V_addr_2" fromId="271" toId="272">
</dataflow>
<dataflow id="887" from="zext_ln89" to="add_ln90" fromId="266" toId="273">
</dataflow>
<dataflow id="888" from="StgValue_693" to="add_ln90" fromId="693" toId="273">
</dataflow>
<dataflow id="889" from="add_ln90" to="zext_ln90" fromId="273" toId="274">
</dataflow>
<dataflow id="890" from="zext_ln89_3" to="add_ln90_1" fromId="269" toId="275">
</dataflow>
<dataflow id="891" from="zext_ln90" to="add_ln90_1" fromId="274" toId="275">
</dataflow>
<dataflow id="892" from="add_ln90_1" to="zext_ln90_1" fromId="275" toId="276">
</dataflow>
<dataflow id="893" from="extMemPtr_V" to="extMemPtr_V_addr_3" fromId="370" toId="277">
</dataflow>
<dataflow id="894" from="zext_ln90_1" to="extMemPtr_V_addr_3" fromId="276" toId="277">
</dataflow>
<dataflow id="895" from="tmp_7" to="dst_l" fromId="241" toId="278">
</dataflow>
<dataflow id="896" from="tmp_8" to="dst_l" fromId="242" toId="278">
</dataflow>
<dataflow id="897" from="tmp_9" to="dst_r" fromId="243" toId="279">
</dataflow>
<dataflow id="898" from="tmp_10" to="dst_r" fromId="244" toId="279">
</dataflow>
<dataflow id="899" from="tmp_5" to="delayInL" fromId="239" toId="280">
</dataflow>
<dataflow id="900" from="inData_l_read" to="delayInL" fromId="107" toId="280">
</dataflow>
<dataflow id="901" from="tmp_6" to="delayInR" fromId="240" toId="281">
</dataflow>
<dataflow id="902" from="inData_r_read" to="delayInR" fromId="106" toId="281">
</dataflow>
<dataflow id="904" from="_ssdm_op_WriteReq.m_axi.i32P" to="extMemPtr_V_addr_2_r" fromId="903" toId="282">
</dataflow>
<dataflow id="905" from="extMemPtr_V_addr_2" to="extMemPtr_V_addr_2_r" fromId="272" toId="282">
</dataflow>
<dataflow id="906" from="StgValue_473" to="extMemPtr_V_addr_2_r" fromId="473" toId="282">
</dataflow>
<dataflow id="907" from="tmp_7" to="dst_l" fromId="241" toId="283">
</dataflow>
<dataflow id="908" from="tmp_8" to="dst_l" fromId="242" toId="283">
</dataflow>
<dataflow id="909" from="tmp_9" to="dst_r" fromId="243" toId="284">
</dataflow>
<dataflow id="910" from="tmp_10" to="dst_r" fromId="244" toId="284">
</dataflow>
<dataflow id="911" from="tmp_6" to="delayInR" fromId="240" toId="285">
</dataflow>
<dataflow id="912" from="inData_r_read" to="delayInR" fromId="106" toId="285">
</dataflow>
<dataflow id="913" from="delayInL" to="bitcast_ln705" fromId="280" toId="286">
</dataflow>
<dataflow id="915" from="_ssdm_op_Write.m_axi.volatile.i32P" to="write_ln89" fromId="914" toId="287">
</dataflow>
<dataflow id="916" from="extMemPtr_V_addr_2" to="write_ln89" fromId="272" toId="287">
</dataflow>
<dataflow id="917" from="bitcast_ln705" to="write_ln89" fromId="286" toId="287">
</dataflow>
<dataflow id="919" from="StgValue_918" to="write_ln89" fromId="918" toId="287">
</dataflow>
<dataflow id="920" from="_ssdm_op_WriteReq.m_axi.i32P" to="extMemPtr_V_addr_3_r" fromId="903" toId="288">
</dataflow>
<dataflow id="921" from="extMemPtr_V_addr_3" to="extMemPtr_V_addr_3_r" fromId="277" toId="288">
</dataflow>
<dataflow id="922" from="StgValue_473" to="extMemPtr_V_addr_3_r" fromId="473" toId="288">
</dataflow>
<dataflow id="924" from="_ssdm_op_WriteResp.m_axi.i32P" to="extMemPtr_V_addr_2_r_1" fromId="923" toId="289">
</dataflow>
<dataflow id="925" from="extMemPtr_V_addr_2" to="extMemPtr_V_addr_2_r_1" fromId="272" toId="289">
</dataflow>
<dataflow id="926" from="delayInR" to="bitcast_ln705_6" fromId="285" toId="290">
</dataflow>
<dataflow id="927" from="_ssdm_op_Write.m_axi.volatile.i32P" to="write_ln90" fromId="914" toId="291">
</dataflow>
<dataflow id="928" from="extMemPtr_V_addr_3" to="write_ln90" fromId="277" toId="291">
</dataflow>
<dataflow id="929" from="bitcast_ln705_6" to="write_ln90" fromId="290" toId="291">
</dataflow>
<dataflow id="930" from="StgValue_918" to="write_ln90" fromId="918" toId="291">
</dataflow>
<dataflow id="931" from="_ssdm_op_WriteResp.m_axi.i32P" to="extMemPtr_V_addr_2_r_1" fromId="923" toId="292">
</dataflow>
<dataflow id="932" from="extMemPtr_V_addr_2" to="extMemPtr_V_addr_2_r_1" fromId="272" toId="292">
</dataflow>
<dataflow id="933" from="_ssdm_op_WriteResp.m_axi.i32P" to="extMemPtr_V_addr_3_r_1" fromId="923" toId="293">
</dataflow>
<dataflow id="934" from="extMemPtr_V_addr_3" to="extMemPtr_V_addr_3_r_1" fromId="277" toId="293">
</dataflow>
<dataflow id="935" from="_ssdm_op_WriteResp.m_axi.i32P" to="extMemPtr_V_addr_2_r_1" fromId="923" toId="294">
</dataflow>
<dataflow id="936" from="extMemPtr_V_addr_2" to="extMemPtr_V_addr_2_r_1" fromId="272" toId="294">
</dataflow>
<dataflow id="937" from="_ssdm_op_WriteResp.m_axi.i32P" to="extMemPtr_V_addr_3_r_1" fromId="923" toId="295">
</dataflow>
<dataflow id="938" from="extMemPtr_V_addr_3" to="extMemPtr_V_addr_3_r_1" fromId="277" toId="295">
</dataflow>
<dataflow id="939" from="_ssdm_op_WriteResp.m_axi.i32P" to="extMemPtr_V_addr_2_r_1" fromId="923" toId="296">
</dataflow>
<dataflow id="940" from="extMemPtr_V_addr_2" to="extMemPtr_V_addr_2_r_1" fromId="272" toId="296">
</dataflow>
<dataflow id="941" from="_ssdm_op_WriteResp.m_axi.i32P" to="extMemPtr_V_addr_3_r_1" fromId="923" toId="297">
</dataflow>
<dataflow id="942" from="extMemPtr_V_addr_3" to="extMemPtr_V_addr_3_r_1" fromId="277" toId="297">
</dataflow>
<dataflow id="943" from="_ssdm_op_WriteResp.m_axi.i32P" to="extMemPtr_V_addr_2_r_1" fromId="923" toId="298">
</dataflow>
<dataflow id="944" from="extMemPtr_V_addr_2" to="extMemPtr_V_addr_2_r_1" fromId="272" toId="298">
</dataflow>
<dataflow id="945" from="_ssdm_op_WriteResp.m_axi.i32P" to="extMemPtr_V_addr_3_r_1" fromId="923" toId="299">
</dataflow>
<dataflow id="946" from="extMemPtr_V_addr_3" to="extMemPtr_V_addr_3_r_1" fromId="277" toId="299">
</dataflow>
<dataflow id="947" from="_ssdm_op_WriteResp.m_axi.i32P" to="extMemPtr_V_addr_3_r_1" fromId="923" toId="300">
</dataflow>
<dataflow id="948" from="extMemPtr_V_addr_3" to="extMemPtr_V_addr_3_r_1" fromId="277" toId="300">
</dataflow>
<dataflow id="949" from="dst_l" to="agg_result_l_write_a" fromId="283" toId="302">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="950" from="br_ln96" to="agg_result_l_write_a" fromId="301" toId="302">
</dataflow>
<dataflow id="951" from="inData_l_read" to="agg_result_l_write_a" fromId="107" toId="302">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="952" from="br_ln66" to="agg_result_l_write_a" fromId="136" toId="302">
</dataflow>
<dataflow id="953" from="dst_r" to="agg_result_r_write_a" fromId="284" toId="303">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="954" from="br_ln96" to="agg_result_r_write_a" fromId="301" toId="303">
</dataflow>
<dataflow id="955" from="inData_r_read" to="agg_result_r_write_a" fromId="106" toId="303">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="956" from="br_ln66" to="agg_result_r_write_a" fromId="136" toId="303">
</dataflow>
<dataflow id="958" from="StgValue_957" to="mrv" fromId="957" toId="304">
</dataflow>
<dataflow id="959" from="agg_result_l_write_a" to="mrv" fromId="302" toId="304">
</dataflow>
<dataflow id="960" from="mrv" to="mrv_1" fromId="304" toId="305">
</dataflow>
<dataflow id="961" from="agg_result_r_write_a" to="mrv_1" fromId="303" toId="305">
</dataflow>
<dataflow id="962" from="mrv_1" to="ret_ln97" fromId="305" toId="306">
</dataflow>
<dataflow id="963" from="or_ln62" to="StgValue_8" fromId="94" toId="8">
</dataflow>
<dataflow id="964" from="icmp_ln891" to="StgValue_9" fromId="125" toId="9">
</dataflow>
<dataflow id="965" from="or_ln62" to="StgValue_10" fromId="94" toId="10">
</dataflow>
<dataflow id="966" from="icmp_ln891" to="StgValue_10" fromId="125" toId="10">
</dataflow>
<dataflow id="967" from="icmp_ln891_1" to="StgValue_10" fromId="129" toId="10">
</dataflow>
<dataflow id="968" from="or_ln62" to="StgValue_11" fromId="94" toId="11">
</dataflow>
<dataflow id="969" from="icmp_ln891" to="StgValue_11" fromId="125" toId="11">
</dataflow>
<dataflow id="970" from="icmp_ln891_1" to="StgValue_11" fromId="129" toId="11">
</dataflow>
<dataflow id="971" from="isNeg" to="StgValue_22" fromId="152" toId="22">
</dataflow>
<dataflow id="972" from="icmp_ln76" to="StgValue_23" fromId="172" toId="23">
</dataflow>
<dataflow id="973" from="icmp_ln76" to="StgValue_33" fromId="172" toId="33">
</dataflow>
<dataflow id="974" from="icmp_ln887_2" to="StgValue_34" fromId="215" toId="34">
</dataflow>
<dataflow id="975" from="or_ln62" to="StgValue_51" fromId="94" toId="51">
</dataflow>
</dataflows>


</stg>
