module top_module ();
	reg clk =0 , reset, t;
    wire out;
    
    always begin
        #5 clk = ~clk;
    end
    
    initial begin
        t <= 0 ;
        reset <= 1 ;
        #5 reset <= 0;
        #10 t<= 1;
        #10 t<= 0;
        #20 reset = 1;
        #5 reset = 0;
    end
    
    tff u0 (clk, reset, t, out);
endmodule
