// Seed: 3879729346
module module_0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wor   id_0,
    input  tri   id_1,
    output logic id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  tri1  id_5
);
  module_0 modCall_1 ();
  assign id_2 = 1 === 1;
  generate
    for (id_7 = id_7; 1; id_2 = -1) begin : LABEL_0
      always @(id_5) id_7 = id_7 == id_1;
    end
  endgenerate
  wire id_8;
endmodule
module module_2;
  wire id_1;
  ;
  assign id_1 = id_1;
endmodule
module module_3 #(
    parameter id_1  = 32'd56,
    parameter id_19 = 32'd63,
    parameter id_30 = 32'd71
) (
    output uwire id_0,
    input tri _id_1,
    output uwire id_2,
    input tri id_3,
    output wire id_4,
    output wire id_5,
    input supply0 id_6,
    input wand id_7,
    input supply0 id_8,
    input tri0 id_9,
    input wor id_10,
    input wor id_11,
    input wire id_12,
    output wor id_13,
    output tri1 id_14,
    input supply0 id_15,
    input tri0 id_16,
    input wire id_17,
    input tri1 id_18,
    input tri1 _id_19,
    input tri1 id_20,
    output wand id_21,
    input tri0 id_22,
    input wand id_23,
    input wand id_24,
    output tri1 id_25,
    output wand id_26,
    input tri1 id_27,
    output supply1 id_28,
    input wor id_29,
    input uwire _id_30,
    output wire id_31,
    input tri id_32,
    input wire id_33,
    output supply0 id_34,
    input wand id_35,
    output wire id_36
);
  logic [id_19 : -1] id_38;
  ;
  logic id_39;
  wire [id_1 : !  id_30] id_40;
  wire id_41;
  generate
    if ((1)) begin : LABEL_0
      assign id_5 = {id_15 - -1, 1, -1'b0 > 1, 1, id_18};
    end
  endgenerate
  module_2 modCall_1 ();
endmodule
