Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7e5973561fd4483e9f646561b536e132 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.Mux_32bit_3to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.Forward
Compiling module xil_defaultlib.Pipeline
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
