<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="../elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>UART0</TITLE>
</HEAD>
<BODY class=mmapBody><H2 class="mmapCellTitle"><A name="Top_Tag">UART0</A></H2>
<P>Instance: UART0<BR>Component: UART<BR>Base address: 0x40001000</P>
<P>&nbsp;</P>
<P>Universal Asynchronous Receiver/Transmitter (UART) interface</P>
 
<P>&nbsp;</P>


	<H3 class="mmapRegisterSummaryTitle"><A name="UART0"></A><A href="CPU_MMAP.html"> TOP</A>:<B>UART0</B> Register Summary</H3>
  <TABLE class="mmapRegisterSummaryTable" cellspacing=0>
	 	<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Register Name</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol3">
	  			<P>Register Width (Bits)</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Register Reset</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Address Offset</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Physical Address</P>
	  		</TD>
	 	</TR>
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#DR">DR</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 1000 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#ECR">ECR</A></P>
			</TD>
			<TD class="cellCol2">
				<P>WO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0004</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 1004 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#RSR">RSR</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0004</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 1004 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#FR">FR</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0090</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0018</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 1018 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#IBRD">IBRD</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0024</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 1024 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#FBRD">FBRD</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0028</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 1028 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#LCRH">LCRH</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 002C</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 102C </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#CTL">CTL</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0300</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0030</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 1030 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#IFLS">IFLS</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0012</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0034</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 1034 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#IMSC">IMSC</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0038</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 1038 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#RIS">RIS</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 000D</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 003C</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 103C </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#MIS">MIS</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0040</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 1040 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#ICR">ICR</A></P>
			</TD>
			<TD class="cellCol2">
				<P>WO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0044</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 1044 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#DMACTL">DMACTL</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0048</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4000 1048 </P>
			</TD>
		</TR>
		
	</TABLE>


	<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:UART0 Register Descriptions</H3>


	<H3 class="mmapRegisterTitle"><A name="DR"><A name="DR"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:DR</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0000</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 1000</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>UART Data<BR>For words to be transmitted:<BR>  - if the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>s are enabled (<A class="xref" href="#LCRH_FEN">LCRH.FEN</A> = 1), data written to this location is pushed onto the transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A><BR>  - if the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>s are not enabled (<A class="xref" href="#LCRH_FEN">LCRH.FEN</A> = 0), data is stored in the transmitter holding register (the bottom word of the transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>).<BR>The write operation initiates transmission from the <A class="mmap_legend_link" href="../legend.html#UART">UART</A>. The data is prefixed with a start bit, appended with the appropriate parity bit (if parity is enabled), and a stop bit.<BR>The resultant word is then transmitted.<BR>For received words:<BR>  - if the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>s are enabled (<A class="xref" href="#LCRH_FEN">LCRH.FEN</A> = 1), the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> <BR>  - if the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>s are not enabled (<A class="xref" href="#LCRH_FEN">LCRH.FEN</A> = 0), the data byte and status are stored in the receiving holding register (the bottom word of the receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>).<BR>The received data byte is read by performing reads from this register along with the corresponding status information. The status information can also be read by a read of the <A class="xref" href="#RSR">RSR</A> register.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="DR_Reserved">
	  			<P>31:12</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="DR_OE">
	  			<P>11</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>OE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Overrun Error:<BR>This bit is set to 1 if data is received and the receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is already full. The <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> contents remain valid because no more data is written when the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is full, , only the contents of the shift register are overwritten.<BR>This is cleared to 0 once there is an empty space in the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> and a new character can be written to it.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="DR_BE">
	  			<P>10</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Break Error:<BR>This bit is set to 1 if a break condition was detected, indicating that the received data input (<A class="mmap_legend_link" href="../legend.html#UARTRXD">UARTRXD</A> input pin) was held LOW for longer than a full-word transmission time (defined as start, data, parity and stop bits).<BR>In <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> mode, this error is associated with the character at the top of the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> (i.e., the oldest received data character since last read). When a break occurs, a 0 character is loaded into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>. The next character is enabled after the receive data input (<A class="mmap_legend_link" href="../legend.html#UARTRXD">UARTRXD</A> input pin) goes to a 1 (marking state), and the next valid start bit is received.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="DR_PE">
	  			<P>9</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>PE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Parity Error:<BR>When set to 1, it indicates that the parity of the received data character does not match the parity that the <A class="xref" href="#LCRH_EPS">LCRH.EPS</A> and <A class="xref" href="#LCRH_SPS">LCRH.SPS</A> select.<BR>In <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> mode, this error is associated with the character at the top of the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> (i.e., the oldest received data character since last read).</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="DR_FE">
	  			<P>8</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>FE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Framing Error:<BR>When set to 1, it indicates that the received character did not have a valid stop bit (a valid stop bit is 1).<BR>In <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> mode, this error is associated with the character at the top of the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> (i.e., the oldest received data character since last read).</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="DR_DATA">
	  			<P>7:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>DATA</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Data transmitted or received:<BR>On writes, the transmit data character is pushed into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>.<BR>On reads, the oldest received data character since the last read is returned.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="ECR"><A name="ECR"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:ECR</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0004</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 1004</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>UART Error Clear Register<BR>This register is mapped to the same address as <A class="xref" href="#RSR">RSR</A> register.  Reads from this address are associated with <A class="xref" href="#RSR">RSR</A> register and return the receive status. Writes to this address are associated with <A class="xref" href="#ECR">ECR</A> register and clear the receive status flags (framing, parity, break, and overrun errors).</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>WO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ECR_Reserved">
	  			<P>31:4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(WO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x000 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ECR_OE">
	  			<P>3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>OE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>The framing (<A class="xref" href="#_FE">FE</A>), parity (<A class="xref" href="#_PE">PE</A>), break (<A class="xref" href="#_BE">BE</A>) and overrun (<A class="xref" href="#_OE">OE</A>) errors are cleared to 0 by any write to this register.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ECR_BE">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>The framing (<A class="xref" href="#_FE">FE</A>), parity (<A class="xref" href="#_PE">PE</A>), break (<A class="xref" href="#_BE">BE</A>) and overrun (<A class="xref" href="#_OE">OE</A>) errors are cleared to 0 by any write to this register.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ECR_PE">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>PE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>The framing (<A class="xref" href="#_FE">FE</A>), parity (<A class="xref" href="#_PE">PE</A>), break (<A class="xref" href="#_BE">BE</A>) and overrun (<A class="xref" href="#_OE">OE</A>) errors are cleared to 0 by any write to this register.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ECR_FE">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>FE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>The framing (<A class="xref" href="#_FE">FE</A>), parity (<A class="xref" href="#_PE">PE</A>), break (<A class="xref" href="#_BE">BE</A>) and overrun (<A class="xref" href="#_OE">OE</A>) errors are cleared to 0 by any write to this register.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="RSR"><A name="RSR"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:RSR</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0004</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 1004</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>UART Status Register<BR>This register is mapped to the same address as <A class="xref" href="#ECR">ECR</A> register.  Reads from this address are associated with <A class="xref" href="#RSR">RSR</A> register and return the receive status. Writes to this address are associated with <A class="xref" href="#ECR">ECR</A> register and clear the receive status flags (framing, parity, break, and overrun errors).<BR>If the status is read from this register, then the status information for break, framing and parity corresponds to the data character read from the Data Register, <A class="xref" href="#DR">DR</A> prior to reading the <A class="xref" href="#RSR">RSR</A>. The status information for overrun is set immediately when an overrun condition occurs.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RSR_Reserved">
	  			<P>31:4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x000 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RSR_OE">
	  			<P>3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>OE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Overrun Error:<BR>This bit is set to 1 if data is received and the receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is already full. The <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> contents remain valid because no more data is written when the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is full, , only the contents of the shift register are overwritten.<BR>This is cleared to 0 once there is an empty space in the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> and a new character can be written to it.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RSR_BE">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Break Error:<BR>This bit is set to 1 if a break condition was detected, indicating that the received data input (<A class="mmap_legend_link" href="../legend.html#UARTRXD">UARTRXD</A> input pin) was held LOW for longer than a full-word transmission time (defined as start, data, parity and stop bits).<BR>When a break occurs, a 0 character is loaded into the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>. The next character is enabled after the receive data input (<A class="mmap_legend_link" href="../legend.html#UARTRXD">UARTRXD</A> input pin) goes to a 1 (marking state), and the next valid start bit is received.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RSR_PE">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>PE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Parity Error:<BR>When set to 1, it indicates that the parity of the received data character does not match the parity that the <A class="xref" href="#LCRH_EPS">LCRH.EPS</A> and <A class="xref" href="#LCRH_SPS">LCRH.SPS</A> select.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RSR_FE">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>FE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Framing Error:<BR>When set to 1, it indicates that the received character did not have a valid stop bit (a valid stop bit is 1).</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="FR"><A name="FR"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:FR</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0018</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 1018</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>UART Flag Register<BR>Reads from this register return the <A class="mmap_legend_link" href="../legend.html#UART">UART</A> flags.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="FR_Reserved">
	  			<P>31:8</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="FR_TXFE">
	  			<P>7</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TXFE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> Empty:<BR>The meaning of this bit depends on the state of <A class="xref" href="#LCRH_FEN">LCRH.FEN</A> .<BR>  - If the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is disabled, this bit is set when the transmit holding register is empty.<BR>  - If the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is enabled, this bit is set when the transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is empty.<BR>This bit does not indicate if there is data in the transmit shift register.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>1</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="FR_RXFF">
	  			<P>6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RXFF</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> Full: <BR>The meaning of this bit depends on the state of <A class="xref" href="#LCRH_FEN">LCRH.FEN</A>.<BR>  - If the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is disabled, this bit is set when the receive holding register is full.<BR>  - If the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is enabled, this bit is set when the receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is full.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="FR_TXFF">
	  			<P>5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TXFF</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> Full:<BR>Transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> full. The meaning of this bit depends on the state of <A class="xref" href="#LCRH_FEN">LCRH.FEN</A>.<BR>  - If the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is disabled, this bit is set when the transmit holding register is full.<BR>  - If the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is enabled, this bit is set when the transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is full.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="FR_RXFE">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RXFE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> Empty:<BR>Receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> empty. The meaning of this bit depends on the state of <A class="xref" href="#LCRH_FEN">LCRH.FEN</A>.<BR>  - If the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is disabled, this bit is set when the receive holding register is empty.<BR>  - If the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is enabled, this bit is set when the receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is empty.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>1</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="FR_BUSY">
	  			<P>3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BUSY</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Busy: <BR>If this bit is set to 1, the <A class="mmap_legend_link" href="../legend.html#UART">UART</A> is busy transmitting data. This bit remains set until the complete byte, including all the stop bits, has been sent from the shift register.<BR>This bit is set as soon as the transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> becomes non-empty, regardless of whether the <A class="mmap_legend_link" href="../legend.html#UART">UART</A> is enabled or not.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="FR_Reserved">
	  			<P>2:1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="FR_CTS">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>CTS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Clear To Send: <BR>This bit is the complement of the active-low <A class="mmap_legend_link" href="../legend.html#UART">UART</A> <A class="mmap_legend_link" href="../legend.html#CTS">CTS</A> input pin.<BR>That is, the bit is 1 when <A class="mmap_legend_link" href="../legend.html#CTS">CTS</A> input pin is LOW.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="IBRD"><A name="IBRD"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:IBRD</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0024</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 1024</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>UART Integer Baud-Rate Divisor<BR>If this register is modified while trasmission or reception is on-going, the baudrate will not be updated until transmission or reception of the current character is complete.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IBRD_Reserved">
	  			<P>31:16</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IBRD_DIVINT">
	  			<P>15:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>DIVINT</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>The integer baud rate divisor:<BR>The baud rate divisor is calculated using the formula below:<BR>Baud rate divisor = (UART reference clock frequency) / (16 * Baud rate)<BR>Baud rate divisor must be minimum 1 and maximum 65535. <BR>That is, <A class="xref" href="#_DIVINT">DIVINT</A>=0 does not give a valid baud rate. <BR>Similarly, if <A class="xref" href="#_DIVINT">DIVINT</A>=0xFFFF, any non-zero values in <A class="xref" href="#FBRD_DIVFRAC">FBRD.DIVFRAC</A> will be illegal.<BR>A valid value must be written to this field before the <A class="mmap_legend_link" href="../legend.html#UART">UART</A> can be used for <A class="mmap_legend_link" href="../legend.html#RX">RX</A> or <A class="mmap_legend_link" href="../legend.html#TX">TX</A> operations.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="FBRD"><A name="FBRD"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:FBRD</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0028</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 1028</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>UART Fractional Baud-Rate Divisor<BR>If this register is modified while trasmission or reception is on-going, the baudrate will not be updated until transmission or reception of the current character is complete.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="FBRD_Reserved">
	  			<P>31:6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x000 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="FBRD_DIVFRAC">
	  			<P>5:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>DIVFRAC</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Fractional Baud-Rate Divisor:<BR>The baud rate divisor is calculated using the formula below:<BR>Baud rate divisor = (UART reference clock frequency) / (16 * Baud rate)<BR>Baud rate divisor must be minimum 1 and maximum 65535. <BR>That is, <A class="xref" href="#IBRD_DIVINT">IBRD.DIVINT</A>=0 does not give a valid baud rate. <BR>Similarly, if <A class="xref" href="#IBRD_DIVINT">IBRD.DIVINT</A>=0xFFFF, any non-zero values in <A class="xref" href="#_DIVFRAC">DIVFRAC</A> will be illegal.<BR>A valid value must be written to this field before the <A class="mmap_legend_link" href="../legend.html#UART">UART</A> can be used for <A class="mmap_legend_link" href="../legend.html#RX">RX</A> or <A class="mmap_legend_link" href="../legend.html#TX">TX</A> operations.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="LCRH"><A name="LCRH"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:LCRH</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 002C</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 102C</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>UART Line Control</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LCRH_Reserved">
	  			<P>31:8</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LCRH_SPS">
	  			<P>7</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>SPS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Stick Parity Select:<BR><BR>0: Stick parity is disabled<BR>1: The parity bit is transmitted and checked as invert of <A class="xref" href="#_EPS">EPS</A> field (i.e. the parity bit is transmitted and checked as 1 when <A class="xref" href="#_EPS">EPS</A> = 0).<BR><BR>This bit has no effect when <A class="xref" href="#_PEN">PEN</A> disables parity checking and generation.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LCRH_WLEN">
	  			<P>6:5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>WLEN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Word Length:<BR>These bits indicate the number of data bits transmitted or received in a frame.</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>5</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Word Length 5 bits</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>6</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Word Length 6 bits</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x2</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>7</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Word Length 7 bits</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x3</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>8</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Word Length 8 bits</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LCRH_FEN">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>FEN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Enable <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>s</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>DIS</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P><A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>s are disabled (character mode) that is, the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>s become 1-byte-deep holding registers.</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>EN</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Transmit and receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> buffers are enabled (<A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> mode)</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LCRH_STP2">
	  			<P>3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STP2</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Two Stop Bits Select:<BR>If this bit is set to 1, two stop bits are transmitted at the end of the frame. The receive logic does not check for two stop bits being received.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LCRH_EPS">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>EPS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Even Parity Select</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>ODD</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Odd parity: The <A class="mmap_legend_link" href="../legend.html#UART">UART</A> generates or checks for an odd number of 1s in the data and parity bits.</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>EVEN</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Even parity: The <A class="mmap_legend_link" href="../legend.html#UART">UART</A> generates or checks for an even number of 1s in the data and parity bits.</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LCRH_PEN">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>PEN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Parity Enable<BR>This bit controls generation and checking of parity bit.</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>DIS</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Parity is disabled and no parity bit is added to the data frame</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>EN</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Parity checking and generation is enabled.</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="LCRH_BRK">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BRK</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Send Break<BR>If this bit is set to 1, a low-level is continually output on the <A class="mmap_legend_link" href="../legend.html#UARTTXD">UARTTXD</A> output pin, after completing transmission of the current character. For the proper execution of the break command, the<BR>software must set this bit for at least two complete frames. For normal use, this bit must be cleared to 0.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="CTL"><A name="CTL"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:CTL</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0030</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 1030</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>UART Control</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_Reserved">
	  			<P>31:16</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_CTSEN">
	  			<P>15</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>CTSEN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P><A class="mmap_legend_link" href="../legend.html#CTS">CTS</A> hardware flow control enable</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>DIS</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P><A class="mmap_legend_link" href="../legend.html#CTS">CTS</A> hardware flow control disabled</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>EN</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P><A class="mmap_legend_link" href="../legend.html#CTS">CTS</A> hardware flow control enabled</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_RTSEN">
	  			<P>14</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RTSEN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P><A class="mmap_legend_link" href="../legend.html#RTS">RTS</A> hardware flow control enable</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>DIS</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P><A class="mmap_legend_link" href="../legend.html#RTS">RTS</A> hardware flow control disabled</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>EN</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P><A class="mmap_legend_link" href="../legend.html#RTS">RTS</A> hardware flow control enabled</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_Reserved">
	  			<P>13:12</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_RTS">
	  			<P>11</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RTS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Request to Send<BR>This bit is the complement of the active-low <A class="mmap_legend_link" href="../legend.html#UART">UART</A> <A class="mmap_legend_link" href="../legend.html#RTS">RTS</A> output. That is, when the bit is programmed to a 1 then <A class="mmap_legend_link" href="../legend.html#RTS">RTS</A> output on the pins is LOW.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_Reserved">
	  			<P>10</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_RXE">
	  			<P>9</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RXE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Receive Enable<BR>If the <A class="mmap_legend_link" href="../legend.html#UART">UART</A> is disabled in the middle of reception, it completes the current character before stopping.</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>DIS</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>UART Receive disabled</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>EN</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>UART Receive enabled</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>1</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_TXE">
	  			<P>8</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TXE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Transmit Enable<BR>If the <A class="mmap_legend_link" href="../legend.html#UART">UART</A> is disabled in the middle of transmission, it completes the current character before stopping.</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>DIS</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>UART Transmit disabled</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>EN</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>UART Transmit enabled</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>1</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_LBE">
	  			<P>7</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>LBE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Loop Back Enable:<BR>Enabling the loop-back mode connects the <A class="mmap_legend_link" href="../legend.html#UARTTXD">UARTTXD</A> output from the <A class="mmap_legend_link" href="../legend.html#UART">UART</A> to <A class="mmap_legend_link" href="../legend.html#UARTRXD">UARTRXD</A> input of the <A class="mmap_legend_link" href="../legend.html#UART">UART</A>.</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>DIS</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Loop Back disabled</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>EN</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Loop Back enabled</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_Reserved">
	  			<P>6:1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_UARTEN">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>UARTEN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>UART Enable</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>DIS</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>UART disabled</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>EN</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>UART enabled</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="IFLS"><A name="IFLS"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:IFLS</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0034</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 1034</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>UART Interrupt <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> Level Select</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IFLS_Reserved">
	  			<P>31:6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x000 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IFLS_RXSEL">
	  			<P>5:3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RXSEL</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Receive interrupt <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> level select:<BR>This field sets the trigger points for the receive interrupt. Values 0b101-0b111 are reserved.</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>1_8</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> becomes >= 1/8 full</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>2_8</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> becomes >= 1/4 full</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x2</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>4_8</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> becomes >= 1/2 full</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x3</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>6_8</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> becomes >= 3/4 full</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x4</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>7_8</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> becomes >= 7/8 full</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x2</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IFLS_TXSEL">
	  			<P>2:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TXSEL</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Transmit interrupt <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> level select:<BR>This field sets the trigger points for the transmit interrupt. Values 0b101-0b111 are reserved.</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>1_8</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> becomes <= 1/8 full</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>2_8</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> becomes <= 1/4 full</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x2</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>4_8</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> becomes <= 1/2 full</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x3</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>6_8</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> becomes <= 3/4 full</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x4</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>7_8</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> becomes <= 7/8 full</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x2</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="IMSC"><A name="IMSC"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:IMSC</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0038</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 1038</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>UART Interrupt Mask Set/Clear Register</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IMSC_Reserved">
	  			<P>31:11</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IMSC_OEIM">
	  			<P>10</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>OEIM</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Overrun error interrupt mask. A read returns the current mask for <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s overrun error interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in <A class="xref" href="#MIS_OEMIS">MIS.OEMIS</A>. A write of 0 clears the mask which means <A class="xref" href="#MIS_OEMIS">MIS.OEMIS</A> will not reflect the interrupt.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IMSC_BEIM">
	  			<P>9</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BEIM</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Break error interrupt mask. A read returns the current mask for <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s break error interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in <A class="xref" href="#MIS_BEMIS">MIS.BEMIS</A>. A write of 0 clears the mask which means <A class="xref" href="#MIS_BEMIS">MIS.BEMIS</A> will not reflect the interrupt.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IMSC_PEIM">
	  			<P>8</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>PEIM</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Parity error interrupt mask. A read returns the current mask for <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s parity error interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in <A class="xref" href="#MIS_PEMIS">MIS.PEMIS</A>. A write of 0 clears the mask which means <A class="xref" href="#MIS_PEMIS">MIS.PEMIS</A> will not reflect the interrupt.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IMSC_FEIM">
	  			<P>7</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>FEIM</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Framing error interrupt mask. A read returns the current mask for <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s framing error interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in <A class="xref" href="#MIS_FEMIS">MIS.FEMIS</A>. A write of 0 clears the mask which means <A class="xref" href="#MIS_FEMIS">MIS.FEMIS</A> will not reflect the interrupt.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IMSC_RTIM">
	  			<P>6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RTIM</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Receive timeout interrupt mask. A read returns the current mask for <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s receive timeout interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in <A class="xref" href="#MIS_RTMIS">MIS.RTMIS</A>. A write of 0 clears the mask which means this bitfield will not reflect the interrupt. <BR>The raw interrupt for receive timeout <A class="xref" href="#RIS_RTRIS">RIS.RTRIS</A> cannot be set unless the mask is set (<A class="xref" href="#_RTIM">RTIM</A> = 1). This is because the mask acts as an enable for power saving. That is, the same status can be read from <A class="xref" href="#MIS_RTMIS">MIS.RTMIS</A> and <A class="xref" href="#RIS_RTRIS">RIS.RTRIS</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IMSC_TXIM">
	  			<P>5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TXIM</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Transmit interrupt mask. A read returns the current mask for <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s transmit interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in <A class="xref" href="#MIS_TXMIS">MIS.TXMIS</A>. A write of 0 clears the mask which means <A class="xref" href="#MIS_TXMIS">MIS.TXMIS</A> will not reflect the interrupt.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IMSC_RXIM">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RXIM</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Receive interrupt mask. A read returns the current mask for <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s receive interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in <A class="xref" href="#MIS_RXMIS">MIS.RXMIS</A>. A write of 0 clears the mask which means <A class="xref" href="#MIS_RXMIS">MIS.RXMIS</A> will not reflect the interrupt.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IMSC_Reserved">
	  			<P>3:2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IMSC_CTSMIM">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>CTSMIM</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Clear to Send (CTS) modem interrupt mask. A read returns the current mask for <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s clear to send interrupt. On a write of 1, the mask of the overrun error interrupt is set which means the interrupt state will be reflected in <A class="xref" href="#MIS_CTSMMIS">MIS.CTSMMIS</A>. A write of 0 clears the mask which means <A class="xref" href="#MIS_CTSMMIS">MIS.CTSMMIS</A> will not reflect the interrupt.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="IMSC_Reserved">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="RIS"><A name="RIS"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:RIS</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 003C</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 103C</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Raw Interrupt Status Register</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RIS_Reserved">
	  			<P>31:11</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RIS_OERIS">
	  			<P>10</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>OERIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Overrun error interrupt status: <BR>This field returns the raw interrupt state of <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s overrun error interrupt. Overrun error occurs if data is received and the receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is full.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RIS_BERIS">
	  			<P>9</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BERIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Break error interrupt status:<BR>This field returns the raw interrupt state of <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s break error interrupt. Break error is set when a break condition is detected, indicating that the received data input (<A class="mmap_legend_link" href="../legend.html#UARTRXD">UARTRXD</A> input pin) was held LOW for longer than a full-word transmission time (defined as start, data, parity and stop bits).</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RIS_PERIS">
	  			<P>8</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>PERIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Parity error interrupt status:<BR>This field returns the raw interrupt state of <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s parity error interrupt. Parity error is set if the parity of the received data character does not match the parity that the <A class="xref" href="#LCRH_EPS">LCRH.EPS</A> and <A class="xref" href="#LCRH_SPS">LCRH.SPS</A> select.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RIS_FERIS">
	  			<P>7</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>FERIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Framing error interrupt status:<BR>This field returns the raw interrupt state of <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s framing error interrupt. Framing error is set if the received character does not have a valid stop bit (a valid stop bit is 1).</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RIS_RTRIS">
	  			<P>6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RTRIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Receive timeout interrupt status:<BR>This field returns the raw interrupt state of <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s receive timeout interrupt. The receive timeout interrupt is asserted when the receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is not empty, and no more data is received during a 32-bit period. The receive timeout interrupt is cleared either when the <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> becomes empty through reading all the data, or when a 1 is written to <A class="xref" href="#ICR_RTIC">ICR.RTIC</A>.<BR>The raw interrupt for receive timeout cannot be set unless the mask is set (<A class="xref" href="#IMSC_RTIM">IMSC.RTIM</A> = 1). This is because the mask acts as an enable for power saving. That is, the same status can be read from <A class="xref" href="#MIS_RTMIS">MIS.RTMIS</A> and <A class="xref" href="#_RTRIS">RTRIS</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RIS_TXRIS">
	  			<P>5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TXRIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Transmit interrupt status: <BR>This field returns the raw interrupt state of <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s transmit interrupt.<BR>When <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>s are enabled (<A class="xref" href="#LCRH_FEN">LCRH.FEN</A> = 1), the transmit interrupt is asserted if the number of bytes in transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is equal to or lower than the programmed trigger level (<A class="xref" href="#IFLS_TXSEL">IFLS.TXSEL</A>). The transmit interrupt is cleared by writing data to the transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> until it becomes greater than the trigger level, or by clearing the interrupt through <A class="xref" href="#ICR_TXIC">ICR.TXIC</A>.<BR>When <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>s are disabled (<A class="xref" href="#LCRH_FEN">LCRH.FEN</A> = 0), that is they have a depth of one location, the transmit interrupt is asserted if there is no data present in the transmitters single location. It is cleared by performing a single write to the transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>, or by clearing the interrupt through <A class="xref" href="#ICR_TXIC">ICR.TXIC</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RIS_RXRIS">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RXRIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Receive interrupt status:<BR>This field returns the raw interrupt state of <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s receive interrupt. <BR>When <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>s are enabled (<A class="xref" href="#LCRH_FEN">LCRH.FEN</A> = 1), the receive interrupt is asserted if the receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> reaches the programmed trigger<BR>level (<A class="xref" href="#IFLS_RXSEL">IFLS.RXSEL</A>). The receive interrupt is cleared by reading data from the receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> until it becomes less than the trigger level, or by clearing the interrupt through <A class="xref" href="#ICR_RXIC">ICR.RXIC</A>.<BR>When <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>s are disabled (<A class="xref" href="#LCRH_FEN">LCRH.FEN</A> = 0), that is they have a depth of one location, the receive interrupt is asserted if data is received<BR>thereby filling the location. The receive interrupt is cleared by performing a single read of the receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A>, or by clearing the interrupt through <A class="xref" href="#ICR_RXIC">ICR.RXIC</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RIS_Reserved">
	  			<P>3:2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x3</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RIS_CTSRMIS">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>CTSRMIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Clear to Send (CTS) modem interrupt status: <BR>This field returns the raw interrupt state of <A class="mmap_legend_link" href="../legend.html#UART">UART</A>&#x27;s clear to send interrupt.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RIS_Reserved">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>1</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="MIS"><A name="MIS"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:MIS</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0040</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 1040</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>UART Masked Interrupt Status Register</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="MIS_Reserved">
	  			<P>31:11</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="MIS_OEMIS">
	  			<P>10</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>OEMIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Overrun error masked interrupt status: <BR>This field returns the masked interrupt state of the overrun interrupt which is the AND product of raw interrupt state <A class="xref" href="#RIS_OERIS">RIS.OERIS</A> and the mask setting <A class="xref" href="#IMSC_OEIM">IMSC.OEIM</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="MIS_BEMIS">
	  			<P>9</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BEMIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Break error masked interrupt status: <BR>This field returns the masked interrupt state of the break error interrupt which is the AND product of raw interrupt state <A class="xref" href="#RIS_BERIS">RIS.BERIS</A> and the mask setting <A class="xref" href="#IMSC_BEIM">IMSC.BEIM</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="MIS_PEMIS">
	  			<P>8</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>PEMIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Parity error masked interrupt status:<BR>This field returns the masked interrupt state of the parity error interrupt which is the AND product of raw interrupt state <A class="xref" href="#RIS_PERIS">RIS.PERIS</A> and the mask setting <A class="xref" href="#IMSC_PEIM">IMSC.PEIM</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="MIS_FEMIS">
	  			<P>7</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>FEMIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Framing error masked interrupt status: Returns the masked interrupt state of the framing error interrupt which is the AND product of raw interrupt state <A class="xref" href="#RIS_FERIS">RIS.FERIS</A> and the mask setting <A class="xref" href="#IMSC_FEIM">IMSC.FEIM</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="MIS_RTMIS">
	  			<P>6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RTMIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Receive timeout masked interrupt status: <BR>Returns the masked interrupt state of the receive timeout interrupt.<BR>The raw interrupt for receive timeout cannot be set unless the mask is set (<A class="xref" href="#IMSC_RTIM">IMSC.RTIM</A> = 1). This is because the mask acts as an enable for power saving. That is, the same status can be read from <A class="xref" href="#_RTMIS">RTMIS</A> and <A class="xref" href="#RIS_RTRIS">RIS.RTRIS</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="MIS_TXMIS">
	  			<P>5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TXMIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Transmit masked interrupt status: <BR>This field returns the masked interrupt state of the transmit interrupt  which is the AND product of raw interrupt state <A class="xref" href="#RIS_TXRIS">RIS.TXRIS</A> and the mask setting <A class="xref" href="#IMSC_TXIM">IMSC.TXIM</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="MIS_RXMIS">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RXMIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Receive masked interrupt status:<BR>This field returns the masked interrupt state of the receive interrupt  which is the AND product of raw interrupt state <A class="xref" href="#RIS_RXRIS">RIS.RXRIS</A> and the mask setting <A class="xref" href="#IMSC_RXIM">IMSC.RXIM</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="MIS_Reserved">
	  			<P>3:2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="MIS_CTSMMIS">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>CTSMMIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Clear to Send (CTS) modem masked interrupt status:<BR>This field returns the masked interrupt state of the clear to send interrupt which is the AND product of raw interrupt state <A class="xref" href="#RIS_CTSRMIS">RIS.CTSRMIS</A> and the mask setting <A class="xref" href="#IMSC_CTSMIM">IMSC.CTSMIM</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="MIS_Reserved">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="ICR"><A name="ICR"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:ICR</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0044</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 1044</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>UART Interrupt Clear<BR>On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>WO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ICR_Reserved">
	  			<P>31:16</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(WO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ICR_Reserved">
	  			<P>15:11</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(WO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ICR_OEIC">
	  			<P>10</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>OEIC</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Overrun error interrupt clear:<BR>Writing 1 to this field clears the overrun error interrupt (<A class="xref" href="#RIS_OERIS">RIS.OERIS</A>). Writing 0 has no effect.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ICR_BEIC">
	  			<P>9</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BEIC</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Break error interrupt clear:<BR>Writing 1 to this field clears the break error interrupt (<A class="xref" href="#RIS_BERIS">RIS.BERIS</A>). Writing 0 has no effect.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ICR_PEIC">
	  			<P>8</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>PEIC</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Parity error interrupt clear:<BR>Writing 1 to this field clears the parity error interrupt (<A class="xref" href="#RIS_PERIS">RIS.PERIS</A>). Writing 0 has no effect.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ICR_FEIC">
	  			<P>7</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>FEIC</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Framing error interrupt clear:<BR>Writing 1 to this field clears the framing error interrupt (<A class="xref" href="#RIS_FERIS">RIS.FERIS</A>). Writing 0 has no effect.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ICR_RTIC">
	  			<P>6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RTIC</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Receive timeout interrupt clear:<BR>Writing 1 to this field clears the receive timeout interrupt (<A class="xref" href="#RIS_RTRIS">RIS.RTRIS</A>). Writing 0 has no effect.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ICR_TXIC">
	  			<P>5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TXIC</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Transmit interrupt clear:<BR>Writing 1 to this field clears the transmit interrupt (<A class="xref" href="#RIS_TXRIS">RIS.TXRIS</A>). Writing 0 has no effect.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ICR_RXIC">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RXIC</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Receive interrupt clear:<BR>Writing 1 to this field clears the receive interrupt (<A class="xref" href="#RIS_RXRIS">RIS.RXRIS</A>). Writing 0 has no effect.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ICR_RESERVED2">
	  			<P>3:2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESERVED2</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior. Write 0</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ICR_CTSMIC">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>CTSMIC</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Clear to Send (CTS) modem interrupt clear:<BR>Writing 1 to this field clears the clear to send interrupt (<A class="xref" href="#RIS_CTSRMIS">RIS.CTSRMIS</A>). Writing 0 has no effect.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="ICR_RESERVED0">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESERVED0</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior. Write 0.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="DMACTL"><A name="DMACTL"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">UART</A>:DMACTL</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0048</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4000 1048</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>UART0</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>DMA Control Register</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="DMACTL_Reserved">
	  			<P>31:3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RW std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="DMACTL_DMAONERR">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>DMAONERR</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>DMA on error. If this bit is set to 1, the <A class="mmap_legend_link" href="../legend.html#DMA">DMA</A> receive request outputs (for  single and burst requests) are disabled when the <A class="mmap_legend_link" href="../legend.html#UART">UART</A> error interrupt is asserted (more specifically if any of the error interrupts <A class="xref" href="#RIS_PERIS">RIS.PERIS</A>, <A class="xref" href="#RIS_BERIS">RIS.BERIS</A>, <A class="xref" href="#RIS_FERIS">RIS.FERIS</A> or <A class="xref" href="#RIS_OERIS">RIS.OERIS</A> are asserted).</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="DMACTL_TXDMAE">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>TXDMAE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Transmit <A class="mmap_legend_link" href="../legend.html#DMA">DMA</A> enable. If this bit is set to 1, <A class="mmap_legend_link" href="../legend.html#DMA">DMA</A> for the transmit <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is enabled.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="DMACTL_RXDMAE">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RXDMAE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Receive <A class="mmap_legend_link" href="../legend.html#DMA">DMA</A> enable. If this bit is set to 1, <A class="mmap_legend_link" href="../legend.html#DMA">DMA</A> for the receive <A class="mmap_legend_link" href="../legend.html#FIFO">FIFO</A> is enabled.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

<hr><table class="footer"><tr><td>&copy; 2015. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
