<profile>

<section name = "Vitis HLS Report for 'read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s'" level="0">
<item name = "Date">Sun May  8 11:37:36 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">LLS_SineReconstructor</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.902 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">156, 156, 1.560 us, 1.560 us, 156, 156, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- INIT_ACC">16, 16, 1, 1, 1, 16, yes</column>
<column name="- CALC_ELEMENTS">81, 81, 3, 1, 1, 80, yes</column>
<column name="- ACCU">32, 32, 2, 2, 2, 16, yes</column>
<column name="- VITIS_LOOP_278_4">8, 8, 2, 1, 1, 8, yes</column>
<column name="- VITIS_LOOP_289_5">4, 4, 2, 1, 1, 4, yes</column>
<column name="- VITIS_LOOP_299_6">2, 2, 2, 1, 1, 2, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2615, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 48, 0, 270, -</column>
<column name="Memory">24, -, 6912, 42, -</column>
<column name="Multiplexer">-, -, -, 836, -</column>
<column name="Register">-, -, 782, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">5, 13, 5, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_64s_64s_107_1_1_U457">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U458">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U459">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U460">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U461">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
<column name="mul_64s_64s_107_1_1_U462">mul_64s_64s_107_1_1, 0, 8, 0, 45, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="alpha_acc_V_0_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_acc_V_0, 2, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="alpha_acc_V_1_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_acc_V_0, 2, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="beta_acc_V_0_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_acc_V_0, 2, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="beta_acc_V_1_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_acc_V_0, 2, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="gamma_acc_V_0_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_acc_V_0, 2, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="gamma_acc_V_1_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_acc_V_0, 2, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="alpha_sum_V_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_V, 4, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="beta_sum_V_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_V, 4, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="gamma_sum_V_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_V, 4, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="alpha_sum_tmp0_V_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp0_V, 0, 1088, 8, 0, 8, 64, 1, 512</column>
<column name="beta_sum_tmp0_V_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp0_V, 0, 1088, 8, 0, 8, 64, 1, 512</column>
<column name="gamma_sum_tmp0_V_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp0_V, 0, 1088, 8, 0, 8, 64, 1, 512</column>
<column name="alpha_sum_tmp1_V_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp1_V, 0, 1088, 4, 0, 4, 64, 1, 256</column>
<column name="beta_sum_tmp1_V_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp1_V, 0, 1088, 4, 0, 4, 64, 1, 256</column>
<column name="gamma_sum_tmp1_V_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp1_V, 0, 1088, 4, 0, 4, 64, 1, 256</column>
<column name="alpha_sum_tmp2_V_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp2_V, 0, 128, 2, 0, 2, 64, 1, 128</column>
<column name="beta_sum_tmp2_V_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp2_V, 0, 128, 2, 0, 2, 64, 1, 128</column>
<column name="gamma_sum_tmp2_V_U">read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp2_V, 0, 128, 2, 0, 2, 64, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln220_fu_1058_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln236_fu_1089_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln245_fu_1123_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln246_fu_1134_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln258_fu_1465_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln261_fu_1549_p2">+, 0, 0, 12, 4, 2</column>
<column name="add_ln278_fu_1555_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln289_fu_1621_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln299_fu_1687_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln415_10_fu_1425_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln415_11_fu_1458_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln415_7_fu_1326_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln415_8_fu_1359_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln415_9_fu_1392_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln415_fu_1293_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln703_1_fu_1514_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln703_2_fu_1521_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln703_fu_1507_p2">+, 0, 0, 71, 64, 64</column>
<column name="alpha_strm1_din">+, 0, 0, 71, 64, 64</column>
<column name="alpha_sum_V_d1">+, 0, 0, 71, 64, 64</column>
<column name="alpha_sum_tmp0_V_d0">+, 0, 0, 71, 64, 64</column>
<column name="alpha_sum_tmp1_V_d0">+, 0, 0, 71, 64, 64</column>
<column name="alpha_sum_tmp2_V_d0">+, 0, 0, 71, 64, 64</column>
<column name="beta_strm2_din">+, 0, 0, 71, 64, 64</column>
<column name="beta_sum_V_d1">+, 0, 0, 71, 64, 64</column>
<column name="beta_sum_tmp0_V_d0">+, 0, 0, 71, 64, 64</column>
<column name="beta_sum_tmp1_V_d0">+, 0, 0, 71, 64, 64</column>
<column name="beta_sum_tmp2_V_d0">+, 0, 0, 71, 64, 64</column>
<column name="gamma_strm3_din">+, 0, 0, 71, 64, 64</column>
<column name="gamma_sum_V_d1">+, 0, 0, 71, 64, 64</column>
<column name="gamma_sum_tmp0_V_d0">+, 0, 0, 71, 64, 64</column>
<column name="gamma_sum_tmp1_V_d0">+, 0, 0, 71, 64, 64</column>
<column name="gamma_sum_tmp2_V_d0">+, 0, 0, 71, 64, 64</column>
<column name="ret_V_10_fu_1407_p2">+, 0, 0, 114, 107, 107</column>
<column name="ret_V_11_fu_1440_p2">+, 0, 0, 114, 107, 107</column>
<column name="ret_V_7_fu_1308_p2">+, 0, 0, 114, 107, 107</column>
<column name="ret_V_8_fu_1341_p2">+, 0, 0, 114, 107, 107</column>
<column name="ret_V_9_fu_1374_p2">+, 0, 0, 114, 107, 107</column>
<column name="ret_V_fu_1275_p2">+, 0, 0, 114, 107, 107</column>
<column name="sub_ln245_fu_1117_p2">-, 0, 0, 15, 8, 8</column>
<column name="ap_block_pp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp5">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state5_pp1_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state6_pp1_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln220_fu_1064_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln236_fu_1095_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="icmp_ln258_fu_1471_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln278_fu_1561_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln289_fu_1627_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln299_fu_1693_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20">or, 0, 0, 2, 1, 1</column>
<column name="or_ln280_fu_1580_p2">or, 0, 0, 4, 4, 1</column>
<column name="or_ln291_fu_1646_p2">or, 0, 0, 3, 3, 1</column>
<column name="or_ln301_fu_1712_p2">or, 0, 0, 2, 2, 1</column>
<column name="or_ln691_fu_1494_p2">or, 0, 0, 4, 4, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp5">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp5_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="alpha_acc_V_0_address0">14, 3, 4, 12</column>
<column name="alpha_acc_V_0_address1">14, 3, 4, 12</column>
<column name="alpha_acc_V_0_d1">14, 3, 64, 192</column>
<column name="alpha_acc_V_1_address0">14, 3, 4, 12</column>
<column name="alpha_acc_V_1_address1">14, 3, 4, 12</column>
<column name="alpha_acc_V_1_d1">14, 3, 64, 192</column>
<column name="alpha_strm1_blk_n">9, 2, 1, 2</column>
<column name="alpha_sum_V_address0">26, 5, 4, 20</column>
<column name="alpha_sum_V_address1">20, 4, 4, 16</column>
<column name="alpha_sum_V_d0">14, 3, 64, 192</column>
<column name="alpha_sum_tmp0_V_address0">14, 3, 3, 9</column>
<column name="alpha_sum_tmp1_V_address0">14, 3, 2, 6</column>
<column name="alpha_sum_tmp2_V_address0">14, 3, 1, 3</column>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp4_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp5_iter1">14, 3, 1, 3</column>
<column name="ap_phi_mux_k_2_phi_fu_1026_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_k_3_phi_fu_1038_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_k_4_phi_fu_1050_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_k_phi_fu_991_p4">9, 2, 7, 14</column>
<column name="beta_acc_V_0_address0">14, 3, 4, 12</column>
<column name="beta_acc_V_0_address1">14, 3, 4, 12</column>
<column name="beta_acc_V_0_d1">14, 3, 64, 192</column>
<column name="beta_acc_V_1_address0">14, 3, 4, 12</column>
<column name="beta_acc_V_1_address1">14, 3, 4, 12</column>
<column name="beta_acc_V_1_d1">14, 3, 64, 192</column>
<column name="beta_strm2_blk_n">9, 2, 1, 2</column>
<column name="beta_sum_V_address0">26, 5, 4, 20</column>
<column name="beta_sum_V_address1">20, 4, 4, 16</column>
<column name="beta_sum_V_d0">14, 3, 64, 192</column>
<column name="beta_sum_tmp0_V_address0">14, 3, 3, 9</column>
<column name="beta_sum_tmp1_V_address0">14, 3, 2, 6</column>
<column name="beta_sum_tmp2_V_address0">14, 3, 1, 3</column>
<column name="col_i_blk_n">9, 2, 1, 2</column>
<column name="col_j_blk_n">9, 2, 1, 2</column>
<column name="gamma_acc_V_0_address0">14, 3, 4, 12</column>
<column name="gamma_acc_V_0_address1">14, 3, 4, 12</column>
<column name="gamma_acc_V_0_d1">14, 3, 64, 192</column>
<column name="gamma_acc_V_1_address0">14, 3, 4, 12</column>
<column name="gamma_acc_V_1_address1">14, 3, 4, 12</column>
<column name="gamma_acc_V_1_d1">14, 3, 64, 192</column>
<column name="gamma_strm3_blk_n">9, 2, 1, 2</column>
<column name="gamma_sum_V_address0">26, 5, 4, 20</column>
<column name="gamma_sum_V_address1">20, 4, 4, 16</column>
<column name="gamma_sum_V_d0">14, 3, 64, 192</column>
<column name="gamma_sum_tmp0_V_address0">14, 3, 3, 9</column>
<column name="gamma_sum_tmp1_V_address0">14, 3, 2, 6</column>
<column name="gamma_sum_tmp2_V_address0">14, 3, 1, 3</column>
<column name="idx_V_reg_1010">9, 2, 4, 8</column>
<column name="k_1_reg_999">9, 2, 5, 10</column>
<column name="k_2_reg_1022">9, 2, 4, 8</column>
<column name="k_3_reg_1034">9, 2, 3, 6</column>
<column name="k_4_reg_1046">9, 2, 2, 4</column>
<column name="k_reg_987">9, 2, 7, 14</column>
<column name="t_reg_976">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln236_reg_1802">7, 0, 7, 0</column>
<column name="add_ln258_reg_1927">5, 0, 5, 0</column>
<column name="add_ln278_reg_2006">4, 0, 4, 0</column>
<column name="add_ln289_reg_2045">3, 0, 3, 0</column>
<column name="add_ln299_reg_2084">2, 0, 2, 0</column>
<column name="alpha_acc_V_0_addr_1_reg_1836">4, 0, 4, 0</column>
<column name="alpha_acc_V_1_addr_1_reg_1884">4, 0, 4, 0</column>
<column name="alpha_sum_V_addr_1_reg_1935">4, 0, 4, 0</column>
<column name="alpha_sum_V_addr_2_reg_1968">3, 0, 4, 1</column>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter1">1, 0, 1, 0</column>
<column name="beta_acc_V_0_addr_1_reg_1852">4, 0, 4, 0</column>
<column name="beta_acc_V_1_addr_1_reg_1900">4, 0, 4, 0</column>
<column name="beta_sum_V_addr_1_reg_1946">4, 0, 4, 0</column>
<column name="beta_sum_V_addr_2_reg_1979">3, 0, 4, 1</column>
<column name="col_i_load_cast_reg_1792">2, 0, 8, 6</column>
<column name="col_i_read_reg_1774">2, 0, 2, 0</column>
<column name="col_j_read_reg_1779">2, 0, 2, 0</column>
<column name="gamma_acc_V_0_addr_1_reg_1868">4, 0, 4, 0</column>
<column name="gamma_acc_V_1_addr_1_reg_1916">4, 0, 4, 0</column>
<column name="gamma_sum_V_addr_1_reg_1957">4, 0, 4, 0</column>
<column name="gamma_sum_V_addr_2_reg_1990">3, 0, 4, 1</column>
<column name="icmp_ln236_reg_1807">1, 0, 1, 0</column>
<column name="icmp_ln236_reg_1807_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln278_reg_2011">1, 0, 1, 0</column>
<column name="icmp_ln289_reg_2050">1, 0, 1, 0</column>
<column name="icmp_ln299_reg_2089">1, 0, 1, 0</column>
<column name="idx_V_reg_1010">4, 0, 4, 0</column>
<column name="k_1_reg_999">5, 0, 5, 0</column>
<column name="k_2_reg_1022">4, 0, 4, 0</column>
<column name="k_3_reg_1034">3, 0, 3, 0</column>
<column name="k_4_reg_1046">2, 0, 2, 0</column>
<column name="k_reg_987">7, 0, 7, 0</column>
<column name="r_V_33_reg_1831">107, 0, 107, 0</column>
<column name="r_V_35_reg_1847">107, 0, 107, 0</column>
<column name="r_V_36_reg_1863">107, 0, 107, 0</column>
<column name="r_V_38_reg_1879">107, 0, 107, 0</column>
<column name="r_V_40_reg_1895">107, 0, 107, 0</column>
<column name="r_V_41_reg_1911">107, 0, 107, 0</column>
<column name="t_reg_976">5, 0, 5, 0</column>
<column name="tmp_18_reg_1858">1, 0, 1, 0</column>
<column name="tmp_19_reg_1874">1, 0, 1, 0</column>
<column name="tmp_20_reg_1890">1, 0, 1, 0</column>
<column name="tmp_21_reg_1906">1, 0, 1, 0</column>
<column name="tmp_22_reg_1922">1, 0, 1, 0</column>
<column name="tmp_reg_1842">1, 0, 1, 0</column>
<column name="zext_ln236_1_reg_1797">2, 0, 8, 6</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_and_gen_2x2&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_and_gen_2x2&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_and_gen_2x2&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_and_gen_2x2&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_and_gen_2x2&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_and_gen_2x2&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_and_gen_2x2&lt;ap_fixed&lt;64, 21, 0, 3, 0&gt;, 160, 3, 2, 80&gt;, return value</column>
<column name="alpha_strm1_din">out, 64, ap_fifo, alpha_strm1, pointer</column>
<column name="alpha_strm1_full_n">in, 1, ap_fifo, alpha_strm1, pointer</column>
<column name="alpha_strm1_write">out, 1, ap_fifo, alpha_strm1, pointer</column>
<column name="beta_strm2_din">out, 64, ap_fifo, beta_strm2, pointer</column>
<column name="beta_strm2_full_n">in, 1, ap_fifo, beta_strm2, pointer</column>
<column name="beta_strm2_write">out, 1, ap_fifo, beta_strm2, pointer</column>
<column name="gamma_strm3_din">out, 64, ap_fifo, gamma_strm3, pointer</column>
<column name="gamma_strm3_full_n">in, 1, ap_fifo, gamma_strm3, pointer</column>
<column name="gamma_strm3_write">out, 1, ap_fifo, gamma_strm3, pointer</column>
<column name="col_i_dout">in, 2, ap_fifo, col_i, pointer</column>
<column name="col_i_empty_n">in, 1, ap_fifo, col_i, pointer</column>
<column name="col_i_read">out, 1, ap_fifo, col_i, pointer</column>
<column name="col_j_dout">in, 2, ap_fifo, col_j, pointer</column>
<column name="col_j_empty_n">in, 1, ap_fifo, col_j, pointer</column>
<column name="col_j_read">out, 1, ap_fifo, col_j, pointer</column>
<column name="A_i_V_0_address1">out, 7, ap_memory, A_i_V_0, array</column>
<column name="A_i_V_0_ce1">out, 1, ap_memory, A_i_V_0, array</column>
<column name="A_i_V_0_we1">out, 1, ap_memory, A_i_V_0, array</column>
<column name="A_i_V_0_d1">out, 64, ap_memory, A_i_V_0, array</column>
<column name="A_i_V_1_address1">out, 7, ap_memory, A_i_V_1, array</column>
<column name="A_i_V_1_ce1">out, 1, ap_memory, A_i_V_1, array</column>
<column name="A_i_V_1_we1">out, 1, ap_memory, A_i_V_1, array</column>
<column name="A_i_V_1_d1">out, 64, ap_memory, A_i_V_1, array</column>
<column name="A_j_V_0_address1">out, 7, ap_memory, A_j_V_0, array</column>
<column name="A_j_V_0_ce1">out, 1, ap_memory, A_j_V_0, array</column>
<column name="A_j_V_0_we1">out, 1, ap_memory, A_j_V_0, array</column>
<column name="A_j_V_0_d1">out, 64, ap_memory, A_j_V_0, array</column>
<column name="A_j_V_1_address1">out, 7, ap_memory, A_j_V_1, array</column>
<column name="A_j_V_1_ce1">out, 1, ap_memory, A_j_V_1, array</column>
<column name="A_j_V_1_we1">out, 1, ap_memory, A_j_V_1, array</column>
<column name="A_j_V_1_d1">out, 64, ap_memory, A_j_V_1, array</column>
<column name="matA_V_0_address0">out, 8, ap_memory, matA_V_0, array</column>
<column name="matA_V_0_ce0">out, 1, ap_memory, matA_V_0, array</column>
<column name="matA_V_0_q0">in, 64, ap_memory, matA_V_0, array</column>
<column name="matA_V_0_address1">out, 8, ap_memory, matA_V_0, array</column>
<column name="matA_V_0_ce1">out, 1, ap_memory, matA_V_0, array</column>
<column name="matA_V_0_q1">in, 64, ap_memory, matA_V_0, array</column>
<column name="matA_V_1_address0">out, 8, ap_memory, matA_V_1, array</column>
<column name="matA_V_1_ce0">out, 1, ap_memory, matA_V_1, array</column>
<column name="matA_V_1_q0">in, 64, ap_memory, matA_V_1, array</column>
<column name="matA_V_1_address1">out, 8, ap_memory, matA_V_1, array</column>
<column name="matA_V_1_ce1">out, 1, ap_memory, matA_V_1, array</column>
<column name="matA_V_1_q1">in, 64, ap_memory, matA_V_1, array</column>
</table>
</item>
</section>
</profile>
