vendor_name = ModelSim
source_file = 1, C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Hardware Code Implement/uart/uart.v
source_file = 1, C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Hardware Code Implement/uart/db/uart.cbx.xml
design_name = uart
instance = comp, \tx~output , tx~output, uart, 1
instance = comp, \clk_50M~input , clk_50M~input, uart, 1
instance = comp, \clk_50M~inputclkctrl , clk_50M~inputclkctrl, uart, 1
instance = comp, \bit_counter[0]~1 , bit_counter[0]~1, uart, 1
instance = comp, \counter[0]~25 , counter[0]~25, uart, 1
instance = comp, \counter[0] , counter[0], uart, 1
instance = comp, \counter[1]~9 , counter[1]~9, uart, 1
instance = comp, \counter[1] , counter[1], uart, 1
instance = comp, \Equal0~0 , Equal0~0, uart, 1
instance = comp, \counter~8 , counter~8, uart, 1
instance = comp, \counter[2]~11 , counter[2]~11, uart, 1
instance = comp, \counter[2] , counter[2], uart, 1
instance = comp, \counter[3]~13 , counter[3]~13, uart, 1
instance = comp, \counter[3] , counter[3], uart, 1
instance = comp, \counter[4]~15 , counter[4]~15, uart, 1
instance = comp, \counter[4] , counter[4], uart, 1
instance = comp, \counter[5]~17 , counter[5]~17, uart, 1
instance = comp, \counter[5] , counter[5], uart, 1
instance = comp, \counter[6]~19 , counter[6]~19, uart, 1
instance = comp, \counter[6] , counter[6], uart, 1
instance = comp, \counter[7]~21 , counter[7]~21, uart, 1
instance = comp, \counter[7] , counter[7], uart, 1
instance = comp, \Equal1~0 , Equal1~0, uart, 1
instance = comp, \Equal1~1 , Equal1~1, uart, 1
instance = comp, \counter[8]~23 , counter[8]~23, uart, 1
instance = comp, \counter[8] , counter[8], uart, 1
instance = comp, \Equal0~1 , Equal0~1, uart, 1
instance = comp, \always0~0 , always0~0, uart, 1
instance = comp, \data[0]~3 , data[0]~3, uart, 1
instance = comp, \data[0] , data[0], uart, 1
instance = comp, \cs[0]~3 , cs[0]~3, uart, 1
instance = comp, \cs[2]~1 , cs[2]~1, uart, 1
instance = comp, \cs[0]~4 , cs[0]~4, uart, 1
instance = comp, \cs[0] , cs[0], uart, 1
instance = comp, \cs[2]~0 , cs[2]~0, uart, 1
instance = comp, \data[1]~2 , data[1]~2, uart, 1
instance = comp, \data[1] , data[1], uart, 1
instance = comp, \data[2]~0 , data[2]~0, uart, 1
instance = comp, \data[2]~1 , data[2]~1, uart, 1
instance = comp, \data[2] , data[2], uart, 1
instance = comp, \cs[2]~2 , cs[2]~2, uart, 1
instance = comp, \cs[2] , cs[2], uart, 1
instance = comp, \bit_counter[2]~0 , bit_counter[2]~0, uart, 1
instance = comp, \bit_counter[0] , bit_counter[0], uart, 1
instance = comp, \Add1~0 , Add1~0, uart, 1
instance = comp, \bit_counter[1] , bit_counter[1], uart, 1
instance = comp, \Add1~1 , Add1~1, uart, 1
instance = comp, \bit_counter[2] , bit_counter[2], uart, 1
instance = comp, \Mux5~0 , Mux5~0, uart, 1
instance = comp, \bit_counter[3] , bit_counter[3], uart, 1
instance = comp, \Equal2~0 , Equal2~0, uart, 1
instance = comp, \Mux10~0 , Mux10~0, uart, 1
instance = comp, \Mux10~1 , Mux10~1, uart, 1
instance = comp, \cs[1] , cs[1], uart, 1
instance = comp, \Mux4~3 , Mux4~3, uart, 1
instance = comp, \Mux4~2 , Mux4~2, uart, 1
instance = comp, \Mux4~4 , Mux4~4, uart, 1
instance = comp, \Mux4~5 , Mux4~5, uart, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
