Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 30 00:31:04 2021
| Host         : DESKTOP-VV18PMI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file graphic_card_control_sets_placed.rpt
| Design       : graphic_card
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            8 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |              20 |           11 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------+-----------------------+------------------+----------------+--------------+
|       Clock Signal      |       Enable Signal      |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------+-----------------------+------------------+----------------+--------------+
|  FR_D1/clock1           |                          | MASTER_RESET_IBUF     |                1 |              1 |         1.00 |
|  MASTER_CLOCK_IBUF_BUFG |                          | MASTER_RESET_IBUF     |                1 |              1 |         1.00 |
|  MASTER_CLOCK_IBUF_BUFG | IMG_S/DEB/eqOp           |                       |                2 |              4 |         2.00 |
|  FR_D2/CLK              |                          | CNTRL/COUNTER_H/E[0]  |                3 |             10 |         3.33 |
|  FR_D2/CLK              | CNTRL/COUNTER_H/E[0]     | CNTRL/COUNTER_V/clear |                4 |             10 |         2.50 |
|  MASTER_CLOCK_IBUF_BUFG | IMG_S/DEB/E[0]           | MASTER_RESET_IBUF     |                5 |             10 |         2.00 |
|  MASTER_CLOCK_IBUF_BUFG | IMG_S/DEB/q2_reg[2]_0[0] | MASTER_RESET_IBUF     |                6 |             10 |         1.67 |
|  MASTER_CLOCK_IBUF_BUFG |                          |                       |                8 |             24 |         3.00 |
+-------------------------+--------------------------+-----------------------+------------------+----------------+--------------+


