-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_fft_stages is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    X_R_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_0_ce0 : OUT STD_LOGIC;
    X_R_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_0_ce1 : OUT STD_LOGIC;
    X_R_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_1_ce0 : OUT STD_LOGIC;
    X_R_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_1_ce1 : OUT STD_LOGIC;
    X_R_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_2_ce0 : OUT STD_LOGIC;
    X_R_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_2_ce1 : OUT STD_LOGIC;
    X_R_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_3_ce0 : OUT STD_LOGIC;
    X_R_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_R_3_ce1 : OUT STD_LOGIC;
    X_R_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_0_ce0 : OUT STD_LOGIC;
    X_I_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_0_ce1 : OUT STD_LOGIC;
    X_I_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_1_ce0 : OUT STD_LOGIC;
    X_I_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_1_ce1 : OUT STD_LOGIC;
    X_I_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_2_ce0 : OUT STD_LOGIC;
    X_I_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_2_ce1 : OUT STD_LOGIC;
    X_I_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_3_ce0 : OUT STD_LOGIC;
    X_I_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    X_I_3_ce1 : OUT STD_LOGIC;
    X_I_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    stage : IN STD_LOGIC_VECTOR (3 downto 0);
    OUT_R_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_0_ce0 : OUT STD_LOGIC;
    OUT_R_0_we0 : OUT STD_LOGIC;
    OUT_R_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_0_ce1 : OUT STD_LOGIC;
    OUT_R_0_we1 : OUT STD_LOGIC;
    OUT_R_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_1_ce0 : OUT STD_LOGIC;
    OUT_R_1_we0 : OUT STD_LOGIC;
    OUT_R_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_1_ce1 : OUT STD_LOGIC;
    OUT_R_1_we1 : OUT STD_LOGIC;
    OUT_R_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_2_ce0 : OUT STD_LOGIC;
    OUT_R_2_we0 : OUT STD_LOGIC;
    OUT_R_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_2_ce1 : OUT STD_LOGIC;
    OUT_R_2_we1 : OUT STD_LOGIC;
    OUT_R_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_3_ce0 : OUT STD_LOGIC;
    OUT_R_3_we0 : OUT STD_LOGIC;
    OUT_R_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_R_3_ce1 : OUT STD_LOGIC;
    OUT_R_3_we1 : OUT STD_LOGIC;
    OUT_R_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_0_ce0 : OUT STD_LOGIC;
    OUT_I_0_we0 : OUT STD_LOGIC;
    OUT_I_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_0_ce1 : OUT STD_LOGIC;
    OUT_I_0_we1 : OUT STD_LOGIC;
    OUT_I_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_1_ce0 : OUT STD_LOGIC;
    OUT_I_1_we0 : OUT STD_LOGIC;
    OUT_I_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_1_ce1 : OUT STD_LOGIC;
    OUT_I_1_we1 : OUT STD_LOGIC;
    OUT_I_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_2_ce0 : OUT STD_LOGIC;
    OUT_I_2_we0 : OUT STD_LOGIC;
    OUT_I_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_2_ce1 : OUT STD_LOGIC;
    OUT_I_2_we1 : OUT STD_LOGIC;
    OUT_I_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_3_ce0 : OUT STD_LOGIC;
    OUT_I_3_we0 : OUT STD_LOGIC;
    OUT_I_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_I_3_ce1 : OUT STD_LOGIC;
    OUT_I_3_we1 : OUT STD_LOGIC;
    OUT_I_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fft_fft_stages is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal numBF_reg_167 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1540_fu_139_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1540_reg_173 : STD_LOGIC_VECTOR (8 downto 0);
    signal one_V_fu_143_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal one_V_reg_178 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sub3_fu_149_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub3_reg_183 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub5_fu_155_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub5_reg_188 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_ap_start : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_ap_done : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_ap_idle : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_ap_ready : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_we0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_we1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_we0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_we1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_we0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_we1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_we0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_we1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_we0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_we1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_0_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_0_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_1_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_1_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_2_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_2_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_3_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_3_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_0_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_0_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_1_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_1_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_2_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_2_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_3_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_3_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_we0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_we1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_we0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_we1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_ce0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_we0 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_ce1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_we1 : STD_LOGIC;
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_stages_Pipeline_DFTpts_fu_64_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal stage_cast_fu_113_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal DFTpts_fu_117_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal stage_cast1_fu_109_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ec_V_fu_133_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft_fft_stages_Pipeline_DFTpts IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln160 : IN STD_LOGIC_VECTOR (8 downto 0);
        zext_ln157 : IN STD_LOGIC_VECTOR (8 downto 0);
        OUT_I_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_0_ce0 : OUT STD_LOGIC;
        OUT_I_0_we0 : OUT STD_LOGIC;
        OUT_I_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_0_ce1 : OUT STD_LOGIC;
        OUT_I_0_we1 : OUT STD_LOGIC;
        OUT_I_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_0_ce0 : OUT STD_LOGIC;
        OUT_R_0_we0 : OUT STD_LOGIC;
        OUT_R_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_0_ce1 : OUT STD_LOGIC;
        OUT_R_0_we1 : OUT STD_LOGIC;
        OUT_R_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_1_ce0 : OUT STD_LOGIC;
        OUT_R_1_we0 : OUT STD_LOGIC;
        OUT_R_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_1_ce1 : OUT STD_LOGIC;
        OUT_R_1_we1 : OUT STD_LOGIC;
        OUT_R_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_2_ce0 : OUT STD_LOGIC;
        OUT_R_2_we0 : OUT STD_LOGIC;
        OUT_R_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_2_ce1 : OUT STD_LOGIC;
        OUT_R_2_we1 : OUT STD_LOGIC;
        OUT_R_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_3_ce0 : OUT STD_LOGIC;
        OUT_R_3_we0 : OUT STD_LOGIC;
        OUT_R_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_R_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_R_3_ce1 : OUT STD_LOGIC;
        OUT_R_3_we1 : OUT STD_LOGIC;
        OUT_R_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sub3_cast : IN STD_LOGIC_VECTOR (3 downto 0);
        sub5_cast : IN STD_LOGIC_VECTOR (3 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (8 downto 0);
        X_R_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_0_ce0 : OUT STD_LOGIC;
        X_R_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_0_ce1 : OUT STD_LOGIC;
        X_R_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_1_ce0 : OUT STD_LOGIC;
        X_R_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_1_ce1 : OUT STD_LOGIC;
        X_R_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_2_ce0 : OUT STD_LOGIC;
        X_R_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_2_ce1 : OUT STD_LOGIC;
        X_R_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_3_ce0 : OUT STD_LOGIC;
        X_R_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_R_3_ce1 : OUT STD_LOGIC;
        X_R_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_0_ce0 : OUT STD_LOGIC;
        X_I_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_0_ce1 : OUT STD_LOGIC;
        X_I_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_1_ce0 : OUT STD_LOGIC;
        X_I_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_1_ce1 : OUT STD_LOGIC;
        X_I_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_2_ce0 : OUT STD_LOGIC;
        X_I_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_2_ce1 : OUT STD_LOGIC;
        X_I_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_3_ce0 : OUT STD_LOGIC;
        X_I_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        X_I_3_ce1 : OUT STD_LOGIC;
        X_I_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_1_ce0 : OUT STD_LOGIC;
        OUT_I_1_we0 : OUT STD_LOGIC;
        OUT_I_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_1_ce1 : OUT STD_LOGIC;
        OUT_I_1_we1 : OUT STD_LOGIC;
        OUT_I_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_2_ce0 : OUT STD_LOGIC;
        OUT_I_2_we0 : OUT STD_LOGIC;
        OUT_I_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_2_ce1 : OUT STD_LOGIC;
        OUT_I_2_we1 : OUT STD_LOGIC;
        OUT_I_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_3_ce0 : OUT STD_LOGIC;
        OUT_I_3_we0 : OUT STD_LOGIC;
        OUT_I_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_I_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        OUT_I_3_ce1 : OUT STD_LOGIC;
        OUT_I_3_we1 : OUT STD_LOGIC;
        OUT_I_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_fft_stages_Pipeline_DFTpts_fu_64 : component fft_fft_stages_Pipeline_DFTpts
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_stages_Pipeline_DFTpts_fu_64_ap_start,
        ap_done => grp_fft_stages_Pipeline_DFTpts_fu_64_ap_done,
        ap_idle => grp_fft_stages_Pipeline_DFTpts_fu_64_ap_idle,
        ap_ready => grp_fft_stages_Pipeline_DFTpts_fu_64_ap_ready,
        zext_ln160 => one_V_reg_178,
        zext_ln157 => numBF_reg_167,
        OUT_I_0_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_address0,
        OUT_I_0_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_ce0,
        OUT_I_0_we0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_we0,
        OUT_I_0_d0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_d0,
        OUT_I_0_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_address1,
        OUT_I_0_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_ce1,
        OUT_I_0_we1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_we1,
        OUT_I_0_d1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_d1,
        OUT_R_0_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_address0,
        OUT_R_0_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_ce0,
        OUT_R_0_we0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_we0,
        OUT_R_0_d0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_d0,
        OUT_R_0_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_address1,
        OUT_R_0_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_ce1,
        OUT_R_0_we1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_we1,
        OUT_R_0_d1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_d1,
        OUT_R_1_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_address0,
        OUT_R_1_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_ce0,
        OUT_R_1_we0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_we0,
        OUT_R_1_d0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_d0,
        OUT_R_1_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_address1,
        OUT_R_1_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_ce1,
        OUT_R_1_we1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_we1,
        OUT_R_1_d1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_d1,
        OUT_R_2_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_address0,
        OUT_R_2_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_ce0,
        OUT_R_2_we0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_we0,
        OUT_R_2_d0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_d0,
        OUT_R_2_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_address1,
        OUT_R_2_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_ce1,
        OUT_R_2_we1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_we1,
        OUT_R_2_d1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_d1,
        OUT_R_3_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_address0,
        OUT_R_3_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_ce0,
        OUT_R_3_we0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_we0,
        OUT_R_3_d0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_d0,
        OUT_R_3_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_address1,
        OUT_R_3_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_ce1,
        OUT_R_3_we1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_we1,
        OUT_R_3_d1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_d1,
        sub3_cast => sub3_reg_183,
        sub5_cast => sub5_reg_188,
        trunc_ln => trunc_ln1540_reg_173,
        X_R_0_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_0_address0,
        X_R_0_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_0_ce0,
        X_R_0_q0 => X_R_0_q0,
        X_R_0_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_0_address1,
        X_R_0_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_0_ce1,
        X_R_0_q1 => X_R_0_q1,
        X_R_1_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_1_address0,
        X_R_1_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_1_ce0,
        X_R_1_q0 => X_R_1_q0,
        X_R_1_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_1_address1,
        X_R_1_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_1_ce1,
        X_R_1_q1 => X_R_1_q1,
        X_R_2_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_2_address0,
        X_R_2_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_2_ce0,
        X_R_2_q0 => X_R_2_q0,
        X_R_2_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_2_address1,
        X_R_2_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_2_ce1,
        X_R_2_q1 => X_R_2_q1,
        X_R_3_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_3_address0,
        X_R_3_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_3_ce0,
        X_R_3_q0 => X_R_3_q0,
        X_R_3_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_3_address1,
        X_R_3_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_3_ce1,
        X_R_3_q1 => X_R_3_q1,
        X_I_0_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_0_address0,
        X_I_0_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_0_ce0,
        X_I_0_q0 => X_I_0_q0,
        X_I_0_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_0_address1,
        X_I_0_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_0_ce1,
        X_I_0_q1 => X_I_0_q1,
        X_I_1_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_1_address0,
        X_I_1_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_1_ce0,
        X_I_1_q0 => X_I_1_q0,
        X_I_1_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_1_address1,
        X_I_1_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_1_ce1,
        X_I_1_q1 => X_I_1_q1,
        X_I_2_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_2_address0,
        X_I_2_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_2_ce0,
        X_I_2_q0 => X_I_2_q0,
        X_I_2_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_2_address1,
        X_I_2_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_2_ce1,
        X_I_2_q1 => X_I_2_q1,
        X_I_3_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_3_address0,
        X_I_3_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_3_ce0,
        X_I_3_q0 => X_I_3_q0,
        X_I_3_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_3_address1,
        X_I_3_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_3_ce1,
        X_I_3_q1 => X_I_3_q1,
        OUT_I_1_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_address0,
        OUT_I_1_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_ce0,
        OUT_I_1_we0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_we0,
        OUT_I_1_d0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_d0,
        OUT_I_1_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_address1,
        OUT_I_1_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_ce1,
        OUT_I_1_we1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_we1,
        OUT_I_1_d1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_d1,
        OUT_I_2_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_address0,
        OUT_I_2_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_ce0,
        OUT_I_2_we0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_we0,
        OUT_I_2_d0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_d0,
        OUT_I_2_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_address1,
        OUT_I_2_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_ce1,
        OUT_I_2_we1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_we1,
        OUT_I_2_d1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_d1,
        OUT_I_3_address0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_address0,
        OUT_I_3_ce0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_ce0,
        OUT_I_3_we0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_we0,
        OUT_I_3_d0 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_d0,
        OUT_I_3_address1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_address1,
        OUT_I_3_ce1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_ce1,
        OUT_I_3_we1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_we1,
        OUT_I_3_d1 => grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_d1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fft_stages_Pipeline_DFTpts_fu_64_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_stages_Pipeline_DFTpts_fu_64_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_fft_stages_Pipeline_DFTpts_fu_64_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_stages_Pipeline_DFTpts_fu_64_ap_ready = ap_const_logic_1)) then 
                    grp_fft_stages_Pipeline_DFTpts_fu_64_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                numBF_reg_167 <= DFTpts_fu_117_p2(9 downto 1);
                trunc_ln1540_reg_173 <= trunc_ln1540_fu_139_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                one_V_reg_178 <= one_V_fu_143_p2;
                sub3_reg_183 <= sub3_fu_149_p2;
                sub5_reg_188 <= sub5_fu_155_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_fft_stages_Pipeline_DFTpts_fu_64_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_fft_stages_Pipeline_DFTpts_fu_64_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    DFTpts_fu_117_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv10_1),to_integer(unsigned('0' & stage_cast_fu_113_p1(10-1 downto 0)))));
    OUT_I_0_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_address0;
    OUT_I_0_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_address1;
    OUT_I_0_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_ce0;
    OUT_I_0_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_ce1;
    OUT_I_0_d0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_d0;
    OUT_I_0_d1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_d1;
    OUT_I_0_we0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_we0;
    OUT_I_0_we1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_0_we1;
    OUT_I_1_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_address0;
    OUT_I_1_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_address1;
    OUT_I_1_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_ce0;
    OUT_I_1_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_ce1;
    OUT_I_1_d0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_d0;
    OUT_I_1_d1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_d1;
    OUT_I_1_we0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_we0;
    OUT_I_1_we1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_1_we1;
    OUT_I_2_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_address0;
    OUT_I_2_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_address1;
    OUT_I_2_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_ce0;
    OUT_I_2_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_ce1;
    OUT_I_2_d0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_d0;
    OUT_I_2_d1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_d1;
    OUT_I_2_we0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_we0;
    OUT_I_2_we1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_2_we1;
    OUT_I_3_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_address0;
    OUT_I_3_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_address1;
    OUT_I_3_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_ce0;
    OUT_I_3_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_ce1;
    OUT_I_3_d0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_d0;
    OUT_I_3_d1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_d1;
    OUT_I_3_we0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_we0;
    OUT_I_3_we1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_I_3_we1;
    OUT_R_0_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_address0;
    OUT_R_0_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_address1;
    OUT_R_0_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_ce0;
    OUT_R_0_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_ce1;
    OUT_R_0_d0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_d0;
    OUT_R_0_d1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_d1;
    OUT_R_0_we0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_we0;
    OUT_R_0_we1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_0_we1;
    OUT_R_1_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_address0;
    OUT_R_1_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_address1;
    OUT_R_1_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_ce0;
    OUT_R_1_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_ce1;
    OUT_R_1_d0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_d0;
    OUT_R_1_d1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_d1;
    OUT_R_1_we0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_we0;
    OUT_R_1_we1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_1_we1;
    OUT_R_2_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_address0;
    OUT_R_2_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_address1;
    OUT_R_2_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_ce0;
    OUT_R_2_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_ce1;
    OUT_R_2_d0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_d0;
    OUT_R_2_d1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_d1;
    OUT_R_2_we0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_we0;
    OUT_R_2_we1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_2_we1;
    OUT_R_3_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_address0;
    OUT_R_3_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_address1;
    OUT_R_3_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_ce0;
    OUT_R_3_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_ce1;
    OUT_R_3_d0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_d0;
    OUT_R_3_d1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_d1;
    OUT_R_3_we0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_we0;
    OUT_R_3_we1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_OUT_R_3_we1;
    X_I_0_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_0_address0;
    X_I_0_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_0_address1;
    X_I_0_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_0_ce0;
    X_I_0_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_0_ce1;
    X_I_1_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_1_address0;
    X_I_1_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_1_address1;
    X_I_1_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_1_ce0;
    X_I_1_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_1_ce1;
    X_I_2_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_2_address0;
    X_I_2_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_2_address1;
    X_I_2_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_2_ce0;
    X_I_2_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_2_ce1;
    X_I_3_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_3_address0;
    X_I_3_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_3_address1;
    X_I_3_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_3_ce0;
    X_I_3_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_I_3_ce1;
    X_R_0_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_0_address0;
    X_R_0_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_0_address1;
    X_R_0_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_0_ce0;
    X_R_0_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_0_ce1;
    X_R_1_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_1_address0;
    X_R_1_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_1_address1;
    X_R_1_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_1_ce0;
    X_R_1_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_1_ce1;
    X_R_2_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_2_address0;
    X_R_2_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_2_address1;
    X_R_2_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_2_ce0;
    X_R_2_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_2_ce1;
    X_R_3_address0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_3_address0;
    X_R_3_address1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_3_address1;
    X_R_3_ce0 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_3_ce0;
    X_R_3_ce1 <= grp_fft_stages_Pipeline_DFTpts_fu_64_X_R_3_ce1;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_fft_stages_Pipeline_DFTpts_fu_64_ap_done)
    begin
        if ((grp_fft_stages_Pipeline_DFTpts_fu_64_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_fft_stages_Pipeline_DFTpts_fu_64_ap_done, ap_CS_fsm_state3)
    begin
        if ((((grp_fft_stages_Pipeline_DFTpts_fu_64_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_fft_stages_Pipeline_DFTpts_fu_64_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_fft_stages_Pipeline_DFTpts_fu_64_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ec_V_fu_133_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv11_400),to_integer(unsigned('0' & stage_cast1_fu_109_p1(11-1 downto 0)))));
    grp_fft_stages_Pipeline_DFTpts_fu_64_ap_start <= grp_fft_stages_Pipeline_DFTpts_fu_64_ap_start_reg;
    one_V_fu_143_p2 <= std_logic_vector(unsigned(numBF_reg_167) + unsigned(ap_const_lv9_1FF));
    stage_cast1_fu_109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(stage),11));
    stage_cast_fu_113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(stage),10));
    sub3_fu_149_p2 <= std_logic_vector(unsigned(stage) + unsigned(ap_const_lv4_F));
    sub5_fu_155_p2 <= std_logic_vector(unsigned(stage) + unsigned(ap_const_lv4_E));
    trunc_ln1540_fu_139_p1 <= ec_V_fu_133_p2(9 - 1 downto 0);
end behav;
