

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Wed Sep  6 08:50:55 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    67825|    67825|  0.678 ms|  0.678 ms|  67825|  67825|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_332            |Self_attention_Pipeline_l_mh_separate_i_s_l_j_s            |      772|      772|  7.720 us|  7.720 us|  772|  772|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2_fu_421    |Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_122_1_fu_429                   |Self_attention_Pipeline_VITIS_LOOP_122_1                   |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_gemm_systolic_array_attn_fu_434                                   |gemm_systolic_array_attn                                   |      667|      667|  6.670 us|  6.670 us|  667|  667|       no|
        |grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_450                     |Self_attention_Pipeline_l_norm_i5_l_j5                     |      162|      162|  1.620 us|  1.620 us|  162|  162|       no|
        |grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_464                   |Self_attention_Pipeline_l_update_i7_l_j7                   |      170|      170|  1.700 us|  1.700 us|  170|  170|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_479  |Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2  |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
        |grp_Self_attention_Pipeline_l_j6_fu_487                               |Self_attention_Pipeline_l_j6                               |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
        |grp_gemm_systolic_array_cont_fu_501                                   |gemm_systolic_array_cont                                   |      907|      907|  9.070 us|  9.070 us|  907|  907|       no|
        |grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_517               |Self_attention_Pipeline_l_scale_outp_i9_l_j9               |      784|      784|  7.840 us|  7.840 us|  784|  784|       no|
        |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_531               |Self_attention_Pipeline_l_mh_merge_i_m_l_j_m               |      772|      772|  7.720 us|  7.720 us|  772|  772|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h      |    67824|    67824|      5652|          -|          -|    12|        no|
        | + l_exp_sum_i6  |      804|      804|        67|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   39|   27518|  26436|    -|
|Memory           |       32|    -|     256|     82|    0|
|Multiplexer      |        -|    -|       -|   1968|    -|
|Register         |        -|    -|      91|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       32|   39|   27865|  28556|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|   17|      26|     53|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_Self_attention_Pipeline_VITIS_LOOP_122_1_fu_429                   |Self_attention_Pipeline_VITIS_LOOP_122_1                   |        0|   0|      6|     49|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_479  |Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2  |        0|   0|     34|    162|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2_fu_421    |Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2    |        0|   0|     27|    157|    0|
    |grp_Self_attention_Pipeline_l_j6_fu_487                               |Self_attention_Pipeline_l_j6                               |        0|   7|    940|   1333|    0|
    |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_531               |Self_attention_Pipeline_l_mh_merge_i_m_l_j_m               |        0|   0|    181|    259|    0|
    |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_332            |Self_attention_Pipeline_l_mh_separate_i_s_l_j_s            |        0|   0|    137|    393|    0|
    |grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_450                     |Self_attention_Pipeline_l_norm_i5_l_j5                     |        0|   0|    623|    369|    0|
    |grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_517               |Self_attention_Pipeline_l_scale_outp_i9_l_j9               |        0|   0|    645|    769|    0|
    |grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_464                   |Self_attention_Pipeline_l_update_i7_l_j7                   |        0|   0|    694|    764|    0|
    |grp_gemm_systolic_array_attn_fu_434                                   |gemm_systolic_array_attn                                   |        0|  16|  12105|  11169|    0|
    |grp_gemm_systolic_array_cont_fu_501                                   |gemm_systolic_array_cont                                   |        0|  16|  12126|  11012|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                 |                                                           |        0|  39|  27518|  26436|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |                  Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Q_h_U            |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |Q_h_1_U          |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |Q_h_2_U          |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |Q_h_3_U          |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |K_h_U            |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |K_h_1_U          |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |K_h_2_U          |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |K_h_3_U          |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |V_h_U            |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |V_h_1_U          |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |V_h_2_U          |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |V_h_3_U          |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |v125_U           |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |v125_1_U         |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |v125_2_U         |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |v125_3_U         |Self_attention_Q_h_RAM_AUTO_1R1W          |        1|   0|   0|    0|   192|    8|     1|         1536|
    |acc_outp1_V_U    |Self_attention_acc_outp1_V_RAM_AUTO_1R1W  |        0|  48|  14|    0|    36|   24|     1|          864|
    |acc_outp1_V_1_U  |Self_attention_acc_outp1_V_RAM_AUTO_1R1W  |        0|  48|  14|    0|    36|   24|     1|          864|
    |acc_outp1_V_2_U  |Self_attention_acc_outp1_V_RAM_AUTO_1R1W  |        0|  48|  14|    0|    36|   24|     1|          864|
    |acc_outp1_V_3_U  |Self_attention_acc_outp1_V_RAM_AUTO_1R1W  |        0|  48|  14|    0|    36|   24|     1|          864|
    |acc_outp2_V_U    |Self_attention_acc_outp2_V_RAM_AUTO_1R1W  |        2|   0|   0|    0|   192|   24|     1|         4608|
    |acc_outp2_V_1_U  |Self_attention_acc_outp2_V_RAM_AUTO_1R1W  |        2|   0|   0|    0|   192|   24|     1|         4608|
    |acc_outp2_V_2_U  |Self_attention_acc_outp2_V_RAM_AUTO_1R1W  |        2|   0|   0|    0|   192|   24|     1|         4608|
    |acc_outp2_V_3_U  |Self_attention_acc_outp2_V_RAM_AUTO_1R1W  |        2|   0|   0|    0|   192|   24|     1|         4608|
    |inp_sumRow_U     |Self_attention_inp_sumRow_RAM_AUTO_1R1W   |        0|  32|   6|    0|    12|   32|     1|          384|
    |v123_U           |Self_attention_v123_RAM_AUTO_1R1W         |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v123_1_U         |Self_attention_v123_RAM_AUTO_1R1W         |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v123_2_U         |Self_attention_v123_RAM_AUTO_1R1W         |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v123_3_U         |Self_attention_v123_RAM_AUTO_1R1W         |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v124_U           |Self_attention_v124_RAM_AUTO_1R1W         |        0|   8|   5|    0|    36|    8|     1|          288|
    |v124_1_U         |Self_attention_v124_RAM_AUTO_1R1W         |        0|   8|   5|    0|    36|    8|     1|          288|
    |v124_2_U         |Self_attention_v124_RAM_AUTO_1R1W         |        0|   8|   5|    0|    36|    8|     1|          288|
    |v124_3_U         |Self_attention_v124_RAM_AUTO_1R1W         |        0|   8|   5|    0|    36|    8|     1|          288|
    +-----------------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                          |       32| 256|  82|    0|  4284|  512|    33|        52608|
    +-----------------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln126_fu_599_p2                                   |         +|   0|  0|  13|           4|           1|
    |add_ln206_fu_578_p2                                   |         +|   0|  0|  13|           4|           1|
    |sub_ln129_fu_649_p2                                   |         -|   0|  0|  14|           6|           6|
    |icmp_ln126_fu_593_p2                                  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln206_fu_572_p2                                  |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state12_on_subcall_done                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_attn_fu_434_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_attn_fu_434_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_cont_fu_501_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_cont_fu_501_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                 |          |   0|  0|  70|          28|          22|
    +------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |K_h_1_address0          |  14|          3|    8|         24|
    |K_h_1_ce0               |  14|          3|    1|          3|
    |K_h_1_we0               |   9|          2|    1|          2|
    |K_h_2_address0          |  14|          3|    8|         24|
    |K_h_2_ce0               |  14|          3|    1|          3|
    |K_h_2_we0               |   9|          2|    1|          2|
    |K_h_3_address0          |  14|          3|    8|         24|
    |K_h_3_ce0               |  14|          3|    1|          3|
    |K_h_3_we0               |   9|          2|    1|          2|
    |K_h_address0            |  14|          3|    8|         24|
    |K_h_ce0                 |  14|          3|    1|          3|
    |K_h_we0                 |   9|          2|    1|          2|
    |Q_h_1_address0          |  14|          3|    8|         24|
    |Q_h_1_ce0               |  14|          3|    1|          3|
    |Q_h_1_we0               |   9|          2|    1|          2|
    |Q_h_2_address0          |  14|          3|    8|         24|
    |Q_h_2_ce0               |  14|          3|    1|          3|
    |Q_h_2_we0               |   9|          2|    1|          2|
    |Q_h_3_address0          |  14|          3|    8|         24|
    |Q_h_3_ce0               |  14|          3|    1|          3|
    |Q_h_3_we0               |   9|          2|    1|          2|
    |Q_h_address0            |  14|          3|    8|         24|
    |Q_h_ce0                 |  14|          3|    1|          3|
    |Q_h_we0                 |   9|          2|    1|          2|
    |V_h_1_address0          |  14|          3|    8|         24|
    |V_h_1_ce0               |  14|          3|    1|          3|
    |V_h_1_we0               |   9|          2|    1|          2|
    |V_h_2_address0          |  14|          3|    8|         24|
    |V_h_2_ce0               |  14|          3|    1|          3|
    |V_h_2_we0               |   9|          2|    1|          2|
    |V_h_3_address0          |  14|          3|    8|         24|
    |V_h_3_ce0               |  14|          3|    1|          3|
    |V_h_3_we0               |   9|          2|    1|          2|
    |V_h_address0            |  14|          3|    8|         24|
    |V_h_ce0                 |  14|          3|    1|          3|
    |V_h_we0                 |   9|          2|    1|          2|
    |acc_outp1_V_1_address0  |  20|          4|    6|         24|
    |acc_outp1_V_1_ce0       |  20|          4|    1|          4|
    |acc_outp1_V_1_ce1       |   9|          2|    1|          2|
    |acc_outp1_V_1_d0        |  14|          3|   24|         72|
    |acc_outp1_V_1_we0       |  14|          3|    1|          3|
    |acc_outp1_V_2_address0  |  20|          4|    6|         24|
    |acc_outp1_V_2_ce0       |  20|          4|    1|          4|
    |acc_outp1_V_2_ce1       |   9|          2|    1|          2|
    |acc_outp1_V_2_d0        |  14|          3|   24|         72|
    |acc_outp1_V_2_we0       |  14|          3|    1|          3|
    |acc_outp1_V_3_address0  |  20|          4|    6|         24|
    |acc_outp1_V_3_ce0       |  20|          4|    1|          4|
    |acc_outp1_V_3_ce1       |   9|          2|    1|          2|
    |acc_outp1_V_3_d0        |  14|          3|   24|         72|
    |acc_outp1_V_3_we0       |  14|          3|    1|          3|
    |acc_outp1_V_address0    |  20|          4|    6|         24|
    |acc_outp1_V_ce0         |  20|          4|    1|          4|
    |acc_outp1_V_ce1         |   9|          2|    1|          2|
    |acc_outp1_V_d0          |  14|          3|   24|         72|
    |acc_outp1_V_we0         |  14|          3|    1|          3|
    |acc_outp2_V_1_address0  |  20|          4|    8|         32|
    |acc_outp2_V_1_ce0       |  20|          4|    1|          4|
    |acc_outp2_V_1_ce1       |   9|          2|    1|          2|
    |acc_outp2_V_1_d0        |  14|          3|   24|         72|
    |acc_outp2_V_1_we0       |  14|          3|    1|          3|
    |acc_outp2_V_2_address0  |  20|          4|    8|         32|
    |acc_outp2_V_2_ce0       |  20|          4|    1|          4|
    |acc_outp2_V_2_ce1       |   9|          2|    1|          2|
    |acc_outp2_V_2_d0        |  14|          3|   24|         72|
    |acc_outp2_V_2_we0       |  14|          3|    1|          3|
    |acc_outp2_V_3_address0  |  20|          4|    8|         32|
    |acc_outp2_V_3_ce0       |  20|          4|    1|          4|
    |acc_outp2_V_3_ce1       |   9|          2|    1|          2|
    |acc_outp2_V_3_d0        |  14|          3|   24|         72|
    |acc_outp2_V_3_we0       |  14|          3|    1|          3|
    |acc_outp2_V_address0    |  20|          4|    8|         32|
    |acc_outp2_V_ce0         |  20|          4|    1|          4|
    |acc_outp2_V_ce1         |   9|          2|    1|          2|
    |acc_outp2_V_d0          |  14|          3|   24|         72|
    |acc_outp2_V_we0         |  14|          3|    1|          3|
    |ap_NS_fsm               |  93|         19|    1|         19|
    |grp_fu_705_ce           |  20|          4|    1|          4|
    |grp_fu_705_p0           |  20|          4|   32|        128|
    |grp_fu_705_p1           |  20|          4|   32|        128|
    |grp_fu_709_ce           |   9|          2|    1|          2|
    |grp_fu_713_ce           |  14|          3|    1|          3|
    |grp_fu_713_p0           |  14|          3|   32|         96|
    |grp_fu_716_ce           |   9|          2|    1|          2|
    |grp_fu_720_ce           |   9|          2|    1|          2|
    |h_fu_172                |   9|          2|    4|          8|
    |i6_reg_320              |   9|          2|    4|          8|
    |inp_sumRow_address0     |  25|          5|    4|         20|
    |inp_sumRow_ce0          |  25|          5|    1|          5|
    |inp_sumRow_d0           |  14|          3|   32|         96|
    |inp_sumRow_we0          |  14|          3|    1|          3|
    |v123_1_address0         |  20|          4|    6|         24|
    |v123_1_ce0              |  20|          4|    1|          4|
    |v123_1_ce1              |   9|          2|    1|          2|
    |v123_1_d0               |  14|          3|   32|         96|
    |v123_1_we0              |  14|          3|    1|          3|
    |v123_2_address0         |  20|          4|    6|         24|
    |v123_2_ce0              |  20|          4|    1|          4|
    |v123_2_ce1              |   9|          2|    1|          2|
    |v123_2_d0               |  14|          3|   32|         96|
    |v123_2_we0              |  14|          3|    1|          3|
    |v123_3_address0         |  20|          4|    6|         24|
    |v123_3_ce0              |  20|          4|    1|          4|
    |v123_3_ce1              |   9|          2|    1|          2|
    |v123_3_d0               |  14|          3|   32|         96|
    |v123_3_we0              |  14|          3|    1|          3|
    |v123_address0           |  20|          4|    6|         24|
    |v123_ce0                |  20|          4|    1|          4|
    |v123_ce1                |   9|          2|    1|          2|
    |v123_d0                 |  14|          3|   32|         96|
    |v123_we0                |  14|          3|    1|          3|
    |v124_1_address0         |  14|          3|    6|         18|
    |v124_1_ce0              |  14|          3|    1|          3|
    |v124_1_we0              |   9|          2|    1|          2|
    |v124_2_address0         |  14|          3|    6|         18|
    |v124_2_ce0              |  14|          3|    1|          3|
    |v124_2_we0              |   9|          2|    1|          2|
    |v124_3_address0         |  14|          3|    6|         18|
    |v124_3_ce0              |  14|          3|    1|          3|
    |v124_3_we0              |   9|          2|    1|          2|
    |v124_address0           |  14|          3|    6|         18|
    |v124_ce0                |  14|          3|    1|          3|
    |v124_we0                |   9|          2|    1|          2|
    |v125_1_address0         |  14|          3|    8|         24|
    |v125_1_ce0              |  14|          3|    1|          3|
    |v125_1_we0              |   9|          2|    1|          2|
    |v125_2_address0         |  14|          3|    8|         24|
    |v125_2_ce0              |  14|          3|    1|          3|
    |v125_2_we0              |   9|          2|    1|          2|
    |v125_3_address0         |  14|          3|    8|         24|
    |v125_3_ce0              |  14|          3|    1|          3|
    |v125_3_we0              |   9|          2|    1|          2|
    |v125_address0           |  14|          3|    8|         24|
    |v125_ce0                |  14|          3|    1|          3|
    |v125_we0                |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |1968|        415|  776|       2468|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln126_reg_680                                                                  |   4|   0|    4|          0|
    |add_ln206_reg_666                                                                  |   4|   0|    4|          0|
    |ap_CS_fsm                                                                          |  18|   0|   18|          0|
    |ap_sync_reg_grp_gemm_systolic_array_attn_fu_434_ap_done                            |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_attn_fu_434_ap_ready                           |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_cont_fu_501_ap_done                            |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_cont_fu_501_ap_ready                           |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_122_1_fu_429_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_479_ap_start_reg  |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2_fu_421_ap_start_reg    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_j6_fu_487_ap_start_reg                               |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_531_ap_start_reg               |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_332_ap_start_reg            |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_450_ap_start_reg                     |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_517_ap_start_reg               |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_464_ap_start_reg                   |   1|   0|    1|          0|
    |grp_gemm_systolic_array_attn_fu_434_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_gemm_systolic_array_cont_fu_501_ap_start_reg                                   |   1|   0|    1|          0|
    |h_fu_172                                                                           |   4|   0|    4|          0|
    |i6_reg_320                                                                         |   4|   0|    4|          0|
    |inp_sumRow_load_reg_690                                                            |  32|   0|   32|          0|
    |sub_ln129_reg_700                                                                  |   4|   0|    6|          2|
    |tmp_reg_671                                                                        |   4|   0|   10|          6|
    |trunc_ln126_reg_695                                                                |   2|   0|    2|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |  91|   0|   99|          8|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2765_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2765_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2765_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2765_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2769_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2769_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2769_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2769_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2773_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2773_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2773_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2776_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2776_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2776_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2776_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2776_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2780_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2780_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2780_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_2780_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|v107_0_address0       |  out|   10|   ap_memory|          v107_0|         array|
|v107_0_ce0            |  out|    1|   ap_memory|          v107_0|         array|
|v107_0_q0             |   in|    8|   ap_memory|          v107_0|         array|
|v107_1_address0       |  out|   10|   ap_memory|          v107_1|         array|
|v107_1_ce0            |  out|    1|   ap_memory|          v107_1|         array|
|v107_1_q0             |   in|    8|   ap_memory|          v107_1|         array|
|v107_2_address0       |  out|   10|   ap_memory|          v107_2|         array|
|v107_2_ce0            |  out|    1|   ap_memory|          v107_2|         array|
|v107_2_q0             |   in|    8|   ap_memory|          v107_2|         array|
|v107_3_address0       |  out|   10|   ap_memory|          v107_3|         array|
|v107_3_ce0            |  out|    1|   ap_memory|          v107_3|         array|
|v107_3_q0             |   in|    8|   ap_memory|          v107_3|         array|
|v107_4_address0       |  out|   10|   ap_memory|          v107_4|         array|
|v107_4_ce0            |  out|    1|   ap_memory|          v107_4|         array|
|v107_4_q0             |   in|    8|   ap_memory|          v107_4|         array|
|v107_5_address0       |  out|   10|   ap_memory|          v107_5|         array|
|v107_5_ce0            |  out|    1|   ap_memory|          v107_5|         array|
|v107_5_q0             |   in|    8|   ap_memory|          v107_5|         array|
|v107_6_address0       |  out|   10|   ap_memory|          v107_6|         array|
|v107_6_ce0            |  out|    1|   ap_memory|          v107_6|         array|
|v107_6_q0             |   in|    8|   ap_memory|          v107_6|         array|
|v107_7_address0       |  out|   10|   ap_memory|          v107_7|         array|
|v107_7_ce0            |  out|    1|   ap_memory|          v107_7|         array|
|v107_7_q0             |   in|    8|   ap_memory|          v107_7|         array|
|v107_8_address0       |  out|   10|   ap_memory|          v107_8|         array|
|v107_8_ce0            |  out|    1|   ap_memory|          v107_8|         array|
|v107_8_q0             |   in|    8|   ap_memory|          v107_8|         array|
|v107_9_address0       |  out|   10|   ap_memory|          v107_9|         array|
|v107_9_ce0            |  out|    1|   ap_memory|          v107_9|         array|
|v107_9_q0             |   in|    8|   ap_memory|          v107_9|         array|
|v107_10_address0      |  out|   10|   ap_memory|         v107_10|         array|
|v107_10_ce0           |  out|    1|   ap_memory|         v107_10|         array|
|v107_10_q0            |   in|    8|   ap_memory|         v107_10|         array|
|v107_11_address0      |  out|   10|   ap_memory|         v107_11|         array|
|v107_11_ce0           |  out|    1|   ap_memory|         v107_11|         array|
|v107_11_q0            |   in|    8|   ap_memory|         v107_11|         array|
|v108_0_address0       |  out|   10|   ap_memory|          v108_0|         array|
|v108_0_ce0            |  out|    1|   ap_memory|          v108_0|         array|
|v108_0_q0             |   in|    8|   ap_memory|          v108_0|         array|
|v108_1_address0       |  out|   10|   ap_memory|          v108_1|         array|
|v108_1_ce0            |  out|    1|   ap_memory|          v108_1|         array|
|v108_1_q0             |   in|    8|   ap_memory|          v108_1|         array|
|v108_2_address0       |  out|   10|   ap_memory|          v108_2|         array|
|v108_2_ce0            |  out|    1|   ap_memory|          v108_2|         array|
|v108_2_q0             |   in|    8|   ap_memory|          v108_2|         array|
|v108_3_address0       |  out|   10|   ap_memory|          v108_3|         array|
|v108_3_ce0            |  out|    1|   ap_memory|          v108_3|         array|
|v108_3_q0             |   in|    8|   ap_memory|          v108_3|         array|
|v108_4_address0       |  out|   10|   ap_memory|          v108_4|         array|
|v108_4_ce0            |  out|    1|   ap_memory|          v108_4|         array|
|v108_4_q0             |   in|    8|   ap_memory|          v108_4|         array|
|v108_5_address0       |  out|   10|   ap_memory|          v108_5|         array|
|v108_5_ce0            |  out|    1|   ap_memory|          v108_5|         array|
|v108_5_q0             |   in|    8|   ap_memory|          v108_5|         array|
|v108_6_address0       |  out|   10|   ap_memory|          v108_6|         array|
|v108_6_ce0            |  out|    1|   ap_memory|          v108_6|         array|
|v108_6_q0             |   in|    8|   ap_memory|          v108_6|         array|
|v108_7_address0       |  out|   10|   ap_memory|          v108_7|         array|
|v108_7_ce0            |  out|    1|   ap_memory|          v108_7|         array|
|v108_7_q0             |   in|    8|   ap_memory|          v108_7|         array|
|v108_8_address0       |  out|   10|   ap_memory|          v108_8|         array|
|v108_8_ce0            |  out|    1|   ap_memory|          v108_8|         array|
|v108_8_q0             |   in|    8|   ap_memory|          v108_8|         array|
|v108_9_address0       |  out|   10|   ap_memory|          v108_9|         array|
|v108_9_ce0            |  out|    1|   ap_memory|          v108_9|         array|
|v108_9_q0             |   in|    8|   ap_memory|          v108_9|         array|
|v108_10_address0      |  out|   10|   ap_memory|         v108_10|         array|
|v108_10_ce0           |  out|    1|   ap_memory|         v108_10|         array|
|v108_10_q0            |   in|    8|   ap_memory|         v108_10|         array|
|v108_11_address0      |  out|   10|   ap_memory|         v108_11|         array|
|v108_11_ce0           |  out|    1|   ap_memory|         v108_11|         array|
|v108_11_q0            |   in|    8|   ap_memory|         v108_11|         array|
|v109_0_address0       |  out|   10|   ap_memory|          v109_0|         array|
|v109_0_ce0            |  out|    1|   ap_memory|          v109_0|         array|
|v109_0_q0             |   in|    8|   ap_memory|          v109_0|         array|
|v109_1_address0       |  out|   10|   ap_memory|          v109_1|         array|
|v109_1_ce0            |  out|    1|   ap_memory|          v109_1|         array|
|v109_1_q0             |   in|    8|   ap_memory|          v109_1|         array|
|v109_2_address0       |  out|   10|   ap_memory|          v109_2|         array|
|v109_2_ce0            |  out|    1|   ap_memory|          v109_2|         array|
|v109_2_q0             |   in|    8|   ap_memory|          v109_2|         array|
|v109_3_address0       |  out|   10|   ap_memory|          v109_3|         array|
|v109_3_ce0            |  out|    1|   ap_memory|          v109_3|         array|
|v109_3_q0             |   in|    8|   ap_memory|          v109_3|         array|
|v109_4_address0       |  out|   10|   ap_memory|          v109_4|         array|
|v109_4_ce0            |  out|    1|   ap_memory|          v109_4|         array|
|v109_4_q0             |   in|    8|   ap_memory|          v109_4|         array|
|v109_5_address0       |  out|   10|   ap_memory|          v109_5|         array|
|v109_5_ce0            |  out|    1|   ap_memory|          v109_5|         array|
|v109_5_q0             |   in|    8|   ap_memory|          v109_5|         array|
|v109_6_address0       |  out|   10|   ap_memory|          v109_6|         array|
|v109_6_ce0            |  out|    1|   ap_memory|          v109_6|         array|
|v109_6_q0             |   in|    8|   ap_memory|          v109_6|         array|
|v109_7_address0       |  out|   10|   ap_memory|          v109_7|         array|
|v109_7_ce0            |  out|    1|   ap_memory|          v109_7|         array|
|v109_7_q0             |   in|    8|   ap_memory|          v109_7|         array|
|v109_8_address0       |  out|   10|   ap_memory|          v109_8|         array|
|v109_8_ce0            |  out|    1|   ap_memory|          v109_8|         array|
|v109_8_q0             |   in|    8|   ap_memory|          v109_8|         array|
|v109_9_address0       |  out|   10|   ap_memory|          v109_9|         array|
|v109_9_ce0            |  out|    1|   ap_memory|          v109_9|         array|
|v109_9_q0             |   in|    8|   ap_memory|          v109_9|         array|
|v109_10_address0      |  out|   10|   ap_memory|         v109_10|         array|
|v109_10_ce0           |  out|    1|   ap_memory|         v109_10|         array|
|v109_10_q0            |   in|    8|   ap_memory|         v109_10|         array|
|v109_11_address0      |  out|   10|   ap_memory|         v109_11|         array|
|v109_11_ce0           |  out|    1|   ap_memory|         v109_11|         array|
|v109_11_q0            |   in|    8|   ap_memory|         v109_11|         array|
|v344_address0         |  out|    4|   ap_memory|            v344|         array|
|v344_ce0              |  out|    1|   ap_memory|            v344|         array|
|v344_q0               |   in|   32|   ap_memory|            v344|         array|
|v345_address0         |  out|    4|   ap_memory|            v345|         array|
|v345_ce0              |  out|    1|   ap_memory|            v345|         array|
|v345_q0               |   in|   32|   ap_memory|            v345|         array|
|v346_address0         |  out|    4|   ap_memory|            v346|         array|
|v346_ce0              |  out|    1|   ap_memory|            v346|         array|
|v346_q0               |   in|   32|   ap_memory|            v346|         array|
|v113_0_address0       |  out|   10|   ap_memory|          v113_0|         array|
|v113_0_ce0            |  out|    1|   ap_memory|          v113_0|         array|
|v113_0_we0            |  out|    1|   ap_memory|          v113_0|         array|
|v113_0_d0             |  out|    8|   ap_memory|          v113_0|         array|
|v113_1_address0       |  out|   10|   ap_memory|          v113_1|         array|
|v113_1_ce0            |  out|    1|   ap_memory|          v113_1|         array|
|v113_1_we0            |  out|    1|   ap_memory|          v113_1|         array|
|v113_1_d0             |  out|    8|   ap_memory|          v113_1|         array|
|v113_2_address0       |  out|   10|   ap_memory|          v113_2|         array|
|v113_2_ce0            |  out|    1|   ap_memory|          v113_2|         array|
|v113_2_we0            |  out|    1|   ap_memory|          v113_2|         array|
|v113_2_d0             |  out|    8|   ap_memory|          v113_2|         array|
|v113_3_address0       |  out|   10|   ap_memory|          v113_3|         array|
|v113_3_ce0            |  out|    1|   ap_memory|          v113_3|         array|
|v113_3_we0            |  out|    1|   ap_memory|          v113_3|         array|
|v113_3_d0             |  out|    8|   ap_memory|          v113_3|         array|
|v113_4_address0       |  out|   10|   ap_memory|          v113_4|         array|
|v113_4_ce0            |  out|    1|   ap_memory|          v113_4|         array|
|v113_4_we0            |  out|    1|   ap_memory|          v113_4|         array|
|v113_4_d0             |  out|    8|   ap_memory|          v113_4|         array|
|v113_5_address0       |  out|   10|   ap_memory|          v113_5|         array|
|v113_5_ce0            |  out|    1|   ap_memory|          v113_5|         array|
|v113_5_we0            |  out|    1|   ap_memory|          v113_5|         array|
|v113_5_d0             |  out|    8|   ap_memory|          v113_5|         array|
|v113_6_address0       |  out|   10|   ap_memory|          v113_6|         array|
|v113_6_ce0            |  out|    1|   ap_memory|          v113_6|         array|
|v113_6_we0            |  out|    1|   ap_memory|          v113_6|         array|
|v113_6_d0             |  out|    8|   ap_memory|          v113_6|         array|
|v113_7_address0       |  out|   10|   ap_memory|          v113_7|         array|
|v113_7_ce0            |  out|    1|   ap_memory|          v113_7|         array|
|v113_7_we0            |  out|    1|   ap_memory|          v113_7|         array|
|v113_7_d0             |  out|    8|   ap_memory|          v113_7|         array|
|v113_8_address0       |  out|   10|   ap_memory|          v113_8|         array|
|v113_8_ce0            |  out|    1|   ap_memory|          v113_8|         array|
|v113_8_we0            |  out|    1|   ap_memory|          v113_8|         array|
|v113_8_d0             |  out|    8|   ap_memory|          v113_8|         array|
|v113_9_address0       |  out|   10|   ap_memory|          v113_9|         array|
|v113_9_ce0            |  out|    1|   ap_memory|          v113_9|         array|
|v113_9_we0            |  out|    1|   ap_memory|          v113_9|         array|
|v113_9_d0             |  out|    8|   ap_memory|          v113_9|         array|
|v113_10_address0      |  out|   10|   ap_memory|         v113_10|         array|
|v113_10_ce0           |  out|    1|   ap_memory|         v113_10|         array|
|v113_10_we0           |  out|    1|   ap_memory|         v113_10|         array|
|v113_10_d0            |  out|    8|   ap_memory|         v113_10|         array|
|v113_11_address0      |  out|   10|   ap_memory|         v113_11|         array|
|v113_11_ce0           |  out|    1|   ap_memory|         v113_11|         array|
|v113_11_we0           |  out|    1|   ap_memory|         v113_11|         array|
|v113_11_d0            |  out|    8|   ap_memory|         v113_11|         array|
+----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 19 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v346, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v345, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v344, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%acc_outp2_V = alloca i64 1" [bert_layer.cpp:164]   --->   Operation 23 'alloca' 'acc_outp2_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%acc_outp2_V_1 = alloca i64 1" [bert_layer.cpp:164]   --->   Operation 24 'alloca' 'acc_outp2_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%acc_outp2_V_2 = alloca i64 1" [bert_layer.cpp:164]   --->   Operation 25 'alloca' 'acc_outp2_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%acc_outp2_V_3 = alloca i64 1" [bert_layer.cpp:164]   --->   Operation 26 'alloca' 'acc_outp2_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%inp_sumRow = alloca i64 1" [bert_layer.cpp:121]   --->   Operation 27 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%acc_outp1_V = alloca i64 1" [bert_layer.cpp:87]   --->   Operation 28 'alloca' 'acc_outp1_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%acc_outp1_V_1 = alloca i64 1" [bert_layer.cpp:87]   --->   Operation 29 'alloca' 'acc_outp1_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%acc_outp1_V_2 = alloca i64 1" [bert_layer.cpp:87]   --->   Operation 30 'alloca' 'acc_outp1_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%acc_outp1_V_3 = alloca i64 1" [bert_layer.cpp:87]   --->   Operation 31 'alloca' 'acc_outp1_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%Q_h = alloca i64 1" [bert_layer.cpp:207]   --->   Operation 32 'alloca' 'Q_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%Q_h_1 = alloca i64 1" [bert_layer.cpp:207]   --->   Operation 33 'alloca' 'Q_h_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%Q_h_2 = alloca i64 1" [bert_layer.cpp:207]   --->   Operation 34 'alloca' 'Q_h_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%Q_h_3 = alloca i64 1" [bert_layer.cpp:207]   --->   Operation 35 'alloca' 'Q_h_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%K_h = alloca i64 1" [bert_layer.cpp:208]   --->   Operation 36 'alloca' 'K_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%K_h_1 = alloca i64 1" [bert_layer.cpp:208]   --->   Operation 37 'alloca' 'K_h_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%K_h_2 = alloca i64 1" [bert_layer.cpp:208]   --->   Operation 38 'alloca' 'K_h_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%K_h_3 = alloca i64 1" [bert_layer.cpp:208]   --->   Operation 39 'alloca' 'K_h_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%V_h = alloca i64 1" [bert_layer.cpp:209]   --->   Operation 40 'alloca' 'V_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%V_h_1 = alloca i64 1" [bert_layer.cpp:209]   --->   Operation 41 'alloca' 'V_h_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%V_h_2 = alloca i64 1" [bert_layer.cpp:209]   --->   Operation 42 'alloca' 'V_h_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%V_h_3 = alloca i64 1" [bert_layer.cpp:209]   --->   Operation 43 'alloca' 'V_h_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%v123 = alloca i64 1" [bert_layer.cpp:221]   --->   Operation 44 'alloca' 'v123' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%v123_1 = alloca i64 1" [bert_layer.cpp:221]   --->   Operation 45 'alloca' 'v123_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%v123_2 = alloca i64 1" [bert_layer.cpp:221]   --->   Operation 46 'alloca' 'v123_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%v123_3 = alloca i64 1" [bert_layer.cpp:221]   --->   Operation 47 'alloca' 'v123_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%v124 = alloca i64 1" [bert_layer.cpp:223]   --->   Operation 48 'alloca' 'v124' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%v124_1 = alloca i64 1" [bert_layer.cpp:223]   --->   Operation 49 'alloca' 'v124_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 50 [1/1] (2.32ns)   --->   "%v124_2 = alloca i64 1" [bert_layer.cpp:223]   --->   Operation 50 'alloca' 'v124_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%v124_3 = alloca i64 1" [bert_layer.cpp:223]   --->   Operation 51 'alloca' 'v124_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%v125 = alloca i64 1" [bert_layer.cpp:225]   --->   Operation 52 'alloca' 'v125' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%v125_1 = alloca i64 1" [bert_layer.cpp:225]   --->   Operation 53 'alloca' 'v125_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%v125_2 = alloca i64 1" [bert_layer.cpp:225]   --->   Operation 54 'alloca' 'v125_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%v125_3 = alloca i64 1" [bert_layer.cpp:225]   --->   Operation 55 'alloca' 'v125_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln206 = store i4 0, i4 %h" [bert_layer.cpp:206]   --->   Operation 56 'store' 'store_ln206' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln206 = br void %l_mh_separate_i_s" [bert_layer.cpp:206]   --->   Operation 57 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [bert_layer.cpp:206]   --->   Operation 58 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.30ns)   --->   "%icmp_ln206 = icmp_eq  i4 %h_1, i4 12" [bert_layer.cpp:206]   --->   Operation 59 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln206 = add i4 %h_1, i4 1" [bert_layer.cpp:206]   --->   Operation 61 'add' 'add_ln206' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %l_mh_separate_i_s.split, void %for.end71" [bert_layer.cpp:206]   --->   Operation 62 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [bert_layer.cpp:206]   --->   Operation 63 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln206 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i8 %v109_0, i8 %v109_1, i8 %v109_2, i8 %v109_3, i8 %v109_4, i8 %v109_5, i8 %v109_6, i8 %v109_7, i8 %v109_8, i8 %v109_9, i8 %v109_10, i8 %v109_11, i8 %V_h, i8 %V_h_1, i8 %V_h_2, i8 %V_h_3, i8 %Q_h, i8 %Q_h_1, i8 %Q_h_2, i8 %Q_h_3, i8 %K_h, i8 %K_h_1, i8 %K_h_2, i8 %K_h_3, i10 %tmp, i8 %v107_0, i8 %v107_1, i8 %v107_2, i8 %v107_3, i8 %v107_4, i8 %v107_5, i8 %v107_6, i8 %v107_7, i8 %v107_8, i8 %v107_9, i8 %v107_10, i8 %v107_11, i8 %v108_0, i8 %v108_1, i8 %v108_2, i8 %v108_3, i8 %v108_4, i8 %v108_5, i8 %v108_6, i8 %v108_7, i8 %v108_8, i8 %v108_9, i8 %v108_10, i8 %v108_11" [bert_layer.cpp:206]   --->   Operation 64 'call' 'call_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3"   --->   Operation 65 'call' 'call_ln0' <Predicate = (!icmp_ln206)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_122_1, i32 %inp_sumRow"   --->   Operation 66 'call' 'call_ln0' <Predicate = (!icmp_ln206)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln235 = ret" [bert_layer.cpp:235]   --->   Operation 67 'ret' 'ret_ln235' <Predicate = (icmp_ln206)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln206 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i8 %v109_0, i8 %v109_1, i8 %v109_2, i8 %v109_3, i8 %v109_4, i8 %v109_5, i8 %v109_6, i8 %v109_7, i8 %v109_8, i8 %v109_9, i8 %v109_10, i8 %v109_11, i8 %V_h, i8 %V_h_1, i8 %V_h_2, i8 %V_h_3, i8 %Q_h, i8 %Q_h_1, i8 %Q_h_2, i8 %Q_h_3, i8 %K_h, i8 %K_h_1, i8 %K_h_2, i8 %K_h_3, i10 %tmp, i8 %v107_0, i8 %v107_1, i8 %v107_2, i8 %v107_3, i8 %v107_4, i8 %v107_5, i8 %v107_6, i8 %v107_7, i8 %v107_8, i8 %v107_9, i8 %v107_10, i8 %v107_11, i8 %v108_0, i8 %v108_1, i8 %v108_2, i8 %v108_3, i8 %v108_4, i8 %v108_5, i8 %v108_6, i8 %v108_7, i8 %v108_8, i8 %v108_9, i8 %v108_10, i8 %v108_11" [bert_layer.cpp:206]   --->   Operation 68 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_122_1, i32 %inp_sumRow"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln97 = call void @gemm_systolic_array_attn, i8 %Q_h, i8 %Q_h_1, i8 %Q_h_2, i8 %Q_h_3, i8 %K_h, i8 %K_h_1, i8 %K_h_2, i8 %K_h_3, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3" [bert_layer.cpp:97]   --->   Operation 71 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln97 = call void @gemm_systolic_array_attn, i8 %Q_h, i8 %Q_h_1, i8 %Q_h_2, i8 %Q_h_3, i8 %K_h, i8 %K_h_1, i8 %K_h_2, i8 %K_h_3, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3" [bert_layer.cpp:97]   --->   Operation 72 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i5_l_j5, i32 %v344, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln207 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [bert_layer.cpp:207]   --->   Operation 74 'specloopname' 'specloopname_ln207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i5_l_j5, i32 %v344, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 76 [1/1] (1.58ns)   --->   "%br_ln126 = br void %l_j6.i" [bert_layer.cpp:126]   --->   Operation 76 'br' 'br_ln126' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%i6 = phi i4 %add_ln126, void %l_j6.i.split, i4 0, void %l_mh_separate_i_s.split" [bert_layer.cpp:126]   --->   Operation 77 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.30ns)   --->   "%icmp_ln126 = icmp_eq  i4 %i6, i4 12" [bert_layer.cpp:126]   --->   Operation 78 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%empty_2256 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 79 'speclooptripcount' 'empty_2256' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln126 = add i4 %i6, i4 1" [bert_layer.cpp:126]   --->   Operation 80 'add' 'add_ln126' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %l_j6.i.split, void %for.inc51.i.preheader" [bert_layer.cpp:126]   --->   Operation 81 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i4 %i6" [bert_layer.cpp:126]   --->   Operation 82 'zext' 'zext_ln126' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln126" [bert_layer.cpp:126]   --->   Operation 83 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:133]   --->   Operation 84 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln126)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i7_l_j7, i32 %inp_sumRow, i32 %v345, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3, i8 %v124, i8 %v124_1, i8 %v124_2, i8 %v124_3"   --->   Operation 85 'call' 'call_ln0' <Predicate = (icmp_ln126)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3"   --->   Operation 86 'call' 'call_ln0' <Predicate = (icmp_ln126)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln206 = store i4 %add_ln206, i4 %h" [bert_layer.cpp:206]   --->   Operation 87 'store' 'store_ln206' <Predicate = (icmp_ln126)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 88 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:133]   --->   Operation 88 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 6.90>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i4 %i6" [bert_layer.cpp:126]   --->   Operation 89 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i6, i32 2, i32 3" [bert_layer.cpp:126]   --->   Operation 90 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 0" [bert_layer.cpp:129]   --->   Operation 91 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_s, i2 0" [bert_layer.cpp:129]   --->   Operation 92 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i4 %tmp_30" [bert_layer.cpp:129]   --->   Operation 93 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.82ns)   --->   "%sub_ln129 = sub i6 %tmp_29, i6 %zext_ln129" [bert_layer.cpp:129]   --->   Operation 94 'sub' 'sub_ln129' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [2/2] (5.07ns)   --->   "%call_ln133 = call void @Self_attention_Pipeline_l_j6, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i6, i6 %sub_ln129, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3, i2 %trunc_ln126" [bert_layer.cpp:133]   --->   Operation 95 'call' 'call_ln133' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [bert_layer.cpp:126]   --->   Operation 96 'specloopname' 'specloopname_ln126' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln133 = call void @Self_attention_Pipeline_l_j6, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i6, i6 %sub_ln129, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3, i2 %trunc_ln126" [bert_layer.cpp:133]   --->   Operation 97 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln126 = br void %l_j6.i" [bert_layer.cpp:126]   --->   Operation 98 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i7_l_j7, i32 %inp_sumRow, i32 %v345, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3, i8 %v124, i8 %v124_1, i8 %v124_2, i8 %v124_3"   --->   Operation 99 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln174 = call void @gemm_systolic_array_cont, i8 %v124, i8 %v124_1, i8 %v124_2, i8 %v124_3, i8 %V_h, i8 %V_h_1, i8 %V_h_2, i8 %V_h_3, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3" [bert_layer.cpp:174]   --->   Operation 101 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln174 = call void @gemm_systolic_array_cont, i8 %v124, i8 %v124_1, i8 %v124_2, i8 %v124_3, i8 %V_h, i8 %V_h_1, i8 %V_h_2, i8 %V_h_3, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3" [bert_layer.cpp:174]   --->   Operation 102 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_scale_outp_i9_l_j9, i32 %v346, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3, i8 %v125, i8 %v125_1, i8 %v125_2, i8 %v125_3"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_scale_outp_i9_l_j9, i32 %v346, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3, i8 %v125, i8 %v125_1, i8 %v125_2, i8 %v125_3"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln206 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i8 %v125, i8 %v125_1, i8 %v125_2, i8 %v125_3, i10 %tmp, i8 %v113_0, i8 %v113_1, i8 %v113_2, i8 %v113_3, i8 %v113_4, i8 %v113_5, i8 %v113_6, i8 %v113_7, i8 %v113_8, i8 %v113_9, i8 %v113_10, i8 %v113_11" [bert_layer.cpp:206]   --->   Operation 105 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 0.00>
ST_18 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln206 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i8 %v125, i8 %v125_1, i8 %v125_2, i8 %v125_3, i10 %tmp, i8 %v113_0, i8 %v113_1, i8 %v113_2, i8 %v113_3, i8 %v113_4, i8 %v113_5, i8 %v113_6, i8 %v113_7, i8 %v113_8, i8 %v113_9, i8 %v113_10, i8 %v113_11" [bert_layer.cpp:206]   --->   Operation 106 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln206 = br void %l_mh_separate_i_s" [bert_layer.cpp:206]   --->   Operation 107 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v107_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v107_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v107_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v107_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v107_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v107_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v107_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v107_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v107_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v107_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v107_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v107_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v108_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v108_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v108_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v108_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v108_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v108_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v108_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v108_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v108_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v108_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v108_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v108_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v109_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v109_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v109_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v109_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v109_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v109_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v109_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v109_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v109_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v109_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v109_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v109_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v344]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v345]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v346]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v113_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v113_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v113_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v113_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v113_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v113_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v113_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v113_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v113_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v113_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v113_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v113_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                  (alloca           ) [ 0111111111111111111]
specinterface_ln0  (specinterface    ) [ 0000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000]
acc_outp2_V        (alloca           ) [ 0011111111111111111]
acc_outp2_V_1      (alloca           ) [ 0011111111111111111]
acc_outp2_V_2      (alloca           ) [ 0011111111111111111]
acc_outp2_V_3      (alloca           ) [ 0011111111111111111]
inp_sumRow         (alloca           ) [ 0011111111111111111]
acc_outp1_V        (alloca           ) [ 0011111111111111111]
acc_outp1_V_1      (alloca           ) [ 0011111111111111111]
acc_outp1_V_2      (alloca           ) [ 0011111111111111111]
acc_outp1_V_3      (alloca           ) [ 0011111111111111111]
Q_h                (alloca           ) [ 0011111111111111111]
Q_h_1              (alloca           ) [ 0011111111111111111]
Q_h_2              (alloca           ) [ 0011111111111111111]
Q_h_3              (alloca           ) [ 0011111111111111111]
K_h                (alloca           ) [ 0011111111111111111]
K_h_1              (alloca           ) [ 0011111111111111111]
K_h_2              (alloca           ) [ 0011111111111111111]
K_h_3              (alloca           ) [ 0011111111111111111]
V_h                (alloca           ) [ 0011111111111111111]
V_h_1              (alloca           ) [ 0011111111111111111]
V_h_2              (alloca           ) [ 0011111111111111111]
V_h_3              (alloca           ) [ 0011111111111111111]
v123               (alloca           ) [ 0011111111111111111]
v123_1             (alloca           ) [ 0011111111111111111]
v123_2             (alloca           ) [ 0011111111111111111]
v123_3             (alloca           ) [ 0011111111111111111]
v124               (alloca           ) [ 0011111111111111111]
v124_1             (alloca           ) [ 0011111111111111111]
v124_2             (alloca           ) [ 0011111111111111111]
v124_3             (alloca           ) [ 0011111111111111111]
v125               (alloca           ) [ 0011111111111111111]
v125_1             (alloca           ) [ 0011111111111111111]
v125_2             (alloca           ) [ 0011111111111111111]
v125_3             (alloca           ) [ 0011111111111111111]
store_ln206        (store            ) [ 0000000000000000000]
br_ln206           (br               ) [ 0000000000000000000]
h_1                (load             ) [ 0000000000000000000]
icmp_ln206         (icmp             ) [ 0011111111111111111]
empty              (speclooptripcount) [ 0000000000000000000]
add_ln206          (add              ) [ 0001111111110000000]
br_ln206           (br               ) [ 0000000000000000000]
tmp                (bitconcatenate   ) [ 0001111111111111111]
ret_ln235          (ret              ) [ 0000000000000000000]
call_ln206         (call             ) [ 0000000000000000000]
call_ln0           (call             ) [ 0000000000000000000]
call_ln0           (call             ) [ 0000000000000000000]
call_ln97          (call             ) [ 0000000000000000000]
specloopname_ln207 (specloopname     ) [ 0000000000000000000]
call_ln0           (call             ) [ 0000000000000000000]
br_ln126           (br               ) [ 0011111111111111111]
i6                 (phi              ) [ 0000000011110000000]
icmp_ln126         (icmp             ) [ 0011111111111111111]
empty_2256         (speclooptripcount) [ 0000000000000000000]
add_ln126          (add              ) [ 0011111111111111111]
br_ln126           (br               ) [ 0000000000000000000]
zext_ln126         (zext             ) [ 0000000000000000000]
inp_sumRow_addr    (getelementptr    ) [ 0000000001000000000]
store_ln206        (store            ) [ 0000000000000000000]
inp_sumRow_load    (load             ) [ 0000000000110000000]
trunc_ln126        (trunc            ) [ 0000000000010000000]
tmp_s              (partselect       ) [ 0000000000000000000]
tmp_29             (bitconcatenate   ) [ 0000000000000000000]
tmp_30             (bitconcatenate   ) [ 0000000000000000000]
zext_ln129         (zext             ) [ 0000000000000000000]
sub_ln129          (sub              ) [ 0000000000010000000]
specloopname_ln126 (specloopname     ) [ 0000000000000000000]
call_ln133         (call             ) [ 0000000000000000000]
br_ln126           (br               ) [ 0011111111111111111]
call_ln0           (call             ) [ 0000000000000000000]
call_ln0           (call             ) [ 0000000000000000000]
call_ln174         (call             ) [ 0000000000000000000]
call_ln0           (call             ) [ 0000000000000000000]
call_ln206         (call             ) [ 0000000000000000000]
br_ln206           (br               ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v107_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v107_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v107_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v107_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v107_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v107_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v107_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v107_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v107_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v107_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v107_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v107_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v107_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v107_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v107_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v107_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v107_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v107_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v107_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v107_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v107_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v107_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v107_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v107_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v108_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v108_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v108_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v108_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v108_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v108_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v108_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v108_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v108_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v108_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v108_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v108_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v108_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v108_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v108_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v108_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v108_8">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v108_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v108_9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v108_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v108_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v108_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v108_11">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v108_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="v109_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="v109_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="v109_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="v109_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="v109_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="v109_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="v109_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="v109_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="v109_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="v109_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="v109_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="v109_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v109_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="v344">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v344"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="v345">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v345"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="v346">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v346"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="v113_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v113_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="v113_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v113_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="v113_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v113_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="v113_3">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v113_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="v113_4">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v113_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="v113_5">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v113_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="v113_6">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v113_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="v113_7">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v113_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="v113_8">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v113_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="v113_9">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v113_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="v113_10">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v113_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="v113_11">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v113_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_122_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm_systolic_array_attn"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_norm_i5_l_j5"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_update_i7_l_j7"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_j6"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm_systolic_array_cont"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_scale_outp_i9_l_j9"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="h_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="acc_outp2_V_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp2_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="acc_outp2_V_1_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp2_V_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="acc_outp2_V_2_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp2_V_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="acc_outp2_V_3_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp2_V_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="inp_sumRow_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_sumRow/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="acc_outp1_V_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp1_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="acc_outp1_V_1_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp1_V_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="acc_outp1_V_2_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp1_V_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="acc_outp1_V_3_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp1_V_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="Q_h_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="Q_h_1_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="Q_h_2_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="Q_h_3_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="K_h_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="K_h_1_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="K_h_2_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="K_h_3_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_3/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="V_h_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="V_h_1_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="V_h_2_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_2/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="V_h_3_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_3/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="v123_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v123/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="v123_1_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v123_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="v123_2_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v123_2/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="v123_3_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v123_3/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="v124_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v124/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="v124_1_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v124_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="v124_2_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v124_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="v124_3_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v124_3/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="v125_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v125/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="v125_1_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v125_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="v125_2_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v125_2/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="v125_3_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v125_3/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="inp_sumRow_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_sumRow_load/8 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i6_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="i6_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="0" index="3" bw="8" slack="0"/>
<pin id="337" dir="0" index="4" bw="8" slack="0"/>
<pin id="338" dir="0" index="5" bw="8" slack="0"/>
<pin id="339" dir="0" index="6" bw="8" slack="0"/>
<pin id="340" dir="0" index="7" bw="8" slack="0"/>
<pin id="341" dir="0" index="8" bw="8" slack="0"/>
<pin id="342" dir="0" index="9" bw="8" slack="0"/>
<pin id="343" dir="0" index="10" bw="8" slack="0"/>
<pin id="344" dir="0" index="11" bw="8" slack="0"/>
<pin id="345" dir="0" index="12" bw="8" slack="0"/>
<pin id="346" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="347" dir="0" index="14" bw="8" slack="2147483647"/>
<pin id="348" dir="0" index="15" bw="8" slack="2147483647"/>
<pin id="349" dir="0" index="16" bw="8" slack="2147483647"/>
<pin id="350" dir="0" index="17" bw="8" slack="2147483647"/>
<pin id="351" dir="0" index="18" bw="8" slack="2147483647"/>
<pin id="352" dir="0" index="19" bw="8" slack="2147483647"/>
<pin id="353" dir="0" index="20" bw="8" slack="2147483647"/>
<pin id="354" dir="0" index="21" bw="8" slack="2147483647"/>
<pin id="355" dir="0" index="22" bw="8" slack="2147483647"/>
<pin id="356" dir="0" index="23" bw="8" slack="2147483647"/>
<pin id="357" dir="0" index="24" bw="8" slack="2147483647"/>
<pin id="358" dir="0" index="25" bw="10" slack="0"/>
<pin id="359" dir="0" index="26" bw="8" slack="0"/>
<pin id="360" dir="0" index="27" bw="8" slack="0"/>
<pin id="361" dir="0" index="28" bw="8" slack="0"/>
<pin id="362" dir="0" index="29" bw="8" slack="0"/>
<pin id="363" dir="0" index="30" bw="8" slack="0"/>
<pin id="364" dir="0" index="31" bw="8" slack="0"/>
<pin id="365" dir="0" index="32" bw="8" slack="0"/>
<pin id="366" dir="0" index="33" bw="8" slack="0"/>
<pin id="367" dir="0" index="34" bw="8" slack="0"/>
<pin id="368" dir="0" index="35" bw="8" slack="0"/>
<pin id="369" dir="0" index="36" bw="8" slack="0"/>
<pin id="370" dir="0" index="37" bw="8" slack="0"/>
<pin id="371" dir="0" index="38" bw="8" slack="0"/>
<pin id="372" dir="0" index="39" bw="8" slack="0"/>
<pin id="373" dir="0" index="40" bw="8" slack="0"/>
<pin id="374" dir="0" index="41" bw="8" slack="0"/>
<pin id="375" dir="0" index="42" bw="8" slack="0"/>
<pin id="376" dir="0" index="43" bw="8" slack="0"/>
<pin id="377" dir="0" index="44" bw="8" slack="0"/>
<pin id="378" dir="0" index="45" bw="8" slack="0"/>
<pin id="379" dir="0" index="46" bw="8" slack="0"/>
<pin id="380" dir="0" index="47" bw="8" slack="0"/>
<pin id="381" dir="0" index="48" bw="8" slack="0"/>
<pin id="382" dir="0" index="49" bw="8" slack="0"/>
<pin id="383" dir="1" index="50" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln206/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="0" slack="0"/>
<pin id="423" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="425" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="426" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="427" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_122_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="0" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_gemm_systolic_array_attn_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="0" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="438" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="439" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="440" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="441" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="442" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="443" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="444" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="445" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="446" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="447" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="448" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="0" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="454" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="455" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="456" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="457" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="461" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="0" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="32" slack="0"/>
<pin id="468" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="472" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="473" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="474" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="475" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="476" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="0" slack="0"/>
<pin id="481" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="483" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="484" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="485" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_Self_attention_Pipeline_l_j6_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="0" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="1"/>
<pin id="490" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="491" dir="0" index="3" bw="4" slack="2"/>
<pin id="492" dir="0" index="4" bw="6" slack="0"/>
<pin id="493" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="494" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="9" bw="2" slack="0"/>
<pin id="498" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln133/10 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_gemm_systolic_array_cont_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="0" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="505" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="506" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="507" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="508" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="509" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="510" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="511" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="512" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="513" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="514" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="515" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/13 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="0" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="521" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="522" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="523" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="524" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="525" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="526" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="527" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="528" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="0" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="535" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="536" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="537" dir="0" index="5" bw="10" slack="12"/>
<pin id="538" dir="0" index="6" bw="8" slack="0"/>
<pin id="539" dir="0" index="7" bw="8" slack="0"/>
<pin id="540" dir="0" index="8" bw="8" slack="0"/>
<pin id="541" dir="0" index="9" bw="8" slack="0"/>
<pin id="542" dir="0" index="10" bw="8" slack="0"/>
<pin id="543" dir="0" index="11" bw="8" slack="0"/>
<pin id="544" dir="0" index="12" bw="8" slack="0"/>
<pin id="545" dir="0" index="13" bw="8" slack="0"/>
<pin id="546" dir="0" index="14" bw="8" slack="0"/>
<pin id="547" dir="0" index="15" bw="8" slack="0"/>
<pin id="548" dir="0" index="16" bw="8" slack="0"/>
<pin id="549" dir="0" index="17" bw="8" slack="0"/>
<pin id="550" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln206/17 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln206_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="4" slack="0"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="h_1_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="1"/>
<pin id="571" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln206_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="4" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln206_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="0"/>
<pin id="586" dir="0" index="1" bw="4" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln126_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln126_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln126_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/8 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln206_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="6"/>
<pin id="612" dir="0" index="1" bw="4" slack="7"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/8 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln126_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="2"/>
<pin id="616" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_s_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="0" index="1" bw="4" slack="2"/>
<pin id="622" dir="0" index="2" bw="3" slack="0"/>
<pin id="623" dir="0" index="3" bw="3" slack="0"/>
<pin id="624" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_29_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="0"/>
<pin id="631" dir="0" index="1" bw="2" slack="0"/>
<pin id="632" dir="0" index="2" bw="1" slack="0"/>
<pin id="633" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/10 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_30_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="4" slack="0"/>
<pin id="639" dir="0" index="1" bw="2" slack="0"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/10 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln129_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sub_ln129_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="0"/>
<pin id="651" dir="0" index="1" bw="4" slack="0"/>
<pin id="652" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln129/10 "/>
</bind>
</comp>

<comp id="656" class="1005" name="h_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="666" class="1005" name="add_ln206_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="6"/>
<pin id="668" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="add_ln206 "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="10" slack="1"/>
<pin id="673" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="680" class="1005" name="add_ln126_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="4" slack="0"/>
<pin id="682" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln126 "/>
</bind>
</comp>

<comp id="685" class="1005" name="inp_sumRow_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="1"/>
<pin id="687" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="inp_sumRow_load_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_load "/>
</bind>
</comp>

<comp id="695" class="1005" name="trunc_ln126_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="1"/>
<pin id="697" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126 "/>
</bind>
</comp>

<comp id="700" class="1005" name="sub_ln129_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="1"/>
<pin id="702" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln129 "/>
</bind>
</comp>

<comp id="705" class="1004" name="grp_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="707" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="708" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v59/10 v80/20 v105/10 "/>
</bind>
</comp>

<comp id="709" class="1004" name="grp_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="711" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="712" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v61/14 "/>
</bind>
</comp>

<comp id="713" class="1004" name="grp_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="715" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="v58/4 v104/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="grp_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="718" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="719" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v73/13 "/>
</bind>
</comp>

<comp id="720" class="1004" name="grp_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="722" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="723" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v78/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="102" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="114" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="114" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="114" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="114" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="114" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="114" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="114" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="114" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="114" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="114" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="114" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="114" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="114" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="114" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="114" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="114" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="114" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="114" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="114" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="114" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="114" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="114" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="114" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="114" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="114" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="114" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="114" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="114" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="114" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="114" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="114" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="114" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="114" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="144" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="116" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="331"><net_src comp="324" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="384"><net_src comp="130" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="385"><net_src comp="48" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="387"><net_src comp="52" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="332" pin=4"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="332" pin=5"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="332" pin=6"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="332" pin=7"/></net>

<net id="392"><net_src comp="62" pin="0"/><net_sink comp="332" pin=8"/></net>

<net id="393"><net_src comp="64" pin="0"/><net_sink comp="332" pin=9"/></net>

<net id="394"><net_src comp="66" pin="0"/><net_sink comp="332" pin=10"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="332" pin=11"/></net>

<net id="396"><net_src comp="70" pin="0"/><net_sink comp="332" pin=12"/></net>

<net id="397"><net_src comp="0" pin="0"/><net_sink comp="332" pin=26"/></net>

<net id="398"><net_src comp="2" pin="0"/><net_sink comp="332" pin=27"/></net>

<net id="399"><net_src comp="4" pin="0"/><net_sink comp="332" pin=28"/></net>

<net id="400"><net_src comp="6" pin="0"/><net_sink comp="332" pin=29"/></net>

<net id="401"><net_src comp="8" pin="0"/><net_sink comp="332" pin=30"/></net>

<net id="402"><net_src comp="10" pin="0"/><net_sink comp="332" pin=31"/></net>

<net id="403"><net_src comp="12" pin="0"/><net_sink comp="332" pin=32"/></net>

<net id="404"><net_src comp="14" pin="0"/><net_sink comp="332" pin=33"/></net>

<net id="405"><net_src comp="16" pin="0"/><net_sink comp="332" pin=34"/></net>

<net id="406"><net_src comp="18" pin="0"/><net_sink comp="332" pin=35"/></net>

<net id="407"><net_src comp="20" pin="0"/><net_sink comp="332" pin=36"/></net>

<net id="408"><net_src comp="22" pin="0"/><net_sink comp="332" pin=37"/></net>

<net id="409"><net_src comp="24" pin="0"/><net_sink comp="332" pin=38"/></net>

<net id="410"><net_src comp="26" pin="0"/><net_sink comp="332" pin=39"/></net>

<net id="411"><net_src comp="28" pin="0"/><net_sink comp="332" pin=40"/></net>

<net id="412"><net_src comp="30" pin="0"/><net_sink comp="332" pin=41"/></net>

<net id="413"><net_src comp="32" pin="0"/><net_sink comp="332" pin=42"/></net>

<net id="414"><net_src comp="34" pin="0"/><net_sink comp="332" pin=43"/></net>

<net id="415"><net_src comp="36" pin="0"/><net_sink comp="332" pin=44"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="332" pin=45"/></net>

<net id="417"><net_src comp="40" pin="0"/><net_sink comp="332" pin=46"/></net>

<net id="418"><net_src comp="42" pin="0"/><net_sink comp="332" pin=47"/></net>

<net id="419"><net_src comp="44" pin="0"/><net_sink comp="332" pin=48"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="332" pin=49"/></net>

<net id="428"><net_src comp="132" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="433"><net_src comp="134" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="449"><net_src comp="136" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="462"><net_src comp="138" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="463"><net_src comp="72" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="477"><net_src comp="146" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="478"><net_src comp="74" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="486"><net_src comp="148" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="499"><net_src comp="162" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="500"><net_src comp="320" pin="1"/><net_sink comp="487" pin=3"/></net>

<net id="516"><net_src comp="166" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="529"><net_src comp="168" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="530"><net_src comp="76" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="551"><net_src comp="170" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="552"><net_src comp="78" pin="0"/><net_sink comp="531" pin=6"/></net>

<net id="553"><net_src comp="80" pin="0"/><net_sink comp="531" pin=7"/></net>

<net id="554"><net_src comp="82" pin="0"/><net_sink comp="531" pin=8"/></net>

<net id="555"><net_src comp="84" pin="0"/><net_sink comp="531" pin=9"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="531" pin=10"/></net>

<net id="557"><net_src comp="88" pin="0"/><net_sink comp="531" pin=11"/></net>

<net id="558"><net_src comp="90" pin="0"/><net_sink comp="531" pin=12"/></net>

<net id="559"><net_src comp="92" pin="0"/><net_sink comp="531" pin=13"/></net>

<net id="560"><net_src comp="94" pin="0"/><net_sink comp="531" pin=14"/></net>

<net id="561"><net_src comp="96" pin="0"/><net_sink comp="531" pin=15"/></net>

<net id="562"><net_src comp="98" pin="0"/><net_sink comp="531" pin=16"/></net>

<net id="563"><net_src comp="100" pin="0"/><net_sink comp="531" pin=17"/></net>

<net id="568"><net_src comp="116" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="118" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="569" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="124" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="126" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="569" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="128" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="592"><net_src comp="584" pin="3"/><net_sink comp="332" pin=25"/></net>

<net id="597"><net_src comp="324" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="118" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="324" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="124" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="324" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="617"><net_src comp="320" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="487" pin=9"/></net>

<net id="625"><net_src comp="150" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="320" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="152" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="154" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="634"><net_src comp="156" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="619" pin="4"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="116" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="642"><net_src comp="158" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="619" pin="4"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="160" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="648"><net_src comp="637" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="629" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="655"><net_src comp="649" pin="2"/><net_sink comp="487" pin=4"/></net>

<net id="659"><net_src comp="172" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="669"><net_src comp="578" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="674"><net_src comp="584" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="332" pin=25"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="531" pin=5"/></net>

<net id="683"><net_src comp="599" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="688"><net_src comp="308" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="693"><net_src comp="314" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="698"><net_src comp="614" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="487" pin=9"/></net>

<net id="703"><net_src comp="649" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="487" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v344 | {}
	Port: v345 | {}
	Port: v346 | {}
	Port: v113_0 | {17 18 }
	Port: v113_1 | {17 18 }
	Port: v113_2 | {17 18 }
	Port: v113_3 | {17 18 }
	Port: v113_4 | {17 18 }
	Port: v113_5 | {17 18 }
	Port: v113_6 | {17 18 }
	Port: v113_7 | {17 18 }
	Port: v113_8 | {17 18 }
	Port: v113_9 | {17 18 }
	Port: v113_10 | {17 18 }
	Port: v113_11 | {17 18 }
 - Input state : 
	Port: Self_attention : v107_0 | {2 3 }
	Port: Self_attention : v107_1 | {2 3 }
	Port: Self_attention : v107_2 | {2 3 }
	Port: Self_attention : v107_3 | {2 3 }
	Port: Self_attention : v107_4 | {2 3 }
	Port: Self_attention : v107_5 | {2 3 }
	Port: Self_attention : v107_6 | {2 3 }
	Port: Self_attention : v107_7 | {2 3 }
	Port: Self_attention : v107_8 | {2 3 }
	Port: Self_attention : v107_9 | {2 3 }
	Port: Self_attention : v107_10 | {2 3 }
	Port: Self_attention : v107_11 | {2 3 }
	Port: Self_attention : v108_0 | {2 3 }
	Port: Self_attention : v108_1 | {2 3 }
	Port: Self_attention : v108_2 | {2 3 }
	Port: Self_attention : v108_3 | {2 3 }
	Port: Self_attention : v108_4 | {2 3 }
	Port: Self_attention : v108_5 | {2 3 }
	Port: Self_attention : v108_6 | {2 3 }
	Port: Self_attention : v108_7 | {2 3 }
	Port: Self_attention : v108_8 | {2 3 }
	Port: Self_attention : v108_9 | {2 3 }
	Port: Self_attention : v108_10 | {2 3 }
	Port: Self_attention : v108_11 | {2 3 }
	Port: Self_attention : v109_0 | {2 3 }
	Port: Self_attention : v109_1 | {2 3 }
	Port: Self_attention : v109_2 | {2 3 }
	Port: Self_attention : v109_3 | {2 3 }
	Port: Self_attention : v109_4 | {2 3 }
	Port: Self_attention : v109_5 | {2 3 }
	Port: Self_attention : v109_6 | {2 3 }
	Port: Self_attention : v109_7 | {2 3 }
	Port: Self_attention : v109_8 | {2 3 }
	Port: Self_attention : v109_9 | {2 3 }
	Port: Self_attention : v109_10 | {2 3 }
	Port: Self_attention : v109_11 | {2 3 }
	Port: Self_attention : v344 | {6 7 }
	Port: Self_attention : v345 | {8 12 }
	Port: Self_attention : v346 | {15 16 }
  - Chain level:
	State 1
		store_ln206 : 1
	State 2
		icmp_ln206 : 1
		add_ln206 : 1
		br_ln206 : 2
		tmp : 1
		call_ln206 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		icmp_ln126 : 1
		add_ln126 : 1
		br_ln126 : 2
		zext_ln126 : 1
		inp_sumRow_addr : 2
		inp_sumRow_load : 3
	State 9
	State 10
		tmp_29 : 1
		tmp_30 : 1
		zext_ln129 : 2
		sub_ln129 : 3
		call_ln133 : 4
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |      grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_332      |    0    |  57.168 |   434   |   619   |
|          |  grp_Self_attention_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2_fu_421  |    0    |    0    |    24   |    83   |
|          |          grp_Self_attention_Pipeline_VITIS_LOOP_122_1_fu_429         |    0    |    0    |    4    |    22   |
|          |                  grp_gemm_systolic_array_attn_fu_434                 |    16   | 94.0128 |   3176  |   1587  |
|          |           grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_450          |    6    |  11.116 |   583   |   808   |
|   call   |          grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_464         |    3    |  11.116 |   526   |   757   |
|          | grp_Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_479 |    0    |    0    |    31   |    87   |
|          |                grp_Self_attention_Pipeline_l_j6_fu_487               |    9    |   7.94  |   718   |   1418  |
|          |                  grp_gemm_systolic_array_cont_fu_501                 |    16   | 86.0728 |   3067  |   1398  |
|          |        grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_517       |    3    |  11.116 |   473   |   761   |
|          |        grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_531       |    0    |  6.352  |    87   |   156   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                              grp_fu_705                              |    3    |    0    |   143   |   321   |
|          |                              grp_fu_709                              |    3    |    0    |   143   |   321   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                              grp_fu_716                              |    2    |    0    |   205   |   390   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                           add_ln206_fu_578                           |    0    |    0    |    0    |    13   |
|          |                           add_ln126_fu_599                           |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                           icmp_ln206_fu_572                          |    0    |    0    |    0    |    9    |
|          |                           icmp_ln126_fu_593                          |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                           sub_ln129_fu_649                           |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              tmp_fu_584                              |    0    |    0    |    0    |    0    |
|bitconcatenate|                             tmp_29_fu_629                            |    0    |    0    |    0    |    0    |
|          |                             tmp_30_fu_637                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                           zext_ln126_fu_605                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln129_fu_645                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                          trunc_ln126_fu_614                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                             tmp_s_fu_619                             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                              grp_fu_713                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                              grp_fu_720                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    61   | 284.894 |   9614  |   8786  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|     K_h     |    1   |    0   |    0   |    0   |
|    K_h_1    |    1   |    0   |    0   |    0   |
|    K_h_2    |    1   |    0   |    0   |    0   |
|    K_h_3    |    1   |    0   |    0   |    0   |
|     Q_h     |    1   |    0   |    0   |    0   |
|    Q_h_1    |    1   |    0   |    0   |    0   |
|    Q_h_2    |    1   |    0   |    0   |    0   |
|    Q_h_3    |    1   |    0   |    0   |    0   |
|     V_h     |    1   |    0   |    0   |    0   |
|    V_h_1    |    1   |    0   |    0   |    0   |
|    V_h_2    |    1   |    0   |    0   |    0   |
|    V_h_3    |    1   |    0   |    0   |    0   |
| acc_outp1_V |    0   |   48   |   14   |    0   |
|acc_outp1_V_1|    0   |   48   |   14   |    0   |
|acc_outp1_V_2|    0   |   48   |   14   |    0   |
|acc_outp1_V_3|    0   |   48   |   14   |    0   |
| acc_outp2_V |    2   |    0   |    0   |    0   |
|acc_outp2_V_1|    2   |    0   |    0   |    0   |
|acc_outp2_V_2|    2   |    0   |    0   |    0   |
|acc_outp2_V_3|    2   |    0   |    0   |    0   |
|  inp_sumRow |    0   |   32   |    6   |    0   |
|     v123    |    2   |    0   |    0   |    0   |
|    v123_1   |    2   |    0   |    0   |    0   |
|    v123_2   |    2   |    0   |    0   |    0   |
|    v123_3   |    2   |    0   |    0   |    0   |
|     v124    |    0   |    8   |    5   |    0   |
|    v124_1   |    0   |    8   |    5   |    0   |
|    v124_2   |    0   |    8   |    5   |    0   |
|    v124_3   |    0   |    8   |    5   |    0   |
|     v125    |    1   |    0   |    0   |    0   |
|    v125_1   |    1   |    0   |    0   |    0   |
|    v125_2   |    1   |    0   |    0   |    0   |
|    v125_3   |    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |   32   |   256  |   82   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln126_reg_680   |    4   |
|   add_ln206_reg_666   |    4   |
|       h_reg_656       |    4   |
|       i6_reg_320      |    4   |
|inp_sumRow_addr_reg_685|    4   |
|inp_sumRow_load_reg_690|   32   |
|   sub_ln129_reg_700   |    6   |
|      tmp_reg_671      |   10   |
|  trunc_ln126_reg_695  |    2   |
+-----------------------+--------+
|         Total         |   70   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                      grp_access_fu_314                     |  p0  |   2  |   4  |    8   ||    9    |
|                         i6_reg_320                         |  p0  |   2  |   4  |    8   ||    9    |
| grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_332 |  p25 |   2  |  10  |   20   ||    9    |
|           grp_Self_attention_Pipeline_l_j6_fu_487          |  p4  |   2  |   6  |   12   ||    9    |
|           grp_Self_attention_Pipeline_l_j6_fu_487          |  p9  |   2  |   2  |    4   ||    9    |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                           |      |      |      |   52   ||   7.94  ||    45   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   61   |   284  |  9614  |  8786  |    -   |
|   Memory  |   32   |    -   |    -   |   256  |   82   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   70   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   32   |   61   |   292  |  9940  |  8913  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
