
Alternative-3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800100  000006f0  00000784  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000006f0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000229  0080011c  0080011c  000007a0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000007a0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000007d0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b8  00000000  00000000  00000810  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000116d  00000000  00000000  000008c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b06  00000000  00000000  00001a35  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000057d  00000000  00000000  0000253b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000026c  00000000  00000000  00002ab8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000551  00000000  00000000  00002d24  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000008d7  00000000  00000000  00003275  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000b0  00000000  00000000  00003b4c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2e 00 	jmp	0x5c	; 0x5c <__ctors_end>
   4:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   8:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   c:	0c 94 62 02 	jmp	0x4c4	; 0x4c4 <__vector_3>
  10:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  14:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  18:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  1c:	0c 94 8e 02 	jmp	0x51c	; 0x51c <__vector_7>
  20:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  24:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  28:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  2c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  30:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  34:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  38:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  3c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  40:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  44:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  48:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  4c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  50:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  54:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  58:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_copy_data>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a0 e0       	ldi	r26, 0x00	; 0
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	e0 ef       	ldi	r30, 0xF0	; 240
  70:	f6 e0       	ldi	r31, 0x06	; 6
  72:	02 c0       	rjmp	.+4      	; 0x78 <__do_copy_data+0x10>
  74:	05 90       	lpm	r0, Z+
  76:	0d 92       	st	X+, r0
  78:	ac 31       	cpi	r26, 0x1C	; 28
  7a:	b1 07       	cpc	r27, r17
  7c:	d9 f7       	brne	.-10     	; 0x74 <__do_copy_data+0xc>

0000007e <__do_clear_bss>:
  7e:	23 e0       	ldi	r18, 0x03	; 3
  80:	ac e1       	ldi	r26, 0x1C	; 28
  82:	b1 e0       	ldi	r27, 0x01	; 1
  84:	01 c0       	rjmp	.+2      	; 0x88 <.do_clear_bss_start>

00000086 <.do_clear_bss_loop>:
  86:	1d 92       	st	X+, r1

00000088 <.do_clear_bss_start>:
  88:	a5 34       	cpi	r26, 0x45	; 69
  8a:	b2 07       	cpc	r27, r18
  8c:	e1 f7       	brne	.-8      	; 0x86 <.do_clear_bss_loop>
  8e:	0e 94 54 01 	call	0x2a8	; 0x2a8 <main>
  92:	0c 94 76 03 	jmp	0x6ec	; 0x6ec <_exit>

00000096 <__bad_interrupt>:
  96:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000009a <blink>:
}


void blink(int t){
	// Invert leds 
	LCDDR18 ^= 0x1;
  9a:	ee ef       	ldi	r30, 0xFE	; 254
  9c:	f0 e0       	ldi	r31, 0x00	; 0
  9e:	90 81       	ld	r25, Z
  a0:	81 e0       	ldi	r24, 0x01	; 1
  a2:	89 27       	eor	r24, r25
  a4:	80 83       	st	Z, r24
  a6:	08 95       	ret

000000a8 <LCDInit>:
mutex m = MUTEX_INIT;

void LCDInit(void){

	//Set drive time to 300 milliseconds and contrast control voltage to 3.35 V
	LCDCCR = (1 << LCDCC3) | (1 << LCDCC2) | (1 << LCDCC1) | (1 << LCDCC0);
  a8:	8f e0       	ldi	r24, 0x0F	; 15
  aa:	80 93 e7 00 	sts	0x00E7, r24	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7fc0e7>

	//Set external clock source, 1/3 bias, 1/4 duty cycle, 25 segments
	LCDCRB = (1 << LCDCS) | (1 << LCDMUX1) | (1 << LCDMUX0) | (1 << LCDPM2) | (1 << LCDPM1) | (1 << LCDPM0);
  ae:	87 eb       	ldi	r24, 0xB7	; 183
  b0:	80 93 e5 00 	sts	0x00E5, r24	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7fc0e5>

	

	//Set prescaler setting N=16 and clock divide settings D=8
	LCDFRR = (1 << LCDCD2) | (1 << LCDCD1) | (1 << LCDCD0);
  b4:	87 e0       	ldi	r24, 0x07	; 7
  b6:	80 93 e6 00 	sts	0x00E6, r24	; 0x8000e6 <__TEXT_REGION_LENGTH__+0x7fc0e6>

	

	//Enable low power waveform, no frame interrupt, no blanking, LCD enable
	LCDCRA = (1 << LCDAB) | (1 << LCDEN);
  ba:	80 ec       	ldi	r24, 0xC0	; 192
  bc:	80 93 e4 00 	sts	0x00E4, r24	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7fc0e4>
	
	// Activate the pull-up register for bit 7
	PORTB = (1<<PB7) | PORTB;
  c0:	85 b1       	in	r24, 0x05	; 5
  c2:	80 68       	ori	r24, 0x80	; 128
  c4:	85 b9       	out	0x05, r24	; 5
  c6:	08 95       	ret

000000c8 <writeChar>:

}

void writeChar(char ch, int pos){
  c8:	cf 93       	push	r28
  ca:	df 93       	push	r29
  cc:	cd b7       	in	r28, 0x3d	; 61
  ce:	de b7       	in	r29, 0x3e	; 62
  d0:	66 97       	sbiw	r28, 0x16	; 22
  d2:	0f b6       	in	r0, 0x3f	; 63
  d4:	f8 94       	cli
  d6:	de bf       	out	0x3e, r29	; 62
  d8:	0f be       	out	0x3f, r0	; 63
  da:	cd bf       	out	0x3d, r28	; 61
	if (pos < 0 || pos > 5){
  dc:	66 30       	cpi	r22, 0x06	; 6
  de:	71 05       	cpc	r23, r1
  e0:	08 f0       	brcs	.+2      	; 0xe4 <writeChar+0x1c>
  e2:	43 c0       	rjmp	.+134    	; 0x16a <writeChar+0xa2>

	//Initiate number to print;
	uint16_t num = 0x0;

	//Set SCC table to have the correct SCC values for the numbers 0-9 and a special character
	uint16_t tableSCC[11] = {0x1551, 0x0110, 0x1E11, 0x1B11, 0x0B50, 0x1B41, 0x1F41, 0x0111, 0x1F51, 0x0B51, 0xC028};
  e4:	96 e1       	ldi	r25, 0x16	; 22
  e6:	e6 e0       	ldi	r30, 0x06	; 6
  e8:	f1 e0       	ldi	r31, 0x01	; 1
  ea:	de 01       	movw	r26, r28
  ec:	11 96       	adiw	r26, 0x01	; 1
  ee:	01 90       	ld	r0, Z+
  f0:	0d 92       	st	X+, r0
  f2:	9a 95       	dec	r25
  f4:	e1 f7       	brne	.-8      	; 0xee <writeChar+0x26>

	//Check if the given character is in the interval 0-9 and set the right number value
	if (ch >= '0' && ch <= '9'){
  f6:	90 ed       	ldi	r25, 0xD0	; 208
  f8:	98 0f       	add	r25, r24
  fa:	9a 30       	cpi	r25, 0x0A	; 10
  fc:	70 f4       	brcc	.+28     	; 0x11a <writeChar+0x52>
		//Set the corresponding value from the table to the number
		num = tableSCC[ch - '0'];
  fe:	e8 2f       	mov	r30, r24
 100:	f0 e0       	ldi	r31, 0x00	; 0
 102:	f0 97       	sbiw	r30, 0x30	; 48
 104:	ee 0f       	add	r30, r30
 106:	ff 1f       	adc	r31, r31
 108:	81 e0       	ldi	r24, 0x01	; 1
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	8c 0f       	add	r24, r28
 10e:	9d 1f       	adc	r25, r29
 110:	e8 0f       	add	r30, r24
 112:	f9 1f       	adc	r31, r25
 114:	40 81       	ld	r20, Z
 116:	51 81       	ldd	r21, Z+1	; 0x01
 118:	02 c0       	rjmp	.+4      	; 0x11e <writeChar+0x56>
		} else {
		//Set the special character from the table to the number
		num = tableSCC[10];
 11a:	48 e2       	ldi	r20, 0x28	; 40
 11c:	50 ec       	ldi	r21, 0xC0	; 192
	}

	//Update the LCD address to the given position
	addrLCD += pos >> 1;
 11e:	fb 01       	movw	r30, r22
 120:	f5 95       	asr	r31
 122:	e7 95       	ror	r30
 124:	e4 51       	subi	r30, 0x14	; 20
 126:	ff 4f       	sbci	r31, 0xFF	; 255

	//Set the correct mask if the position is even or odd
	if (pos % 2 == 0){
 128:	db 01       	movw	r26, r22
 12a:	a1 70       	andi	r26, 0x01	; 1
 12c:	bb 27       	eor	r27, r27
 12e:	60 fd       	sbrc	r22, 0
 130:	02 c0       	rjmp	.+4      	; 0x136 <writeChar+0x6e>
		mask = 0xF0;
 132:	60 ef       	ldi	r22, 0xF0	; 240
 134:	01 c0       	rjmp	.+2      	; 0x138 <writeChar+0x70>
		} else {
		mask = 0x0F;
 136:	6f e0       	ldi	r22, 0x0F	; 15
	}

	//Place each of the four nibbles of the number on the LCD

	for (int i = 0; i < 4; i++){
 138:	20 e0       	ldi	r18, 0x00	; 0
 13a:	30 e0       	ldi	r19, 0x00	; 0
 13c:	13 c0       	rjmp	.+38     	; 0x164 <writeChar+0x9c>
		//Masking the smallest number to the current nibble
		nibbleNum = num & 0xF;
 13e:	84 2f       	mov	r24, r20
 140:	8f 70       	andi	r24, 0x0F	; 15
		//Remove the used nibble
		num = num >> 4;
 142:	52 95       	swap	r21
 144:	42 95       	swap	r20
 146:	4f 70       	andi	r20, 0x0F	; 15
 148:	45 27       	eor	r20, r21
 14a:	5f 70       	andi	r21, 0x0F	; 15
 14c:	45 27       	eor	r20, r21

		//Shift the nibble to the right position if the pos is odd
		if (pos % 2 != 0){
 14e:	10 97       	sbiw	r26, 0x00	; 0
 150:	11 f0       	breq	.+4      	; 0x156 <writeChar+0x8e>
			nibbleNum = nibbleNum << 4;
 152:	82 95       	swap	r24
 154:	80 7f       	andi	r24, 0xF0	; 240
		}

		//Write the current nibble to the LCD
		*addrLCD = (*addrLCD & mask) | nibbleNum;
 156:	90 81       	ld	r25, Z
 158:	96 23       	and	r25, r22
 15a:	89 2b       	or	r24, r25
 15c:	80 83       	st	Z, r24

		//Move to the next nibble sequence of the current digit on the LCD
		addrLCD += 5;
 15e:	35 96       	adiw	r30, 0x05	; 5
		mask = 0x0F;
	}

	//Place each of the four nibbles of the number on the LCD

	for (int i = 0; i < 4; i++){
 160:	2f 5f       	subi	r18, 0xFF	; 255
 162:	3f 4f       	sbci	r19, 0xFF	; 255
 164:	24 30       	cpi	r18, 0x04	; 4
 166:	31 05       	cpc	r19, r1
 168:	54 f3       	brlt	.-44     	; 0x13e <writeChar+0x76>
		*addrLCD = (*addrLCD & mask) | nibbleNum;

		//Move to the next nibble sequence of the current digit on the LCD
		addrLCD += 5;
	}
}
 16a:	66 96       	adiw	r28, 0x16	; 22
 16c:	0f b6       	in	r0, 0x3f	; 63
 16e:	f8 94       	cli
 170:	de bf       	out	0x3e, r29	; 62
 172:	0f be       	out	0x3f, r0	; 63
 174:	cd bf       	out	0x3d, r28	; 61
 176:	df 91       	pop	r29
 178:	cf 91       	pop	r28
 17a:	08 95       	ret

0000017c <is_prime>:

int is_prime(long i){
 17c:	cf 92       	push	r12
 17e:	df 92       	push	r13
 180:	ef 92       	push	r14
 182:	ff 92       	push	r15
 184:	cf 93       	push	r28
 186:	df 93       	push	r29
 188:	6b 01       	movw	r12, r22
 18a:	7c 01       	movw	r14, r24
	//Check if the given long has any prime factors
	for(int n = 2; n < i; n++){
 18c:	c2 e0       	ldi	r28, 0x02	; 2
 18e:	d0 e0       	ldi	r29, 0x00	; 0
 190:	09 c0       	rjmp	.+18     	; 0x1a4 <is_prime+0x28>
		if (i % n == 0){
 192:	c7 01       	movw	r24, r14
 194:	b6 01       	movw	r22, r12
 196:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <__divmodsi4>
 19a:	67 2b       	or	r22, r23
 19c:	68 2b       	or	r22, r24
 19e:	69 2b       	or	r22, r25
 1a0:	71 f0       	breq	.+28     	; 0x1be <is_prime+0x42>
	}
}

int is_prime(long i){
	//Check if the given long has any prime factors
	for(int n = 2; n < i; n++){
 1a2:	21 96       	adiw	r28, 0x01	; 1
 1a4:	9e 01       	movw	r18, r28
 1a6:	0d 2e       	mov	r0, r29
 1a8:	00 0c       	add	r0, r0
 1aa:	44 0b       	sbc	r20, r20
 1ac:	55 0b       	sbc	r21, r21
 1ae:	2c 15       	cp	r18, r12
 1b0:	3d 05       	cpc	r19, r13
 1b2:	4e 05       	cpc	r20, r14
 1b4:	5f 05       	cpc	r21, r15
 1b6:	6c f3       	brlt	.-38     	; 0x192 <is_prime+0x16>
		if (i % n == 0){
			return 0;
		}
	}
	return 1;
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	02 c0       	rjmp	.+4      	; 0x1c2 <is_prime+0x46>

int is_prime(long i){
	//Check if the given long has any prime factors
	for(int n = 2; n < i; n++){
		if (i % n == 0){
			return 0;
 1be:	80 e0       	ldi	r24, 0x00	; 0
 1c0:	90 e0       	ldi	r25, 0x00	; 0
		}
	}
	return 1;
}
 1c2:	df 91       	pop	r29
 1c4:	cf 91       	pop	r28
 1c6:	ff 90       	pop	r15
 1c8:	ef 90       	pop	r14
 1ca:	df 90       	pop	r13
 1cc:	cf 90       	pop	r12
 1ce:	08 95       	ret

000001d0 <printAt>:

void printAt(long num, int pos) {
 1d0:	8f 92       	push	r8
 1d2:	9f 92       	push	r9
 1d4:	af 92       	push	r10
 1d6:	bf 92       	push	r11
 1d8:	cf 92       	push	r12
 1da:	df 92       	push	r13
 1dc:	ef 92       	push	r14
 1de:	ff 92       	push	r15
 1e0:	cf 93       	push	r28
 1e2:	df 93       	push	r29
 1e4:	4b 01       	movw	r8, r22
 1e6:	5c 01       	movw	r10, r24
 1e8:	ea 01       	movw	r28, r20
	lock(&m);
 1ea:	8c e1       	ldi	r24, 0x1C	; 28
 1ec:	91 e0       	ldi	r25, 0x01	; 1
 1ee:	0e 94 b8 02 	call	0x570	; 0x570 <lock>
	int pp = pos;
	writeChar( (num % 100) / 10 + '0', pp);
 1f2:	c5 01       	movw	r24, r10
 1f4:	b4 01       	movw	r22, r8
 1f6:	24 e6       	ldi	r18, 0x64	; 100
 1f8:	30 e0       	ldi	r19, 0x00	; 0
 1fa:	40 e0       	ldi	r20, 0x00	; 0
 1fc:	50 e0       	ldi	r21, 0x00	; 0
 1fe:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <__divmodsi4>
 202:	0f 2e       	mov	r0, r31
 204:	fa e0       	ldi	r31, 0x0A	; 10
 206:	cf 2e       	mov	r12, r31
 208:	d1 2c       	mov	r13, r1
 20a:	e1 2c       	mov	r14, r1
 20c:	f1 2c       	mov	r15, r1
 20e:	f0 2d       	mov	r31, r0
 210:	a7 01       	movw	r20, r14
 212:	96 01       	movw	r18, r12
 214:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <__divmodsi4>
 218:	be 01       	movw	r22, r28
 21a:	80 e3       	ldi	r24, 0x30	; 48
 21c:	82 0f       	add	r24, r18
 21e:	0e 94 64 00 	call	0xc8	; 0xc8 <writeChar>
	pp++;
 222:	21 96       	adiw	r28, 0x01	; 1
	writeChar( num % 10 + '0', pp);
 224:	c5 01       	movw	r24, r10
 226:	b4 01       	movw	r22, r8
 228:	a7 01       	movw	r20, r14
 22a:	96 01       	movw	r18, r12
 22c:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <__divmodsi4>
 230:	86 2f       	mov	r24, r22
 232:	be 01       	movw	r22, r28
 234:	80 5d       	subi	r24, 0xD0	; 208
 236:	0e 94 64 00 	call	0xc8	; 0xc8 <writeChar>
	unlock(&m);
 23a:	8c e1       	ldi	r24, 0x1C	; 28
 23c:	91 e0       	ldi	r25, 0x01	; 1
 23e:	0e 94 d5 02 	call	0x5aa	; 0x5aa <unlock>
}
 242:	df 91       	pop	r29
 244:	cf 91       	pop	r28
 246:	ff 90       	pop	r15
 248:	ef 90       	pop	r14
 24a:	df 90       	pop	r13
 24c:	cf 90       	pop	r12
 24e:	bf 90       	pop	r11
 250:	af 90       	pop	r10
 252:	9f 90       	pop	r9
 254:	8f 90       	pop	r8
 256:	08 95       	ret

00000258 <button>:
			printAt(n, pos);
		}
	}
}

void button(int pos){
 258:	ac 01       	movw	r20, r24
	//Print counter
	count++;
 25a:	60 91 00 01 	lds	r22, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 25e:	70 91 01 01 	lds	r23, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 262:	6f 5f       	subi	r22, 0xFF	; 255
 264:	7f 4f       	sbci	r23, 0xFF	; 255
 266:	70 93 01 01 	sts	0x0101, r23	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 26a:	60 93 00 01 	sts	0x0100, r22	; 0x800100 <__DATA_REGION_ORIGIN__>
	printAt(count, pos);
 26e:	07 2e       	mov	r0, r23
 270:	00 0c       	add	r0, r0
 272:	88 0b       	sbc	r24, r24
 274:	99 0b       	sbc	r25, r25
 276:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <printAt>
 27a:	08 95       	ret

0000027c <computePrimes>:
	unlock(&m);
}



void computePrimes(int pos) {
 27c:	ec 01       	movw	r28, r24
	long n;

	for(n = 1; ; n++) {
 27e:	c1 2c       	mov	r12, r1
 280:	d1 2c       	mov	r13, r1
 282:	76 01       	movw	r14, r12
 284:	c3 94       	inc	r12
		if (is_prime(n)) {
 286:	c7 01       	movw	r24, r14
 288:	b6 01       	movw	r22, r12
 28a:	0e 94 be 00 	call	0x17c	; 0x17c <is_prime>
 28e:	89 2b       	or	r24, r25
 290:	29 f0       	breq	.+10     	; 0x29c <computePrimes+0x20>
			printAt(n, pos);
 292:	ae 01       	movw	r20, r28
 294:	c7 01       	movw	r24, r14
 296:	b6 01       	movw	r22, r12
 298:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <printAt>


void computePrimes(int pos) {
	long n;

	for(n = 1; ; n++) {
 29c:	8f ef       	ldi	r24, 0xFF	; 255
 29e:	c8 1a       	sub	r12, r24
 2a0:	d8 0a       	sbc	r13, r24
 2a2:	e8 0a       	sbc	r14, r24
 2a4:	f8 0a       	sbc	r15, r24
		if (is_prime(n)) {
			printAt(n, pos);
		}
	}
 2a6:	ef cf       	rjmp	.-34     	; 0x286 <computePrimes+0xa>

000002a8 <main>:
}


int main(void)
{
	CLKPR = 0x80;  
 2a8:	e1 e6       	ldi	r30, 0x61	; 97
 2aa:	f0 e0       	ldi	r31, 0x00	; 0
 2ac:	80 e8       	ldi	r24, 0x80	; 128
 2ae:	80 83       	st	Z, r24
	CLKPR = 0x00;
 2b0:	10 82       	st	Z, r1

	LCDInit();
 2b2:	0e 94 54 00 	call	0xa8	; 0xa8 <LCDInit>
	
	spawn(button, 3);
 2b6:	63 e0       	ldi	r22, 0x03	; 3
 2b8:	70 e0       	ldi	r23, 0x00	; 0
 2ba:	8c e2       	ldi	r24, 0x2C	; 44
 2bc:	91 e0       	ldi	r25, 0x01	; 1
 2be:	0e 94 f5 01 	call	0x3ea	; 0x3ea <spawn>
	spawn(blink, 0);
 2c2:	60 e0       	ldi	r22, 0x00	; 0
 2c4:	70 e0       	ldi	r23, 0x00	; 0
 2c6:	8d e4       	ldi	r24, 0x4D	; 77
 2c8:	90 e0       	ldi	r25, 0x00	; 0
 2ca:	0e 94 f5 01 	call	0x3ea	; 0x3ea <spawn>
	computePrimes(0);
 2ce:	80 e0       	ldi	r24, 0x00	; 0
 2d0:	90 e0       	ldi	r25, 0x00	; 0
 2d2:	0e 94 3e 01 	call	0x27c	; 0x27c <computePrimes>

000002d6 <initialize>:

int initialized = 0;

static void initialize(void) {
    int i;
    for (i=0; i<NTHREADS-1; i++){
 2d6:	80 e0       	ldi	r24, 0x00	; 0
 2d8:	90 e0       	ldi	r25, 0x00	; 0
 2da:	15 c0       	rjmp	.+42     	; 0x306 <initialize+0x30>
        threads[i].next = &threads[i+1];
 2dc:	ac 01       	movw	r20, r24
 2de:	4f 5f       	subi	r20, 0xFF	; 255
 2e0:	5f 4f       	sbci	r21, 0xFF	; 255
 2e2:	6d e6       	ldi	r22, 0x6D	; 109
 2e4:	64 9f       	mul	r22, r20
 2e6:	90 01       	movw	r18, r0
 2e8:	65 9f       	mul	r22, r21
 2ea:	30 0d       	add	r19, r0
 2ec:	11 24       	eor	r1, r1
 2ee:	2f 56       	subi	r18, 0x6F	; 111
 2f0:	3e 4f       	sbci	r19, 0xFE	; 254
 2f2:	68 9f       	mul	r22, r24
 2f4:	f0 01       	movw	r30, r0
 2f6:	69 9f       	mul	r22, r25
 2f8:	f0 0d       	add	r31, r0
 2fa:	11 24       	eor	r1, r1
 2fc:	ef 56       	subi	r30, 0x6F	; 111
 2fe:	fe 4f       	sbci	r31, 0xFE	; 254
 300:	35 83       	std	Z+5, r19	; 0x05
 302:	24 83       	std	Z+4, r18	; 0x04

int initialized = 0;

static void initialize(void) {
    int i;
    for (i=0; i<NTHREADS-1; i++){
 304:	ca 01       	movw	r24, r20
 306:	83 30       	cpi	r24, 0x03	; 3
 308:	91 05       	cpc	r25, r1
 30a:	44 f3       	brlt	.-48     	; 0x2dc <initialize+0x6>
        threads[i].next = &threads[i+1];
	}
    threads[NTHREADS-1].next = NULL;
 30c:	10 92 dd 02 	sts	0x02DD, r1	; 0x8002dd <threads+0x14c>
 310:	10 92 dc 02 	sts	0x02DC, r1	; 0x8002dc <threads+0x14b>


    initialized = 1;
 314:	81 e0       	ldi	r24, 0x01	; 1
 316:	90 e0       	ldi	r25, 0x00	; 0
 318:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <initialized+0x1>
 31c:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <initialized>
	
	// Initialize for butterfly joystick
	EIMSK = (1<<PCIE1) | EIMSK;
 320:	8d b3       	in	r24, 0x1d	; 29
 322:	80 68       	ori	r24, 0x80	; 128
 324:	8d bb       	out	0x1d, r24	; 29
	PCMSK1 = (1<<PCINT15) | PCMSK1;
 326:	ec e6       	ldi	r30, 0x6C	; 108
 328:	f0 e0       	ldi	r31, 0x00	; 0
 32a:	80 81       	ld	r24, Z
 32c:	80 68       	ori	r24, 0x80	; 128
 32e:	80 83       	st	Z, r24
	PORTB = (1<<PB7) | PORTB;
 330:	85 b1       	in	r24, 0x05	; 5
 332:	80 68       	ori	r24, 0x80	; 128
 334:	85 b9       	out	0x05, r24	; 5
	
	// Initialize for timer 
	
	// Enable timer output compare A interrupts 
	TIMSK1 = (1<<OCIE1A) | TIMSK1;
 336:	ef e6       	ldi	r30, 0x6F	; 111
 338:	f0 e0       	ldi	r31, 0x00	; 0
 33a:	80 81       	ld	r24, Z
 33c:	82 60       	ori	r24, 0x02	; 2
 33e:	80 83       	st	Z, r24
	// Turn on OC1A compare match
	TCCR1A = (1<<COM1A0) | (1<<COM1A1) | TCCR1A;
 340:	e0 e8       	ldi	r30, 0x80	; 128
 342:	f0 e0       	ldi	r31, 0x00	; 0
 344:	80 81       	ld	r24, Z
 346:	80 6c       	ori	r24, 0xC0	; 192
 348:	80 83       	st	Z, r24
	// Set timer to clear on timer compare (CTC) and timer prescaling factor 1024 
	TCCR1B = (1<<WGM12) | (1<<CS12) | (1<<CS10) | TCCR1B;
 34a:	e1 e8       	ldi	r30, 0x81	; 129
 34c:	f0 e0       	ldi	r31, 0x00	; 0
 34e:	80 81       	ld	r24, Z
 350:	8d 60       	ori	r24, 0x0D	; 13
 352:	80 83       	st	Z, r24
	
	// 20 intervals of 50 ms per second 
	// 1 second = 8 000 000 / 1024 = 7812.5 
	// 1 second divided by 2 intervals = 7812.5/2 = 3906,25 = 0xF42
	OCR1A = 0xF42;	
 354:	82 e4       	ldi	r24, 0x42	; 66
 356:	9f e0       	ldi	r25, 0x0F	; 15
 358:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7fc089>
 35c:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7fc088>
	TCNT1 = 0x0;
 360:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7fc085>
 364:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7fc084>
 368:	08 95       	ret

0000036a <enqueue>:
	
}

static void enqueue(thread p, thread *queue) {
    p->next = NULL;
 36a:	fc 01       	movw	r30, r24
 36c:	15 82       	std	Z+5, r1	; 0x05
 36e:	14 82       	std	Z+4, r1	; 0x04
    if (*queue == NULL) {
 370:	fb 01       	movw	r30, r22
 372:	20 81       	ld	r18, Z
 374:	31 81       	ldd	r19, Z+1	; 0x01
 376:	21 15       	cp	r18, r1
 378:	31 05       	cpc	r19, r1
 37a:	19 f4       	brne	.+6      	; 0x382 <enqueue+0x18>
        *queue = p;
 37c:	91 83       	std	Z+1, r25	; 0x01
 37e:	80 83       	st	Z, r24
 380:	08 95       	ret
    } else {
        thread q = *queue;
		p->next = q;
 382:	fc 01       	movw	r30, r24
 384:	35 83       	std	Z+5, r19	; 0x05
 386:	24 83       	std	Z+4, r18	; 0x04
        *queue = p;
 388:	fb 01       	movw	r30, r22
 38a:	91 83       	std	Z+1, r25	; 0x01
 38c:	80 83       	st	Z, r24
 38e:	08 95       	ret

00000390 <dequeue>:
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 390:	dc 01       	movw	r26, r24
 392:	ed 91       	ld	r30, X+
 394:	fc 91       	ld	r31, X
 396:	11 97       	sbiw	r26, 0x01	; 1
    if (*queue) {
 398:	30 97       	sbiw	r30, 0x00	; 0
 39a:	09 f4       	brne	.+2      	; 0x39e <dequeue+0xe>
 39c:	ff cf       	rjmp	.-2      	; 0x39c <dequeue+0xc>
        *queue = (*queue)->next;
 39e:	24 81       	ldd	r18, Z+4	; 0x04
 3a0:	35 81       	ldd	r19, Z+5	; 0x05
 3a2:	2d 93       	st	X+, r18
 3a4:	3c 93       	st	X, r19
    } else {
        // Empty queue, kernel panic!!!
        while (1) ;  // not much else to do...
    }
    return p;
}
 3a6:	cf 01       	movw	r24, r30
 3a8:	08 95       	ret

000003aa <dispatch>:

static void dispatch(thread next) {
 3aa:	cf 93       	push	r28
 3ac:	df 93       	push	r29
 3ae:	00 d0       	rcall	.+0      	; 0x3b0 <dispatch+0x6>
 3b0:	cd b7       	in	r28, 0x3d	; 61
 3b2:	de b7       	in	r29, 0x3e	; 62
 3b4:	9a 83       	std	Y+2, r25	; 0x02
 3b6:	89 83       	std	Y+1, r24	; 0x01
    if (setjmp(current->context) == 0) {
 3b8:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <current>
 3bc:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <current+0x1>
 3c0:	06 96       	adiw	r24, 0x06	; 6
 3c2:	0e 94 35 03 	call	0x66a	; 0x66a <setjmp>
 3c6:	89 2b       	or	r24, r25
 3c8:	59 f4       	brne	.+22     	; 0x3e0 <dispatch+0x36>
        current = next;
 3ca:	89 81       	ldd	r24, Y+1	; 0x01
 3cc:	9a 81       	ldd	r25, Y+2	; 0x02
 3ce:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <current+0x1>
 3d2:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <current>
        longjmp(next->context,1);
 3d6:	61 e0       	ldi	r22, 0x01	; 1
 3d8:	70 e0       	ldi	r23, 0x00	; 0
 3da:	06 96       	adiw	r24, 0x06	; 6
 3dc:	0e 94 55 03 	call	0x6aa	; 0x6aa <longjmp>
    }
}
 3e0:	0f 90       	pop	r0
 3e2:	0f 90       	pop	r0
 3e4:	df 91       	pop	r29
 3e6:	cf 91       	pop	r28
 3e8:	08 95       	ret

000003ea <spawn>:

void spawn(void (* function)(int), int arg) {
 3ea:	ef 92       	push	r14
 3ec:	ff 92       	push	r15
 3ee:	0f 93       	push	r16
 3f0:	1f 93       	push	r17
 3f2:	cf 93       	push	r28
 3f4:	df 93       	push	r29
 3f6:	00 d0       	rcall	.+0      	; 0x3f8 <spawn+0xe>
 3f8:	cd b7       	in	r28, 0x3d	; 61
 3fa:	de b7       	in	r29, 0x3e	; 62
 3fc:	7c 01       	movw	r14, r24
 3fe:	8b 01       	movw	r16, r22
    thread newp;

    DISABLE();
 400:	f8 94       	cli
    if (!initialized) initialize();
 402:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <initialized>
 406:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <initialized+0x1>
 40a:	89 2b       	or	r24, r25
 40c:	11 f4       	brne	.+4      	; 0x412 <__DATA_REGION_LENGTH__+0x12>
 40e:	0e 94 6b 01 	call	0x2d6	; 0x2d6 <initialize>
	enqueue(current, &readyQ);
 412:	62 e2       	ldi	r22, 0x22	; 34
 414:	71 e0       	ldi	r23, 0x01	; 1
 416:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <current>
 41a:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <current+0x1>
 41e:	0e 94 b5 01 	call	0x36a	; 0x36a <enqueue>

    newp = dequeue(&freeQ);
 422:	84 e0       	ldi	r24, 0x04	; 4
 424:	91 e0       	ldi	r25, 0x01	; 1
 426:	0e 94 c8 01 	call	0x390	; 0x390 <dequeue>
 42a:	9a 83       	std	Y+2, r25	; 0x02
 42c:	89 83       	std	Y+1, r24	; 0x01
    newp->function = function;
 42e:	fc 01       	movw	r30, r24
 430:	f1 82       	std	Z+1, r15	; 0x01
 432:	e0 82       	st	Z, r14
    newp->arg = arg;
 434:	13 83       	std	Z+3, r17	; 0x03
 436:	02 83       	std	Z+2, r16	; 0x02
    newp->next = NULL;
 438:	15 82       	std	Z+5, r1	; 0x05
 43a:	14 82       	std	Z+4, r1	; 0x04
    if (setjmp(newp->context) == 1) {
 43c:	06 96       	adiw	r24, 0x06	; 6
 43e:	0e 94 35 03 	call	0x66a	; 0x66a <setjmp>
 442:	01 97       	sbiw	r24, 0x01	; 1
 444:	e1 f4       	brne	.+56     	; 0x47e <__DATA_REGION_LENGTH__+0x7e>
        ENABLE();
 446:	78 94       	sei
        current->function(current->arg);
 448:	a0 91 02 01 	lds	r26, 0x0102	; 0x800102 <current>
 44c:	b0 91 03 01 	lds	r27, 0x0103	; 0x800103 <current+0x1>
 450:	ed 91       	ld	r30, X+
 452:	fc 91       	ld	r31, X
 454:	11 97       	sbiw	r26, 0x01	; 1
 456:	12 96       	adiw	r26, 0x02	; 2
 458:	8d 91       	ld	r24, X+
 45a:	9c 91       	ld	r25, X
 45c:	13 97       	sbiw	r26, 0x03	; 3
 45e:	09 95       	icall
        DISABLE();
 460:	f8 94       	cli
        enqueue(current, &freeQ);
 462:	64 e0       	ldi	r22, 0x04	; 4
 464:	71 e0       	ldi	r23, 0x01	; 1
 466:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <current>
 46a:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <current+0x1>
 46e:	0e 94 b5 01 	call	0x36a	; 0x36a <enqueue>
        dispatch(dequeue(&readyQ));
 472:	82 e2       	ldi	r24, 0x22	; 34
 474:	91 e0       	ldi	r25, 0x01	; 1
 476:	0e 94 c8 01 	call	0x390	; 0x390 <dequeue>
 47a:	0e 94 d5 01 	call	0x3aa	; 0x3aa <dispatch>
    }
    SETSTACK(&newp->context, &newp->stack);
 47e:	e9 81       	ldd	r30, Y+1	; 0x01
 480:	fa 81       	ldd	r31, Y+2	; 0x02
 482:	36 96       	adiw	r30, 0x06	; 6
 484:	89 81       	ldd	r24, Y+1	; 0x01
 486:	9a 81       	ldd	r25, Y+2	; 0x02
 488:	87 59       	subi	r24, 0x97	; 151
 48a:	9f 4f       	sbci	r25, 0xFF	; 255
 48c:	91 8b       	std	Z+17, r25	; 0x11
 48e:	80 8b       	std	Z+16, r24	; 0x10
 490:	e9 81       	ldd	r30, Y+1	; 0x01
 492:	fa 81       	ldd	r31, Y+2	; 0x02
 494:	91 8f       	std	Z+25, r25	; 0x19
 496:	80 8f       	std	Z+24, r24	; 0x18

	enqueue(current, &readyQ);
 498:	62 e2       	ldi	r22, 0x22	; 34
 49a:	71 e0       	ldi	r23, 0x01	; 1
 49c:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <current>
 4a0:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <current+0x1>
 4a4:	0e 94 b5 01 	call	0x36a	; 0x36a <enqueue>
    dispatch(newp);
 4a8:	89 81       	ldd	r24, Y+1	; 0x01
 4aa:	9a 81       	ldd	r25, Y+2	; 0x02
 4ac:	0e 94 d5 01 	call	0x3aa	; 0x3aa <dispatch>
	ENABLE();
 4b0:	78 94       	sei
	
}
 4b2:	0f 90       	pop	r0
 4b4:	0f 90       	pop	r0
 4b6:	df 91       	pop	r29
 4b8:	cf 91       	pop	r28
 4ba:	1f 91       	pop	r17
 4bc:	0f 91       	pop	r16
 4be:	ff 90       	pop	r15
 4c0:	ef 90       	pop	r14
 4c2:	08 95       	ret

000004c4 <__vector_3>:

ISR(PCINT1_vect){
 4c4:	1f 92       	push	r1
 4c6:	0f 92       	push	r0
 4c8:	0f b6       	in	r0, 0x3f	; 63
 4ca:	0f 92       	push	r0
 4cc:	11 24       	eor	r1, r1
 4ce:	2f 93       	push	r18
 4d0:	3f 93       	push	r19
 4d2:	4f 93       	push	r20
 4d4:	5f 93       	push	r21
 4d6:	6f 93       	push	r22
 4d8:	7f 93       	push	r23
 4da:	8f 93       	push	r24
 4dc:	9f 93       	push	r25
 4de:	af 93       	push	r26
 4e0:	bf 93       	push	r27
 4e2:	ef 93       	push	r30
 4e4:	ff 93       	push	r31
	//Only spawn on the ricing edge
	if (( PINB & 1<<PB7) == 0){
 4e6:	1f 99       	sbic	0x03, 7	; 3
 4e8:	08 c0       	rjmp	.+16     	; 0x4fa <__vector_3+0x36>
		DISABLE();
 4ea:	f8 94       	cli
		
		spawn(button, 3);
 4ec:	63 e0       	ldi	r22, 0x03	; 3
 4ee:	70 e0       	ldi	r23, 0x00	; 0
 4f0:	8c e2       	ldi	r24, 0x2C	; 44
 4f2:	91 e0       	ldi	r25, 0x01	; 1
 4f4:	0e 94 f5 01 	call	0x3ea	; 0x3ea <spawn>
		
		ENABLE();
 4f8:	78 94       	sei
	}
}
 4fa:	ff 91       	pop	r31
 4fc:	ef 91       	pop	r30
 4fe:	bf 91       	pop	r27
 500:	af 91       	pop	r26
 502:	9f 91       	pop	r25
 504:	8f 91       	pop	r24
 506:	7f 91       	pop	r23
 508:	6f 91       	pop	r22
 50a:	5f 91       	pop	r21
 50c:	4f 91       	pop	r20
 50e:	3f 91       	pop	r19
 510:	2f 91       	pop	r18
 512:	0f 90       	pop	r0
 514:	0f be       	out	0x3f, r0	; 63
 516:	0f 90       	pop	r0
 518:	1f 90       	pop	r1
 51a:	18 95       	reti

0000051c <__vector_7>:

ISR(TIMER1_COMPA_vect){
 51c:	1f 92       	push	r1
 51e:	0f 92       	push	r0
 520:	0f b6       	in	r0, 0x3f	; 63
 522:	0f 92       	push	r0
 524:	11 24       	eor	r1, r1
 526:	2f 93       	push	r18
 528:	3f 93       	push	r19
 52a:	4f 93       	push	r20
 52c:	5f 93       	push	r21
 52e:	6f 93       	push	r22
 530:	7f 93       	push	r23
 532:	8f 93       	push	r24
 534:	9f 93       	push	r25
 536:	af 93       	push	r26
 538:	bf 93       	push	r27
 53a:	ef 93       	push	r30
 53c:	ff 93       	push	r31
	DISABLE();
 53e:	f8 94       	cli
	//enqueue(current, &readyQ);
	spawn(blink, 0);
 540:	60 e0       	ldi	r22, 0x00	; 0
 542:	70 e0       	ldi	r23, 0x00	; 0
 544:	8d e4       	ldi	r24, 0x4D	; 77
 546:	90 e0       	ldi	r25, 0x00	; 0
 548:	0e 94 f5 01 	call	0x3ea	; 0x3ea <spawn>
	//dispatch(dequeue(&readyQ));
	ENABLE();
 54c:	78 94       	sei
}
 54e:	ff 91       	pop	r31
 550:	ef 91       	pop	r30
 552:	bf 91       	pop	r27
 554:	af 91       	pop	r26
 556:	9f 91       	pop	r25
 558:	8f 91       	pop	r24
 55a:	7f 91       	pop	r23
 55c:	6f 91       	pop	r22
 55e:	5f 91       	pop	r21
 560:	4f 91       	pop	r20
 562:	3f 91       	pop	r19
 564:	2f 91       	pop	r18
 566:	0f 90       	pop	r0
 568:	0f be       	out	0x3f, r0	; 63
 56a:	0f 90       	pop	r0
 56c:	1f 90       	pop	r1
 56e:	18 95       	reti

00000570 <lock>:

void lock(mutex *m) {
	DISABLE();
 570:	f8 94       	cli
	//if the mutex is locked, add the thread to the wait queue and change to the next thread in the ready queue
	if (m->locked){
 572:	fc 01       	movw	r30, r24
 574:	20 81       	ld	r18, Z
 576:	31 81       	ldd	r19, Z+1	; 0x01
 578:	23 2b       	or	r18, r19
 57a:	81 f0       	breq	.+32     	; 0x59c <lock+0x2c>
		enqueue(current, &(m->waitQ));
 57c:	bc 01       	movw	r22, r24
 57e:	6e 5f       	subi	r22, 0xFE	; 254
 580:	7f 4f       	sbci	r23, 0xFF	; 255
 582:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <current>
 586:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <current+0x1>
 58a:	0e 94 b5 01 	call	0x36a	; 0x36a <enqueue>
		dispatch(dequeue(&readyQ));
 58e:	82 e2       	ldi	r24, 0x22	; 34
 590:	91 e0       	ldi	r25, 0x01	; 1
 592:	0e 94 c8 01 	call	0x390	; 0x390 <dequeue>
 596:	0e 94 d5 01 	call	0x3aa	; 0x3aa <dispatch>
 59a:	05 c0       	rjmp	.+10     	; 0x5a6 <lock+0x36>
	}
	//If the mutex isn't locked, lock it, and add the current thread to the ready queue
	else {
		//enqueue (current, &readyQ);
		m->locked = 1;
 59c:	21 e0       	ldi	r18, 0x01	; 1
 59e:	30 e0       	ldi	r19, 0x00	; 0
 5a0:	fc 01       	movw	r30, r24
 5a2:	31 83       	std	Z+1, r19	; 0x01
 5a4:	20 83       	st	Z, r18
	}
	ENABLE();
 5a6:	78 94       	sei
 5a8:	08 95       	ret

000005aa <unlock>:
}

void unlock(mutex *m) {
 5aa:	cf 93       	push	r28
 5ac:	df 93       	push	r29
	DISABLE();
 5ae:	f8 94       	cli
	//If the wait queue isn't empty, add the current thread to the ready queue
	if (m->waitQ != NULL){
 5b0:	fc 01       	movw	r30, r24
 5b2:	22 81       	ldd	r18, Z+2	; 0x02
 5b4:	33 81       	ldd	r19, Z+3	; 0x03
 5b6:	23 2b       	or	r18, r19
 5b8:	81 f0       	breq	.+32     	; 0x5da <unlock+0x30>
 5ba:	ec 01       	movw	r28, r24
		enqueue(current, &readyQ);
 5bc:	62 e2       	ldi	r22, 0x22	; 34
 5be:	71 e0       	ldi	r23, 0x01	; 1
 5c0:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <current>
 5c4:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <current+0x1>
 5c8:	0e 94 b5 01 	call	0x36a	; 0x36a <enqueue>
		dispatch(dequeue(&(m->waitQ)));
 5cc:	ce 01       	movw	r24, r28
 5ce:	02 96       	adiw	r24, 0x02	; 2
 5d0:	0e 94 c8 01 	call	0x390	; 0x390 <dequeue>
 5d4:	0e 94 d5 01 	call	0x3aa	; 0x3aa <dispatch>
 5d8:	03 c0       	rjmp	.+6      	; 0x5e0 <unlock+0x36>
		} else {
		m->locked = 0;
 5da:	fc 01       	movw	r30, r24
 5dc:	11 82       	std	Z+1, r1	; 0x01
 5de:	10 82       	st	Z, r1
	}
	//Go to the next thread in the ready queue
	
	ENABLE();
 5e0:	78 94       	sei
 5e2:	df 91       	pop	r29
 5e4:	cf 91       	pop	r28
 5e6:	08 95       	ret

000005e8 <__divmodsi4>:
 5e8:	05 2e       	mov	r0, r21
 5ea:	97 fb       	bst	r25, 7
 5ec:	1e f4       	brtc	.+6      	; 0x5f4 <__divmodsi4+0xc>
 5ee:	00 94       	com	r0
 5f0:	0e 94 0b 03 	call	0x616	; 0x616 <__negsi2>
 5f4:	57 fd       	sbrc	r21, 7
 5f6:	07 d0       	rcall	.+14     	; 0x606 <__divmodsi4_neg2>
 5f8:	0e 94 13 03 	call	0x626	; 0x626 <__udivmodsi4>
 5fc:	07 fc       	sbrc	r0, 7
 5fe:	03 d0       	rcall	.+6      	; 0x606 <__divmodsi4_neg2>
 600:	4e f4       	brtc	.+18     	; 0x614 <__divmodsi4_exit>
 602:	0c 94 0b 03 	jmp	0x616	; 0x616 <__negsi2>

00000606 <__divmodsi4_neg2>:
 606:	50 95       	com	r21
 608:	40 95       	com	r20
 60a:	30 95       	com	r19
 60c:	21 95       	neg	r18
 60e:	3f 4f       	sbci	r19, 0xFF	; 255
 610:	4f 4f       	sbci	r20, 0xFF	; 255
 612:	5f 4f       	sbci	r21, 0xFF	; 255

00000614 <__divmodsi4_exit>:
 614:	08 95       	ret

00000616 <__negsi2>:
 616:	90 95       	com	r25
 618:	80 95       	com	r24
 61a:	70 95       	com	r23
 61c:	61 95       	neg	r22
 61e:	7f 4f       	sbci	r23, 0xFF	; 255
 620:	8f 4f       	sbci	r24, 0xFF	; 255
 622:	9f 4f       	sbci	r25, 0xFF	; 255
 624:	08 95       	ret

00000626 <__udivmodsi4>:
 626:	a1 e2       	ldi	r26, 0x21	; 33
 628:	1a 2e       	mov	r1, r26
 62a:	aa 1b       	sub	r26, r26
 62c:	bb 1b       	sub	r27, r27
 62e:	fd 01       	movw	r30, r26
 630:	0d c0       	rjmp	.+26     	; 0x64c <__udivmodsi4_ep>

00000632 <__udivmodsi4_loop>:
 632:	aa 1f       	adc	r26, r26
 634:	bb 1f       	adc	r27, r27
 636:	ee 1f       	adc	r30, r30
 638:	ff 1f       	adc	r31, r31
 63a:	a2 17       	cp	r26, r18
 63c:	b3 07       	cpc	r27, r19
 63e:	e4 07       	cpc	r30, r20
 640:	f5 07       	cpc	r31, r21
 642:	20 f0       	brcs	.+8      	; 0x64c <__udivmodsi4_ep>
 644:	a2 1b       	sub	r26, r18
 646:	b3 0b       	sbc	r27, r19
 648:	e4 0b       	sbc	r30, r20
 64a:	f5 0b       	sbc	r31, r21

0000064c <__udivmodsi4_ep>:
 64c:	66 1f       	adc	r22, r22
 64e:	77 1f       	adc	r23, r23
 650:	88 1f       	adc	r24, r24
 652:	99 1f       	adc	r25, r25
 654:	1a 94       	dec	r1
 656:	69 f7       	brne	.-38     	; 0x632 <__udivmodsi4_loop>
 658:	60 95       	com	r22
 65a:	70 95       	com	r23
 65c:	80 95       	com	r24
 65e:	90 95       	com	r25
 660:	9b 01       	movw	r18, r22
 662:	ac 01       	movw	r20, r24
 664:	bd 01       	movw	r22, r26
 666:	cf 01       	movw	r24, r30
 668:	08 95       	ret

0000066a <setjmp>:
 66a:	dc 01       	movw	r26, r24
 66c:	2d 92       	st	X+, r2
 66e:	3d 92       	st	X+, r3
 670:	4d 92       	st	X+, r4
 672:	5d 92       	st	X+, r5
 674:	6d 92       	st	X+, r6
 676:	7d 92       	st	X+, r7
 678:	8d 92       	st	X+, r8
 67a:	9d 92       	st	X+, r9
 67c:	ad 92       	st	X+, r10
 67e:	bd 92       	st	X+, r11
 680:	cd 92       	st	X+, r12
 682:	dd 92       	st	X+, r13
 684:	ed 92       	st	X+, r14
 686:	fd 92       	st	X+, r15
 688:	0d 93       	st	X+, r16
 68a:	1d 93       	st	X+, r17
 68c:	cd 93       	st	X+, r28
 68e:	dd 93       	st	X+, r29
 690:	ff 91       	pop	r31
 692:	ef 91       	pop	r30
 694:	8d b7       	in	r24, 0x3d	; 61
 696:	8d 93       	st	X+, r24
 698:	8e b7       	in	r24, 0x3e	; 62
 69a:	8d 93       	st	X+, r24
 69c:	8f b7       	in	r24, 0x3f	; 63
 69e:	8d 93       	st	X+, r24
 6a0:	ed 93       	st	X+, r30
 6a2:	fd 93       	st	X+, r31
 6a4:	88 27       	eor	r24, r24
 6a6:	99 27       	eor	r25, r25
 6a8:	09 94       	ijmp

000006aa <longjmp>:
 6aa:	dc 01       	movw	r26, r24
 6ac:	cb 01       	movw	r24, r22
 6ae:	81 30       	cpi	r24, 0x01	; 1
 6b0:	91 05       	cpc	r25, r1
 6b2:	81 1d       	adc	r24, r1
 6b4:	2d 90       	ld	r2, X+
 6b6:	3d 90       	ld	r3, X+
 6b8:	4d 90       	ld	r4, X+
 6ba:	5d 90       	ld	r5, X+
 6bc:	6d 90       	ld	r6, X+
 6be:	7d 90       	ld	r7, X+
 6c0:	8d 90       	ld	r8, X+
 6c2:	9d 90       	ld	r9, X+
 6c4:	ad 90       	ld	r10, X+
 6c6:	bd 90       	ld	r11, X+
 6c8:	cd 90       	ld	r12, X+
 6ca:	dd 90       	ld	r13, X+
 6cc:	ed 90       	ld	r14, X+
 6ce:	fd 90       	ld	r15, X+
 6d0:	0d 91       	ld	r16, X+
 6d2:	1d 91       	ld	r17, X+
 6d4:	cd 91       	ld	r28, X+
 6d6:	dd 91       	ld	r29, X+
 6d8:	ed 91       	ld	r30, X+
 6da:	fd 91       	ld	r31, X+
 6dc:	0d 90       	ld	r0, X+
 6de:	f8 94       	cli
 6e0:	fe bf       	out	0x3e, r31	; 62
 6e2:	0f be       	out	0x3f, r0	; 63
 6e4:	ed bf       	out	0x3d, r30	; 61
 6e6:	ed 91       	ld	r30, X+
 6e8:	fd 91       	ld	r31, X+
 6ea:	09 94       	ijmp

000006ec <_exit>:
 6ec:	f8 94       	cli

000006ee <__stop_program>:
 6ee:	ff cf       	rjmp	.-2      	; 0x6ee <__stop_program>
