# Counter
An N-bit synchronous (clocked) counter hardware module with an asynchronous reset written in SystemC, VHDL and SystemVerilog.
By default, N is set to 17.

![alt tag](Image/CounterDiagram.png "Counter Diagram")
