strict digraph "" {
	node [label="\N"];
	"180:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcb433cd990>",
		fillcolor=turquoise,
		label="180:BL
regfile[fnLM4550ToRealRegMap(adr_i[6:0])] <= dat_i;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcb433cd410>]",
		style=filled,
		typ=Block];
	"Leaf_178:AL"	 [def_var="['regfile']",
		label="Leaf_178:AL"];
	"180:BL" -> "Leaf_178:AL"	 [cond="[]",
		lineno=None];
	"178:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fcb433cd9d0>",
		clk_sens=True,
		fillcolor=gold,
		label="178:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['cs', 'we_i', 'dat_i']"];
	"179:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcb433cdad0>",
		fillcolor=turquoise,
		label="179:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"178:AL" -> "179:BL"	 [cond="[]",
		lineno=None];
	"180:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcb433cdb10>",
		fillcolor=springgreen,
		label="180:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"179:BL" -> "180:IF"	 [cond="[]",
		lineno=None];
	"180:IF" -> "180:BL"	 [cond="['cs', 'we_i']",
		label="(cs & we_i)",
		lineno=180];
}
