{
  "name": "core::mem::maybe_uninit::MaybeUninit::<T>::write",
  "span": "$library/core/src/mem/maybe_uninit.rs:564:5: 564:52",
  "mir": "fn core::mem::maybe_uninit::MaybeUninit::<T>::write(_1: &mut mem::maybe_uninit::MaybeUninit<T>, _2: T) -> &mut T {\n    let mut _0: &mut T;\n    let mut _3: mem::maybe_uninit::MaybeUninit<T>;\n    debug self => _1;\n    debug val => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = mem::maybe_uninit::MaybeUninit::<T>::new(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        (*_1) = move _3;\n        StorageDead(_3);\n        _0 = mem::maybe_uninit::MaybeUninit::<T>::assume_init_mut(_1) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        return;\n    }\n}\n"
}