Analysis & Synthesis report for Touch_Control
Wed Dec 15 13:10:11 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|adc_fsm:adc_fsm_inst|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: ADC_CONTROL:ADC_CONTROL_inst
 13. Parameter Settings for User Entity Instance: ADC_CONTROL:ADC_CONTROL_inst|n_counter:n_counter_inst
 14. Parameter Settings for User Entity Instance: ADC_CONTROL:ADC_CONTROL_inst|adc_fsm:adc_fsm_inst
 15. Parameter Settings for User Entity Instance: ADC_CONTROL:ADC_CONTROL_inst|adc_dclk_cnt:adc_dclk_cnt_inst
 16. Port Connectivity Checks: "ADC_CONTROL:ADC_CONTROL_inst|adc_fsm:adc_fsm_inst"
 17. Port Connectivity Checks: "ADC_CONTROL:ADC_CONTROL_inst|n_counter:n_counter_inst"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 15 13:10:11 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Touch_Control                               ;
; Top-level Entity Name              ; ADC_CONTROL_HEX                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 123                                         ;
;     Total combinational functions  ; 123                                         ;
;     Dedicated logic registers      ; 46                                          ;
; Total registers                    ; 46                                          ;
; Total pins                         ; 50                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ADC_CONTROL_HEX    ; Touch_Control      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; hex7seg.v                        ; yes             ; User Verilog HDL File        ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/hex7seg.v         ;         ;
; ADC_CONTROL_HEX.v                ; yes             ; User Verilog HDL File        ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL_HEX.v ;         ;
; n_counter.v                      ; yes             ; User Verilog HDL File        ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v       ;         ;
; adc_fsm.v                        ; yes             ; User Verilog HDL File        ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_fsm.v         ;         ;
; adc_dout_coord.v                 ; yes             ; User Verilog HDL File        ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dout_coord.v  ;         ;
; adc_din_gen.v                    ; yes             ; User Verilog HDL File        ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_din_gen.v     ;         ;
; adc_dclk_gen.v                   ; yes             ; User Verilog HDL File        ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dclk_gen.v    ;         ;
; adc_dclk_cnt.v                   ; yes             ; User Verilog HDL File        ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dclk_cnt.v    ;         ;
; ADC_CONTROL.v                    ; yes             ; User Verilog HDL File        ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v     ;         ;
; mathfun.vh                       ; yes             ; Auto-Found Unspecified File  ; D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/mathfun.vh        ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 123        ;
;                                             ;            ;
; Total combinational functions               ; 123        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 77         ;
;     -- 3 input functions                    ; 18         ;
;     -- <=2 input functions                  ; 28         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 109        ;
;     -- arithmetic mode                      ; 14         ;
;                                             ;            ;
; Total registers                             ; 46         ;
;     -- Dedicated logic registers            ; 46         ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 50         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 46         ;
; Total fan-out                               ; 664        ;
; Average fan-out                             ; 2.47       ;
+---------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                          ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+-----------------+--------------+
; |ADC_CONTROL_HEX                       ; 123 (0)             ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 50   ; 0            ; |ADC_CONTROL_HEX                                                             ; ADC_CONTROL_HEX ; work         ;
;    |ADC_CONTROL:ADC_CONTROL_inst|      ; 81 (0)              ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst                                ; ADC_CONTROL     ; work         ;
;       |adc_dclk_cnt:adc_dclk_cnt_inst| ; 17 (17)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|adc_dclk_cnt:adc_dclk_cnt_inst ; adc_dclk_cnt    ; work         ;
;       |adc_dclk_gen:adc_dclk_gen_inst| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|adc_dclk_gen:adc_dclk_gen_inst ; adc_dclk_gen    ; work         ;
;       |adc_din_gen:adc_din_gen_inst|   ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|adc_din_gen:adc_din_gen_inst   ; adc_din_gen     ; work         ;
;       |adc_dout:adc_dout_inst|         ; 44 (44)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|adc_dout:adc_dout_inst         ; adc_dout        ; work         ;
;       |adc_fsm:adc_fsm_inst|           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|adc_fsm:adc_fsm_inst           ; adc_fsm         ; work         ;
;       |n_counter:n_counter_inst|       ; 12 (12)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|n_counter:n_counter_inst       ; n_counter       ; work         ;
;    |hex7seg:hex7seg0|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|hex7seg:hex7seg0                                            ; hex7seg         ; work         ;
;    |hex7seg:hex7seg1|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|hex7seg:hex7seg1                                            ; hex7seg         ; work         ;
;    |hex7seg:hex7seg2|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|hex7seg:hex7seg2                                            ; hex7seg         ; work         ;
;    |hex7seg:hex7seg3|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|hex7seg:hex7seg3                                            ; hex7seg         ; work         ;
;    |hex7seg:hex7seg4|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|hex7seg:hex7seg4                                            ; hex7seg         ; work         ;
;    |hex7seg:hex7seg5|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_CONTROL_HEX|hex7seg:hex7seg5                                            ; hex7seg         ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|adc_fsm:adc_fsm_inst|state ;
+----------+----------+----------+----------+----------------------------------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0                                     ;
+----------+----------+----------+----------+----------------------------------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0                                            ;
; state.S1 ; 0        ; 0        ; 1        ; 1                                            ;
; state.S2 ; 0        ; 1        ; 0        ; 1                                            ;
; state.S3 ; 1        ; 0        ; 0        ; 1                                            ;
+----------+----------+----------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+-----------------------------------------------------------+--------------------+
; Register name                                             ; Reason for Removal ;
+-----------------------------------------------------------+--------------------+
; ADC_CONTROL:ADC_CONTROL_inst|adc_fsm:adc_fsm_inst|state~4 ; Lost fanout        ;
; ADC_CONTROL:ADC_CONTROL_inst|adc_fsm:adc_fsm_inst|state~5 ; Lost fanout        ;
; Total Number of Removed Registers = 2                     ;                    ;
+-----------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 46    ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 29    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|adc_dclk_cnt:adc_dclk_cnt_inst|count[2] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ADC_CONTROL_HEX|ADC_CONTROL:ADC_CONTROL_inst|n_counter:n_counter_inst|count[5]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_CONTROL:ADC_CONTROL_inst ;
+----------------+----------+-----------------------------------------------+
; Parameter Name ; Value    ; Type                                          ;
+----------------+----------+-----------------------------------------------+
; SYSCLK_FRQ     ; 50000000 ; Signed Integer                                ;
; ADC_DCLK_FRQ   ; 70000    ; Signed Integer                                ;
; ADC_DCLK_CNT   ; 357      ; Signed Integer                                ;
+----------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_CONTROL:ADC_CONTROL_inst|n_counter:n_counter_inst ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; fin_cuenta     ; 80    ; Signed Integer                                                            ;
; N              ; 7     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_CONTROL:ADC_CONTROL_inst|adc_fsm:adc_fsm_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; S0             ; 0     ; Signed Integer                                                        ;
; S1             ; 1     ; Signed Integer                                                        ;
; S2             ; 2     ; Signed Integer                                                        ;
; S3             ; 3     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_CONTROL:ADC_CONTROL_inst|adc_dclk_cnt:adc_dclk_cnt_inst ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; fin_cuenta     ; 357   ; Signed Integer                                                                  ;
; N              ; 9     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_CONTROL:ADC_CONTROL_inst|adc_fsm:adc_fsm_inst" ;
+-----------+--------+----------+-----------------------------------------------+
; Port      ; Type   ; Severity ; Details                                       ;
+-----------+--------+----------+-----------------------------------------------+
; Fin_trans ; Output ; Info     ; Explicitly unconnected                        ;
+-----------+--------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_CONTROL:ADC_CONTROL_inst|n_counter:n_counter_inst"                                                                                                                                   ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; up_down     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; up_down[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 46                          ;
;     CLR               ; 28                          ;
;     CLR SCLR          ; 1                           ;
;     ENA SCLR          ; 16                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 123                         ;
;     arith             ; 14                          ;
;         2 data inputs ; 14                          ;
;     normal            ; 109                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 77                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.37                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Dec 15 13:09:57 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Touch_Control -c Touch_Control
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hex7seg.v
    Info (12023): Found entity 1: hex7seg File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/hex7seg.v Line: 1
Warning (10238): Verilog Module Declaration warning at ADC_CONTROL_HEX.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ADC_CONTROL_HEX" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL_HEX.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file adc_control_hex.v
    Info (12023): Found entity 1: ADC_CONTROL_HEX File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL_HEX.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_touch_control.v
    Info (12023): Found entity 1: tb_Touch_Control File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/tb_Touch_Control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file n_counter.v
    Info (12023): Found entity 1: n_counter File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file mfb.v
    Info (12023): Found entity 1: MFB File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/MFB.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file adc_fsm.v
    Info (12023): Found entity 1: adc_fsm File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_fsm.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc_dout_coord.v
    Info (12023): Found entity 1: adc_dout File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dout_coord.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc_din_gen.v
    Info (12023): Found entity 1: adc_din_gen File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_din_gen.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc_dclk_gen.v
    Info (12023): Found entity 1: adc_dclk_gen File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dclk_gen.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc_dclk_cnt.v
    Info (12023): Found entity 1: adc_dclk_cnt File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dclk_cnt.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file adc_control.v
    Info (12023): Found entity 1: ADC_CONTROL File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v Line: 32
Info (12127): Elaborating entity "ADC_CONTROL_HEX" for the top level hierarchy
Info (12128): Elaborating entity "ADC_CONTROL" for hierarchy "ADC_CONTROL:ADC_CONTROL_inst" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL_HEX.v Line: 47
Info (12128): Elaborating entity "n_counter" for hierarchy "ADC_CONTROL:ADC_CONTROL_inst|n_counter:n_counter_inst" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v Line: 74
Warning (10230): Verilog HDL assignment warning at n_counter.v(54): truncated value with size 32 to match size of target (7) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v Line: 54
Warning (10230): Verilog HDL assignment warning at n_counter.v(57): truncated value with size 32 to match size of target (7) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v Line: 57
Warning (10230): Verilog HDL assignment warning at n_counter.v(59): truncated value with size 32 to match size of target (7) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v Line: 59
Warning (10230): Verilog HDL assignment warning at n_counter.v(64): truncated value with size 32 to match size of target (1) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/n_counter.v Line: 64
Info (12128): Elaborating entity "adc_fsm" for hierarchy "ADC_CONTROL:ADC_CONTROL_inst|adc_fsm:adc_fsm_inst" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v Line: 90
Info (12128): Elaborating entity "adc_dclk_cnt" for hierarchy "ADC_CONTROL:ADC_CONTROL_inst|adc_dclk_cnt:adc_dclk_cnt_inst" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v Line: 100
Warning (10230): Verilog HDL assignment warning at adc_dclk_cnt.v(52): truncated value with size 32 to match size of target (9) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dclk_cnt.v Line: 52
Warning (10230): Verilog HDL assignment warning at adc_dclk_cnt.v(57): truncated value with size 32 to match size of target (1) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dclk_cnt.v Line: 57
Warning (10230): Verilog HDL assignment warning at adc_dclk_cnt.v(58): truncated value with size 32 to match size of target (1) File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/adc_dclk_cnt.v Line: 58
Info (12128): Elaborating entity "adc_dclk_gen" for hierarchy "ADC_CONTROL:ADC_CONTROL_inst|adc_dclk_gen:adc_dclk_gen_inst" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v Line: 111
Info (12128): Elaborating entity "adc_din_gen" for hierarchy "ADC_CONTROL:ADC_CONTROL_inst|adc_din_gen:adc_din_gen_inst" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v Line: 121
Info (12128): Elaborating entity "adc_dout" for hierarchy "ADC_CONTROL:ADC_CONTROL_inst|adc_dout:adc_dout_inst" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL.v Line: 134
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7seg:hex7seg0" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL_HEX.v Line: 57
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/Touch_Control.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iADC_BUSY" File: D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/ADC_CONTROL_HEX.v Line: 23
Info (21057): Implemented 173 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 123 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4765 megabytes
    Info: Processing ended: Wed Dec 15 13:10:11 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Juan/Escritorio/Master/Cuatrimestre A/Sistemas Digitales Programables/sdp/juan_sdp/tarea4_2/Touch_Control.map.smsg.


