INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment25/Assignment25.srcs/sources_1/new/COMPARE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COMPARE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment25/Assignment25.srcs/sources_1/new/MUX_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment25/Assignment25.srcs/sources_1/new/PIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment25/Assignment25.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment25/Assignment25.srcs/sources_1/new/controllerGCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controllerGCD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment25/Assignment25.srcs/sources_1/new/datapathGCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapathGCD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment25/Assignment25.srcs/sources_1/new/improvisation2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module improvisation2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment25/Assignment25.srcs/sim_1/new/tb_GCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_GCD
