<profile>

<section name = "Vitis HLS Report for 'axi_interfaces'" level="0">
<item name = "Date">Tue Oct 11 20:06:44 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">axi_interfaces_prj</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.140 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 5, 40.000 ns, 50.000 ns, 4, 4, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- For_Loop">4, 4, 2, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 524, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 36, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 316, -</column>
<column name="Register">-, -, 527, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln66_1_fu_499_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln66_2_fu_520_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln66_3_fu_541_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln66_4_fu_562_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln66_5_fu_583_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln66_6_fu_604_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln66_7_fu_625_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln66_fu_478_p2">+, 0, 0, 39, 32, 32</column>
<column name="d_o_0_TDATA_int_regslice">+, 0, 0, 23, 16, 16</column>
<column name="d_o_1_TDATA_int_regslice">+, 0, 0, 23, 16, 16</column>
<column name="d_o_2_TDATA_int_regslice">+, 0, 0, 23, 16, 16</column>
<column name="d_o_3_TDATA_int_regslice">+, 0, 0, 23, 16, 16</column>
<column name="d_o_4_TDATA_int_regslice">+, 0, 0, 23, 16, 16</column>
<column name="d_o_5_TDATA_int_regslice">+, 0, 0, 23, 16, 16</column>
<column name="d_o_6_TDATA_int_regslice">+, 0, 0, 23, 16, 16</column>
<column name="d_o_7_TDATA_int_regslice">+, 0, 0, 23, 16, 16</column>
<column name="i_fu_638_p2">+, 0, 0, 14, 6, 4</column>
<column name="ap_condition_178">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_add216_phi_fu_349_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_add_1414_phi_fu_359_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_add_2612_phi_fu_369_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_add_3810_phi_fu_379_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_add_4108_phi_fu_389_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_add_5126_phi_fu_399_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_add_6144_phi_fu_409_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_add_7162_phi_fu_419_p4">14, 3, 32, 96</column>
<column name="ap_phi_mux_do_init_phi_fu_208_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_i1_phi_fu_336_p6">14, 3, 5, 15</column>
<column name="d_i_0_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_i_1_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_i_2_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_i_3_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_i_4_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_i_5_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_i_6_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_i_7_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_o_0_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_o_1_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_o_2_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_o_3_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_o_4_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_o_5_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_o_6_TDATA_blk_n">9, 2, 1, 2</column>
<column name="d_o_7_TDATA_blk_n">9, 2, 1, 2</column>
<column name="i1_reg_332">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_0">32, 0, 32, 0</column>
<column name="acc_1">32, 0, 32, 0</column>
<column name="acc_2">32, 0, 32, 0</column>
<column name="acc_3">32, 0, 32, 0</column>
<column name="acc_4">32, 0, 32, 0</column>
<column name="acc_5">32, 0, 32, 0</column>
<column name="acc_6">32, 0, 32, 0</column>
<column name="acc_7">32, 0, 32, 0</column>
<column name="add_ln66_1_reg_716">32, 0, 32, 0</column>
<column name="add_ln66_2_reg_726">32, 0, 32, 0</column>
<column name="add_ln66_3_reg_736">32, 0, 32, 0</column>
<column name="add_ln66_4_reg_746">32, 0, 32, 0</column>
<column name="add_ln66_5_reg_756">32, 0, 32, 0</column>
<column name="add_ln66_6_reg_766">32, 0, 32, 0</column>
<column name="add_ln66_7_reg_776">32, 0, 32, 0</column>
<column name="add_ln66_reg_706">32, 0, 32, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="do_init_reg_204">1, 0, 1, 0</column>
<column name="i1_reg_332">5, 0, 5, 0</column>
<column name="tmp_reg_791">1, 0, 1, 0</column>
<column name="trunc_ln64_reg_786">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, axi_interfaces, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, axi_interfaces, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, axi_interfaces, return value</column>
<column name="d_i_0_TVALID">in, 1, axis, d_i_0, pointer</column>
<column name="d_i_0_TDATA">in, 16, axis, d_i_0, pointer</column>
<column name="d_i_0_TREADY">out, 1, axis, d_i_0, pointer</column>
<column name="d_o_0_TREADY">in, 1, axis, d_o_0, pointer</column>
<column name="d_o_0_TDATA">out, 16, axis, d_o_0, pointer</column>
<column name="d_o_0_TVALID">out, 1, axis, d_o_0, pointer</column>
<column name="d_i_1_TVALID">in, 1, axis, d_i_1, pointer</column>
<column name="d_i_1_TDATA">in, 16, axis, d_i_1, pointer</column>
<column name="d_i_1_TREADY">out, 1, axis, d_i_1, pointer</column>
<column name="d_o_1_TREADY">in, 1, axis, d_o_1, pointer</column>
<column name="d_o_1_TDATA">out, 16, axis, d_o_1, pointer</column>
<column name="d_o_1_TVALID">out, 1, axis, d_o_1, pointer</column>
<column name="d_i_2_TVALID">in, 1, axis, d_i_2, pointer</column>
<column name="d_i_2_TDATA">in, 16, axis, d_i_2, pointer</column>
<column name="d_i_2_TREADY">out, 1, axis, d_i_2, pointer</column>
<column name="d_o_2_TREADY">in, 1, axis, d_o_2, pointer</column>
<column name="d_o_2_TDATA">out, 16, axis, d_o_2, pointer</column>
<column name="d_o_2_TVALID">out, 1, axis, d_o_2, pointer</column>
<column name="d_i_3_TVALID">in, 1, axis, d_i_3, pointer</column>
<column name="d_i_3_TDATA">in, 16, axis, d_i_3, pointer</column>
<column name="d_i_3_TREADY">out, 1, axis, d_i_3, pointer</column>
<column name="d_o_3_TREADY">in, 1, axis, d_o_3, pointer</column>
<column name="d_o_3_TDATA">out, 16, axis, d_o_3, pointer</column>
<column name="d_o_3_TVALID">out, 1, axis, d_o_3, pointer</column>
<column name="d_i_4_TVALID">in, 1, axis, d_i_4, pointer</column>
<column name="d_i_4_TDATA">in, 16, axis, d_i_4, pointer</column>
<column name="d_i_4_TREADY">out, 1, axis, d_i_4, pointer</column>
<column name="d_o_4_TREADY">in, 1, axis, d_o_4, pointer</column>
<column name="d_o_4_TDATA">out, 16, axis, d_o_4, pointer</column>
<column name="d_o_4_TVALID">out, 1, axis, d_o_4, pointer</column>
<column name="d_i_5_TVALID">in, 1, axis, d_i_5, pointer</column>
<column name="d_i_5_TDATA">in, 16, axis, d_i_5, pointer</column>
<column name="d_i_5_TREADY">out, 1, axis, d_i_5, pointer</column>
<column name="d_o_5_TREADY">in, 1, axis, d_o_5, pointer</column>
<column name="d_o_5_TDATA">out, 16, axis, d_o_5, pointer</column>
<column name="d_o_5_TVALID">out, 1, axis, d_o_5, pointer</column>
<column name="d_i_6_TVALID">in, 1, axis, d_i_6, pointer</column>
<column name="d_i_6_TDATA">in, 16, axis, d_i_6, pointer</column>
<column name="d_i_6_TREADY">out, 1, axis, d_i_6, pointer</column>
<column name="d_o_6_TREADY">in, 1, axis, d_o_6, pointer</column>
<column name="d_o_6_TDATA">out, 16, axis, d_o_6, pointer</column>
<column name="d_o_6_TVALID">out, 1, axis, d_o_6, pointer</column>
<column name="d_i_7_TVALID">in, 1, axis, d_i_7, pointer</column>
<column name="d_i_7_TDATA">in, 16, axis, d_i_7, pointer</column>
<column name="d_i_7_TREADY">out, 1, axis, d_i_7, pointer</column>
<column name="d_o_7_TREADY">in, 1, axis, d_o_7, pointer</column>
<column name="d_o_7_TDATA">out, 16, axis, d_o_7, pointer</column>
<column name="d_o_7_TVALID">out, 1, axis, d_o_7, pointer</column>
</table>
</item>
</section>
</profile>
