Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a6cd7c2d9a57420785bd0bed26393166 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Multiplexer_21
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Immediate_Generator
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.Multiplexer_41
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
