// Seed: 1314921630
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = -1;
  assign module_1.id_0 = 0;
  wire id_6;
endmodule
macromodule module_1 (
    input wor   id_0,
    input logic id_1
);
  if (id_1.id_1) always id_3 <= id_1;
  else parameter id_4 = 1;
  assign id_3 = 1;
  logic id_5 = -1;
  logic id_6, id_7, id_8, id_9 = id_7, id_10;
  id_11(
      {id_1}, 1, id_10
  );
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_4
  );
  wire id_12, id_13;
  wire id_14;
  assign #1 id_5 = id_10;
endmodule
