#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 29 13:42:19 2024
# Process ID: 28256
# Current directory: C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1
# Command line: vivado.exe -log design_2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl
# Log file: C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/design_2_wrapper.vds
# Journal file: C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_2_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 46780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 843.926 ; gain = 234.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_wrapper' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_2' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_axi_bram_ctrl_0_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_axi_bram_ctrl_0_0' (1#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_2_axi_bram_ctrl_0_1' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_axi_bram_ctrl_0_1' (2#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_2_axi_dma_0_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_axi_dma_0_0' (3#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_2_axi_dma_0_0' has 64 connections declared, but only 59 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:314]
INFO: [Synth 8-6157] synthesizing module 'design_2_axi_interconnect_0_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:692]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_F9RV50' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:2615]
INFO: [Synth 8-6157] synthesizing module 'design_2_auto_pc_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_auto_pc_0' (4#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_F9RV50' (5#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:2615]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1O10UX1' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:3020]
INFO: [Synth 8-6157] synthesizing module 'design_2_auto_ds_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_auto_ds_0' (6#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_auto_ds_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'design_2_auto_ds_0' has 76 connections declared, but only 72 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:3315]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1O10UX1' (7#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:3020]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1L7QRZA' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:3648]
INFO: [Synth 8-6157] synthesizing module 'design_2_auto_us_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_auto_us_0' (8#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_auto_us_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_2_auto_us_0' has 34 connections declared, but only 33 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:3775]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1L7QRZA' (9#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:3648]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_99MAX3' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:4206]
INFO: [Synth 8-6157] synthesizing module 'design_2_auto_us_1' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_auto_us_1' (10#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_auto_us_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_2_auto_us_1' has 40 connections declared, but only 39 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:4357]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_99MAX3' (11#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:4206]
INFO: [Synth 8-6157] synthesizing module 'design_2_xbar_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_xbar_0' (12#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_2_xbar_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:1505]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_2_xbar_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:1522]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_2_xbar_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:1523]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_2_xbar_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:1525]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_2_xbar_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:1526]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_2_xbar_0' has 78 connections declared, but only 76 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:1455]
INFO: [Synth 8-6155] done synthesizing module 'design_2_axi_interconnect_0_0' (13#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:692]
INFO: [Synth 8-6157] synthesizing module 'design_2_blk_mem_gen_0_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_blk_mem_gen_0_0' (14#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_2_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:483]
INFO: [Synth 8-6157] synthesizing module 'design_2_processing_system7_0_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_processing_system7_0_0' (15#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_2_processing_system7_0_0' has 114 connections declared, but only 84 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:500]
INFO: [Synth 8-6157] synthesizing module 'design_2_ps7_0_axi_periph_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:1534]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_4CL9SY' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:2320]
INFO: [Synth 8-6157] synthesizing module 'design_2_auto_pc_1' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_auto_pc_1' (16#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_2_auto_pc_1' has 60 connections declared, but only 57 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:2555]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_4CL9SY' (17#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:2320]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1QFGL4Z' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:3390]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1QFGL4Z' (18#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:3390]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1WEZHCW' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:3811]
INFO: [Synth 8-6157] synthesizing module 'design_2_auto_pc_2' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_auto_pc_2' (19#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_2_auto_pc_2' has 79 connections declared, but only 77 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:4126]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1WEZHCW' (20#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:3811]
INFO: [Synth 8-6157] synthesizing module 'design_2_xbar_1' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_xbar_1' (21#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arqos' does not match port width (8) of module 'design_2_xbar_1' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:2249]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arregion' does not match port width (8) of module 'design_2_xbar_1' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:2251]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awqos' does not match port width (8) of module 'design_2_xbar_1' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:2261]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awregion' does not match port width (8) of module 'design_2_xbar_1' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:2263]
INFO: [Synth 8-6155] done synthesizing module 'design_2_ps7_0_axi_periph_0' (22#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:1534]
INFO: [Synth 8-6157] synthesizing module 'design_2_rst_ps7_0_100M_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_2_rst_ps7_0_100M_0' (23#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/.Xil/Vivado-28256-DESKTOP-L93G0Q0/realtime/design_2_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_2_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:683]
INFO: [Synth 8-6155] done synthesizing module 'design_2' (24#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_2_wrapper' (25#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1WEZHCW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1WEZHCW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1QFGL4Z has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1QFGL4Z has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1QFGL4Z has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1QFGL4Z has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_4CL9SY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_4CL9SY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_2_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_2_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_2_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_2_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_2_ps7_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_2_ps7_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_99MAX3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_99MAX3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1L7QRZA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1L7QRZA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_1O10UX1 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m00_couplers_imp_F9RV50 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_F9RV50 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_F9RV50 has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_F9RV50 has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_F9RV50 has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_F9RV50 has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_F9RV50 has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_F9RV50 has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_F9RV50 has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_F9RV50 has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_F9RV50 has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_F9RV50 has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 924.750 ; gain = 315.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 924.750 ; gain = 315.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 924.750 ; gain = 315.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 924.750 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_2_i/axi_dma_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_2_i/axi_dma_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0/design_2_xbar_0_in_context.xdc] for cell 'design_2_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0/design_2_xbar_0_in_context.xdc] for cell 'design_2_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_2_i/processing_system7_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_2_i/processing_system7_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_xbar_1/design_2_xbar_1/design_2_xbar_1_in_context.xdc] for cell 'design_2_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_xbar_1/design_2_xbar_1/design_2_xbar_1_in_context.xdc] for cell 'design_2_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_100M_0/design_2_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_2_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_100M_0/design_2_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_2_i/rst_ps7_0_100M'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/design_2_axi_bram_ctrl_0_0/design_2_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_2_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/design_2_axi_bram_ctrl_0_0/design_2_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_2_i/axi_bram_ctrl_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0_in_context.xdc] for cell 'design_2_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0_in_context.xdc] for cell 'design_2_i/blk_mem_gen_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_1/design_2_axi_bram_ctrl_0_1/design_2_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_2_i/axi_bram_ctrl_1'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_1/design_2_axi_bram_ctrl_0_1/design_2_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_2_i/axi_bram_ctrl_1'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_auto_us_0/design_2_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_2_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_auto_us_0/design_2_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_2_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_auto_us_1/design_2_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_2_i/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_auto_us_1/design_2_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_2_i/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_2_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_2_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_auto_ds_0/design_2_auto_ds_0/design_2_auto_ds_0_in_context.xdc] for cell 'design_2_i/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_auto_ds_0/design_2_auto_ds_0/design_2_auto_ds_0_in_context.xdc] for cell 'design_2_i/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_2/design_2_auto_pc_2/design_2_auto_pc_2_in_context.xdc] for cell 'design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_2/design_2_auto_pc_2/design_2_auto_pc_2_in_context.xdc] for cell 'design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_1/design_2_auto_pc_1/design_2_auto_pc_1_in_context.xdc] for cell 'design_2_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_1/design_2_auto_pc_1/design_2_auto_pc_1_in_context.xdc] for cell 'design_2_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1003.301 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_2_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.340 ; gain = 394.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.340 ; gain = 394.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.340 ; gain = 394.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.340 ; gain = 394.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_2_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_2_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_2_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_2_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_2_ps7_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_2_ps7_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_AXI_bid[5]
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_AXI_bid[4]
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_AXI_bid[3]
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_AXI_bid[2]
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_AXI_bid[1]
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_AXI_rid[5]
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_AXI_rid[4]
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_AXI_rid[3]
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_AXI_rid[2]
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M00_AXI_rid[1]
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_2_axi_interconnect_0_0 has unconnected port M01_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1003.340 ; gain = 394.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1003.340 ; gain = 394.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1003.340 ; gain = 394.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1005.316 ; gain = 396.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1020.102 ; gain = 410.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1020.102 ; gain = 410.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1020.102 ; gain = 410.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1020.102 ; gain = 410.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1020.102 ; gain = 410.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1020.102 ; gain = 410.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_2_xbar_0                 |         1|
|2     |design_2_auto_pc_0              |         1|
|3     |design_2_auto_ds_0              |         1|
|4     |design_2_auto_us_0              |         1|
|5     |design_2_auto_us_1              |         1|
|6     |design_2_xbar_1                 |         1|
|7     |design_2_auto_pc_1              |         1|
|8     |design_2_auto_pc_2              |         1|
|9     |design_2_axi_bram_ctrl_0_0      |         1|
|10    |design_2_axi_bram_ctrl_0_1      |         1|
|11    |design_2_axi_dma_0_0            |         1|
|12    |design_2_blk_mem_gen_0_0        |         1|
|13    |design_2_processing_system7_0_0 |         1|
|14    |design_2_rst_ps7_0_100M_0       |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_2_auto_ds_0              |     1|
|2     |design_2_auto_pc_0              |     1|
|3     |design_2_auto_pc_1              |     1|
|4     |design_2_auto_pc_2              |     1|
|5     |design_2_auto_us_0              |     1|
|6     |design_2_auto_us_1              |     1|
|7     |design_2_axi_bram_ctrl_0_0      |     1|
|8     |design_2_axi_bram_ctrl_0_1      |     1|
|9     |design_2_axi_dma_0_0            |     1|
|10    |design_2_blk_mem_gen_0_0        |     1|
|11    |design_2_processing_system7_0_0 |     1|
|12    |design_2_rst_ps7_0_100M_0       |     1|
|13    |design_2_xbar_0                 |     1|
|14    |design_2_xbar_1                 |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  2984|
|2     |  design_2_i           |design_2                      |  2984|
|3     |    axi_interconnect_0 |design_2_axi_interconnect_0_0 |  1263|
|4     |      m00_couplers     |m00_couplers_imp_F9RV50       |   265|
|5     |      m01_couplers     |m01_couplers_imp_1O10UX1      |   200|
|6     |      s00_couplers     |s00_couplers_imp_1L7QRZA      |   100|
|7     |      s01_couplers     |s01_couplers_imp_99MAX3       |   142|
|8     |    ps7_0_axi_periph   |design_2_ps7_0_axi_periph_0   |   873|
|9     |      m00_couplers     |m00_couplers_imp_4CL9SY       |   177|
|10    |      s00_couplers     |s00_couplers_imp_1WEZHCW      |   254|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1020.102 ; gain = 410.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1020.102 ; gain = 332.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1020.102 ; gain = 410.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1020.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1044.125 ; gain = 728.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.125 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.runs/synth_1/design_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_synth.rpt -pb design_2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 13:43:02 2024...
