

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Thu Mar  7 11:07:15 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        flat
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     6.508|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  831|  831|  831|  831|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_1   |  830|  830|       166|          -|          -|     5|    no    |
        | + LOOP_3  |   32|   32|         2|          -|          -|    16|    no    |
        | + LOOP_3  |   32|   32|         2|          -|          -|    16|    no    |
        | + LOOP_3  |   32|   32|         2|          -|          -|    16|    no    |
        | + LOOP_3  |   32|   32|         2|          -|          -|    16|    no    |
        | + LOOP_3  |   32|   32|         2|          -|          -|    16|    no    |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    441|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    230|    -|
|Register         |        -|      -|     197|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     197|    671|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln12_1_fu_419_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln12_2_fu_462_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln12_3_fu_505_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln12_4_fu_542_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln12_fu_376_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln14_1_fu_340_p2   |     +    |      0|  0|  14|          10|           5|
    |add_ln14_2_fu_346_p2   |     +    |      0|  0|  14|          10|           6|
    |add_ln14_3_fu_352_p2   |     +    |      0|  0|  14|          10|           6|
    |add_ln14_4_fu_358_p2   |     +    |      0|  0|  14|          10|           7|
    |add_ln14_5_fu_386_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln14_6_fu_429_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln14_7_fu_472_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln14_8_fu_515_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln14_9_fu_552_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln14_fu_334_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln15_1_fu_396_p2   |     +    |      0|  0|  15|           9|           6|
    |add_ln15_2_fu_439_p2   |     +    |      0|  0|  15|           9|           6|
    |add_ln15_3_fu_482_p2   |     +    |      0|  0|  15|           9|           7|
    |add_ln15_4_fu_407_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_5_fu_450_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_6_fu_493_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_7_fu_530_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_8_fu_567_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_fu_364_p2     |     +    |      0|  0|  15|           9|           5|
    |i_fu_304_p2            |     +    |      0|  0|  15|           9|           7|
    |r_fu_298_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln12_1_fu_413_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln12_2_fu_456_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln12_3_fu_499_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln12_4_fu_536_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln12_fu_370_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln6_fu_292_p2     |   icmp   |      0|  0|   9|           3|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 441|         246|         159|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  56|         13|    1|         13|
    |f_0_0_reg_197          |   9|          2|    5|         10|
    |f_0_1_reg_218          |   9|          2|    5|         10|
    |f_0_2_reg_239          |   9|          2|    5|         10|
    |f_0_3_reg_260          |   9|          2|    5|         10|
    |f_0_4_reg_281          |   9|          2|    5|         10|
    |flat_array_address0    |  33|          6|    9|         54|
    |i_0_reg_174            |   9|          2|    9|         18|
    |i_2_0_reg_186          |   9|          2|    9|         18|
    |i_2_1_reg_208          |   9|          2|    9|         18|
    |i_2_2_reg_229          |   9|          2|    9|         18|
    |i_2_3_reg_250          |   9|          2|    9|         18|
    |i_2_4_reg_271          |   9|          2|    9|         18|
    |max_pool_out_address0  |  33|          6|    9|         54|
    |r_0_reg_163            |   9|          2|    3|          6|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 230|         49|  101|        285|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln12_1_reg_642  |   5|   0|    5|          0|
    |add_ln12_2_reg_665  |   5|   0|    5|          0|
    |add_ln12_3_reg_688  |   5|   0|    5|          0|
    |add_ln12_4_reg_706  |   5|   0|    5|          0|
    |add_ln12_reg_619    |   5|   0|    5|          0|
    |add_ln14_1_reg_591  |   6|   0|   10|          4|
    |add_ln14_2_reg_596  |   6|   0|   10|          4|
    |add_ln14_3_reg_601  |   6|   0|   10|          4|
    |add_ln14_4_reg_606  |   6|   0|   10|          4|
    |add_ln14_reg_586    |   6|   0|   10|          4|
    |add_ln15_1_reg_629  |   9|   0|    9|          0|
    |add_ln15_2_reg_652  |   9|   0|    9|          0|
    |add_ln15_3_reg_675  |   9|   0|    9|          0|
    |add_ln15_reg_611    |   9|   0|    9|          0|
    |ap_CS_fsm           |  12|   0|   12|          0|
    |f_0_0_reg_197       |   5|   0|    5|          0|
    |f_0_1_reg_218       |   5|   0|    5|          0|
    |f_0_2_reg_239       |   5|   0|    5|          0|
    |f_0_3_reg_260       |   5|   0|    5|          0|
    |f_0_4_reg_281       |   5|   0|    5|          0|
    |i_0_reg_174         |   9|   0|    9|          0|
    |i_2_0_reg_186       |   9|   0|    9|          0|
    |i_2_1_reg_208       |   9|   0|    9|          0|
    |i_2_2_reg_229       |   9|   0|    9|          0|
    |i_2_3_reg_250       |   9|   0|    9|          0|
    |i_2_4_reg_271       |   9|   0|    9|          0|
    |i_reg_581           |   9|   0|    9|          0|
    |r_0_reg_163         |   3|   0|    3|          0|
    |r_reg_576           |   3|   0|    3|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 197|   0|  217|         20|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     flat     | return value |
|max_pool_out_address0  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q0        |  in |   32|  ap_memory | max_pool_out |     array    |
|flat_array_address0    | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d0          | out |   32|  ap_memory |  flat_array  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 7 
6 --> 5 
7 --> 8 9 
8 --> 7 
9 --> 10 11 
10 --> 9 
11 --> 12 2 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %max_pool_out) nounwind, !map !7"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %flat_array) nounwind, !map !14"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @flat_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [flat/flat.cpp:6]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %LOOP_2_end ]"   --->   Operation 17 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %LOOP_2_end ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.13ns)   --->   "%icmp_ln6 = icmp eq i3 %r_0, -3" [flat/flat.cpp:6]   --->   Operation 19 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [flat/flat.cpp:6]   --->   Operation 21 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %12, label %LOOP_2_begin" [flat/flat.cpp:6]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind" [flat/flat.cpp:7]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 80" [flat/flat.cpp:15]   --->   Operation 24 'add' 'i' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %r_0, i6 0)" [flat/flat.cpp:14]   --->   Operation 25 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i9 %tmp_5 to i10" [flat/flat.cpp:14]   --->   Operation 26 'zext' 'zext_ln14' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %r_0, i4 0)" [flat/flat.cpp:14]   --->   Operation 27 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i7 %tmp_6 to i10" [flat/flat.cpp:14]   --->   Operation 28 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln14 = add i10 %zext_ln14_1, %zext_ln14" [flat/flat.cpp:14]   --->   Operation 29 'add' 'add_ln14' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln14_1 = add i10 %add_ln14, 16" [flat/flat.cpp:14]   --->   Operation 30 'add' 'add_ln14_1' <Predicate = (!icmp_ln6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln14_2 = add i10 %add_ln14, 32" [flat/flat.cpp:14]   --->   Operation 31 'add' 'add_ln14_2' <Predicate = (!icmp_ln6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln14_3 = add i10 %add_ln14, 48" [flat/flat.cpp:14]   --->   Operation 32 'add' 'add_ln14_3' <Predicate = (!icmp_ln6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln14_4 = add i10 %add_ln14, 64" [flat/flat.cpp:14]   --->   Operation 33 'add' 'add_ln14_4' <Predicate = (!icmp_ln6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1) nounwind" [flat/flat.cpp:10]   --->   Operation 34 'specregionbegin' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 %i_0, 16" [flat/flat.cpp:15]   --->   Operation 35 'add' 'add_ln15' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %2" [flat/flat.cpp:12]   --->   Operation 36 'br' <Predicate = (!icmp_ln6)> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [flat/flat.cpp:19]   --->   Operation 37 'ret' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i_2_0 = phi i9 [ %i_0, %LOOP_2_begin ], [ %add_ln15_4, %3 ]" [flat/flat.cpp:15]   --->   Operation 38 'phi' 'i_2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%f_0_0 = phi i5 [ 0, %LOOP_2_begin ], [ %add_ln12, %3 ]" [flat/flat.cpp:12]   --->   Operation 39 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %f_0_0, -16" [flat/flat.cpp:12]   --->   Operation 40 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 41 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln12 = add i5 %f_0_0, 1" [flat/flat.cpp:12]   --->   Operation 42 'add' 'add_ln12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %LOOP_2, label %3" [flat/flat.cpp:12]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i5 %f_0_0 to i10" [flat/flat.cpp:14]   --->   Operation 44 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%add_ln14_5 = add i10 %add_ln14, %zext_ln14_3" [flat/flat.cpp:14]   --->   Operation 45 'add' 'add_ln14_5' <Predicate = (!icmp_ln12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i10 %add_ln14_5 to i64" [flat/flat.cpp:14]   --->   Operation 46 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %zext_ln14_5" [flat/flat.cpp:14]   --->   Operation 47 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%max_pool_out_load = load float* %max_pool_out_addr, align 4" [flat/flat.cpp:14]   --->   Operation 48 'load' 'max_pool_out_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp) nounwind" [flat/flat.cpp:17]   --->   Operation 49 'specregionend' 'empty_2' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1) nounwind" [flat/flat.cpp:10]   --->   Operation 50 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.82ns)   --->   "%add_ln15_1 = add i9 %i_0, 32" [flat/flat.cpp:15]   --->   Operation 51 'add' 'add_ln15_1' <Predicate = (icmp_ln12)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "br label %4" [flat/flat.cpp:12]   --->   Operation 52 'br' <Predicate = (icmp_ln12)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [flat/flat.cpp:13]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%max_pool_out_load = load float* %max_pool_out_addr, align 4" [flat/flat.cpp:14]   --->   Operation 54 'load' 'max_pool_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i9 %i_2_0 to i64" [flat/flat.cpp:14]   --->   Operation 55 'zext' 'zext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_2" [flat/flat.cpp:14]   --->   Operation 56 'getelementptr' 'flat_array_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (3.25ns)   --->   "store float %max_pool_out_load, float* %flat_array_addr, align 4" [flat/flat.cpp:14]   --->   Operation 57 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 58 [1/1] (1.82ns)   --->   "%add_ln15_4 = add i9 %i_2_0, 1" [flat/flat.cpp:15]   --->   Operation 58 'add' 'add_ln15_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %2" [flat/flat.cpp:12]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.98>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%i_2_1 = phi i9 [ %add_ln15, %LOOP_2 ], [ %add_ln15_5, %5 ]" [flat/flat.cpp:15]   --->   Operation 60 'phi' 'i_2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%f_0_1 = phi i5 [ 0, %LOOP_2 ], [ %add_ln12_1, %5 ]" [flat/flat.cpp:12]   --->   Operation 61 'phi' 'f_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln12_1 = icmp eq i5 %f_0_1, -16" [flat/flat.cpp:12]   --->   Operation 62 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 63 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.78ns)   --->   "%add_ln12_1 = add i5 %f_0_1, 1" [flat/flat.cpp:12]   --->   Operation 64 'add' 'add_ln12_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12_1, label %LOOP_21, label %5" [flat/flat.cpp:12]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i5 %f_0_1 to i10" [flat/flat.cpp:14]   --->   Operation 66 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%add_ln14_6 = add i10 %add_ln14_1, %zext_ln14_7" [flat/flat.cpp:14]   --->   Operation 67 'add' 'add_ln14_6' <Predicate = (!icmp_ln12_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i10 %add_ln14_6 to i64" [flat/flat.cpp:14]   --->   Operation 68 'sext' 'sext_ln14' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%max_pool_out_addr_1 = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %sext_ln14" [flat/flat.cpp:14]   --->   Operation 69 'getelementptr' 'max_pool_out_addr_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%max_pool_out_load_1 = load float* %max_pool_out_addr_1, align 4" [flat/flat.cpp:14]   --->   Operation 70 'load' 'max_pool_out_load_1' <Predicate = (!icmp_ln12_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_1) nounwind" [flat/flat.cpp:17]   --->   Operation 71 'specregionend' 'empty_4' <Predicate = (icmp_ln12_1)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1) nounwind" [flat/flat.cpp:10]   --->   Operation 72 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln12_1)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.82ns)   --->   "%add_ln15_2 = add i9 %i_0, 48" [flat/flat.cpp:15]   --->   Operation 73 'add' 'add_ln15_2' <Predicate = (icmp_ln12_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.76ns)   --->   "br label %6" [flat/flat.cpp:12]   --->   Operation 74 'br' <Predicate = (icmp_ln12_1)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 6.50>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [flat/flat.cpp:13]   --->   Operation 75 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/2] (3.25ns)   --->   "%max_pool_out_load_1 = load float* %max_pool_out_addr_1, align 4" [flat/flat.cpp:14]   --->   Operation 76 'load' 'max_pool_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i9 %i_2_1 to i64" [flat/flat.cpp:14]   --->   Operation 77 'zext' 'zext_ln14_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%flat_array_addr_1 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_4" [flat/flat.cpp:14]   --->   Operation 78 'getelementptr' 'flat_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (3.25ns)   --->   "store float %max_pool_out_load_1, float* %flat_array_addr_1, align 4" [flat/flat.cpp:14]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln15_5 = add i9 %i_2_1, 1" [flat/flat.cpp:15]   --->   Operation 80 'add' 'add_ln15_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %4" [flat/flat.cpp:12]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.98>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%i_2_2 = phi i9 [ %add_ln15_1, %LOOP_21 ], [ %add_ln15_6, %7 ]" [flat/flat.cpp:15]   --->   Operation 82 'phi' 'i_2_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%f_0_2 = phi i5 [ 0, %LOOP_21 ], [ %add_ln12_2, %7 ]" [flat/flat.cpp:12]   --->   Operation 83 'phi' 'f_0_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.36ns)   --->   "%icmp_ln12_2 = icmp eq i5 %f_0_2, -16" [flat/flat.cpp:12]   --->   Operation 84 'icmp' 'icmp_ln12_2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 85 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.78ns)   --->   "%add_ln12_2 = add i5 %f_0_2, 1" [flat/flat.cpp:12]   --->   Operation 86 'add' 'add_ln12_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12_2, label %LOOP_22, label %7" [flat/flat.cpp:12]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i5 %f_0_2 to i10" [flat/flat.cpp:14]   --->   Operation 88 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln12_2)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln14_7 = add i10 %add_ln14_2, %zext_ln14_9" [flat/flat.cpp:14]   --->   Operation 89 'add' 'add_ln14_7' <Predicate = (!icmp_ln12_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i10 %add_ln14_7 to i64" [flat/flat.cpp:14]   --->   Operation 90 'sext' 'sext_ln14_1' <Predicate = (!icmp_ln12_2)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%max_pool_out_addr_2 = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %sext_ln14_1" [flat/flat.cpp:14]   --->   Operation 91 'getelementptr' 'max_pool_out_addr_2' <Predicate = (!icmp_ln12_2)> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (3.25ns)   --->   "%max_pool_out_load_2 = load float* %max_pool_out_addr_2, align 4" [flat/flat.cpp:14]   --->   Operation 92 'load' 'max_pool_out_load_2' <Predicate = (!icmp_ln12_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_2) nounwind" [flat/flat.cpp:17]   --->   Operation 93 'specregionend' 'empty_6' <Predicate = (icmp_ln12_2)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1) nounwind" [flat/flat.cpp:10]   --->   Operation 94 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln12_2)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.82ns)   --->   "%add_ln15_3 = add i9 %i_0, 64" [flat/flat.cpp:15]   --->   Operation 95 'add' 'add_ln15_3' <Predicate = (icmp_ln12_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.76ns)   --->   "br label %8" [flat/flat.cpp:12]   --->   Operation 96 'br' <Predicate = (icmp_ln12_2)> <Delay = 1.76>

State 8 <SV = 5> <Delay = 6.50>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [flat/flat.cpp:13]   --->   Operation 97 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/2] (3.25ns)   --->   "%max_pool_out_load_2 = load float* %max_pool_out_addr_2, align 4" [flat/flat.cpp:14]   --->   Operation 98 'load' 'max_pool_out_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i9 %i_2_2 to i64" [flat/flat.cpp:14]   --->   Operation 99 'zext' 'zext_ln14_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%flat_array_addr_2 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_6" [flat/flat.cpp:14]   --->   Operation 100 'getelementptr' 'flat_array_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (3.25ns)   --->   "store float %max_pool_out_load_2, float* %flat_array_addr_2, align 4" [flat/flat.cpp:14]   --->   Operation 101 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 102 [1/1] (1.82ns)   --->   "%add_ln15_6 = add i9 %i_2_2, 1" [flat/flat.cpp:15]   --->   Operation 102 'add' 'add_ln15_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %6" [flat/flat.cpp:12]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 4.98>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%i_2_3 = phi i9 [ %add_ln15_2, %LOOP_22 ], [ %add_ln15_7, %9 ]" [flat/flat.cpp:15]   --->   Operation 104 'phi' 'i_2_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%f_0_3 = phi i5 [ 0, %LOOP_22 ], [ %add_ln12_3, %9 ]" [flat/flat.cpp:12]   --->   Operation 105 'phi' 'f_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.36ns)   --->   "%icmp_ln12_3 = icmp eq i5 %f_0_3, -16" [flat/flat.cpp:12]   --->   Operation 106 'icmp' 'icmp_ln12_3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 107 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.78ns)   --->   "%add_ln12_3 = add i5 %f_0_3, 1" [flat/flat.cpp:12]   --->   Operation 108 'add' 'add_ln12_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12_3, label %LOOP_23, label %9" [flat/flat.cpp:12]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i5 %f_0_3 to i10" [flat/flat.cpp:14]   --->   Operation 110 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln12_3)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (1.73ns)   --->   "%add_ln14_8 = add i10 %add_ln14_3, %zext_ln14_11" [flat/flat.cpp:14]   --->   Operation 111 'add' 'add_ln14_8' <Predicate = (!icmp_ln12_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i10 %add_ln14_8 to i64" [flat/flat.cpp:14]   --->   Operation 112 'sext' 'sext_ln14_2' <Predicate = (!icmp_ln12_3)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%max_pool_out_addr_3 = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %sext_ln14_2" [flat/flat.cpp:14]   --->   Operation 113 'getelementptr' 'max_pool_out_addr_3' <Predicate = (!icmp_ln12_3)> <Delay = 0.00>
ST_9 : Operation 114 [2/2] (3.25ns)   --->   "%max_pool_out_load_3 = load float* %max_pool_out_addr_3, align 4" [flat/flat.cpp:14]   --->   Operation 114 'load' 'max_pool_out_load_3' <Predicate = (!icmp_ln12_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_3) nounwind" [flat/flat.cpp:17]   --->   Operation 115 'specregionend' 'empty_8' <Predicate = (icmp_ln12_3)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1) nounwind" [flat/flat.cpp:10]   --->   Operation 116 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln12_3)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (1.76ns)   --->   "br label %10" [flat/flat.cpp:12]   --->   Operation 117 'br' <Predicate = (icmp_ln12_3)> <Delay = 1.76>

State 10 <SV = 6> <Delay = 6.50>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [flat/flat.cpp:13]   --->   Operation 118 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/2] (3.25ns)   --->   "%max_pool_out_load_3 = load float* %max_pool_out_addr_3, align 4" [flat/flat.cpp:14]   --->   Operation 119 'load' 'max_pool_out_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i9 %i_2_3 to i64" [flat/flat.cpp:14]   --->   Operation 120 'zext' 'zext_ln14_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%flat_array_addr_3 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_8" [flat/flat.cpp:14]   --->   Operation 121 'getelementptr' 'flat_array_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (3.25ns)   --->   "store float %max_pool_out_load_3, float* %flat_array_addr_3, align 4" [flat/flat.cpp:14]   --->   Operation 122 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_10 : Operation 123 [1/1] (1.82ns)   --->   "%add_ln15_7 = add i9 %i_2_3, 1" [flat/flat.cpp:15]   --->   Operation 123 'add' 'add_ln15_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "br label %8" [flat/flat.cpp:12]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 4.98>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%i_2_4 = phi i9 [ %add_ln15_3, %LOOP_23 ], [ %add_ln15_8, %11 ]" [flat/flat.cpp:15]   --->   Operation 125 'phi' 'i_2_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%f_0_4 = phi i5 [ 0, %LOOP_23 ], [ %add_ln12_4, %11 ]" [flat/flat.cpp:12]   --->   Operation 126 'phi' 'f_0_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (1.36ns)   --->   "%icmp_ln12_4 = icmp eq i5 %f_0_4, -16" [flat/flat.cpp:12]   --->   Operation 127 'icmp' 'icmp_ln12_4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 128 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (1.78ns)   --->   "%add_ln12_4 = add i5 %f_0_4, 1" [flat/flat.cpp:12]   --->   Operation 129 'add' 'add_ln12_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12_4, label %LOOP_2_end, label %11" [flat/flat.cpp:12]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln14_12 = zext i5 %f_0_4 to i10" [flat/flat.cpp:14]   --->   Operation 131 'zext' 'zext_ln14_12' <Predicate = (!icmp_ln12_4)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (1.73ns)   --->   "%add_ln14_9 = add i10 %add_ln14_4, %zext_ln14_12" [flat/flat.cpp:14]   --->   Operation 132 'add' 'add_ln14_9' <Predicate = (!icmp_ln12_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln14_3 = sext i10 %add_ln14_9 to i64" [flat/flat.cpp:14]   --->   Operation 133 'sext' 'sext_ln14_3' <Predicate = (!icmp_ln12_4)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%max_pool_out_addr_4 = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %sext_ln14_3" [flat/flat.cpp:14]   --->   Operation 134 'getelementptr' 'max_pool_out_addr_4' <Predicate = (!icmp_ln12_4)> <Delay = 0.00>
ST_11 : Operation 135 [2/2] (3.25ns)   --->   "%max_pool_out_load_4 = load float* %max_pool_out_addr_4, align 4" [flat/flat.cpp:14]   --->   Operation 135 'load' 'max_pool_out_load_4' <Predicate = (!icmp_ln12_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_4) nounwind" [flat/flat.cpp:17]   --->   Operation 136 'specregionend' 'empty_10' <Predicate = (icmp_ln12_4)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "br label %1" [flat/flat.cpp:6]   --->   Operation 137 'br' <Predicate = (icmp_ln12_4)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 6.50>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [flat/flat.cpp:13]   --->   Operation 138 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/2] (3.25ns)   --->   "%max_pool_out_load_4 = load float* %max_pool_out_addr_4, align 4" [flat/flat.cpp:14]   --->   Operation 139 'load' 'max_pool_out_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i9 %i_2_4 to i64" [flat/flat.cpp:14]   --->   Operation 140 'zext' 'zext_ln14_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%flat_array_addr_4 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_10" [flat/flat.cpp:14]   --->   Operation 141 'getelementptr' 'flat_array_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (3.25ns)   --->   "store float %max_pool_out_load_4, float* %flat_array_addr_4, align 4" [flat/flat.cpp:14]   --->   Operation 142 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_12 : Operation 143 [1/1] (1.82ns)   --->   "%add_ln15_8 = add i9 %i_2_4, 1" [flat/flat.cpp:15]   --->   Operation 143 'add' 'add_ln15_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "br label %10" [flat/flat.cpp:12]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000000]
br_ln6              (br               ) [ 0111111111111]
r_0                 (phi              ) [ 0010000000000]
i_0                 (phi              ) [ 0011111110000]
icmp_ln6            (icmp             ) [ 0011111111111]
empty               (speclooptripcount) [ 0000000000000]
r                   (add              ) [ 0111111111111]
br_ln6              (br               ) [ 0000000000000]
specloopname_ln7    (specloopname     ) [ 0000000000000]
i                   (add              ) [ 0111111111111]
tmp_5               (bitconcatenate   ) [ 0000000000000]
zext_ln14           (zext             ) [ 0000000000000]
tmp_6               (bitconcatenate   ) [ 0000000000000]
zext_ln14_1         (zext             ) [ 0000000000000]
add_ln14            (add              ) [ 0001100000000]
add_ln14_1          (add              ) [ 0001111000000]
add_ln14_2          (add              ) [ 0001111110000]
add_ln14_3          (add              ) [ 0001111111100]
add_ln14_4          (add              ) [ 0001111111111]
tmp                 (specregionbegin  ) [ 0001100000000]
add_ln15            (add              ) [ 0001111000000]
br_ln12             (br               ) [ 0011111111111]
ret_ln19            (ret              ) [ 0000000000000]
i_2_0               (phi              ) [ 0001100000000]
f_0_0               (phi              ) [ 0001000000000]
icmp_ln12           (icmp             ) [ 0011111111111]
empty_3             (speclooptripcount) [ 0000000000000]
add_ln12            (add              ) [ 0011111111111]
br_ln12             (br               ) [ 0000000000000]
zext_ln14_3         (zext             ) [ 0000000000000]
add_ln14_5          (add              ) [ 0000000000000]
zext_ln14_5         (zext             ) [ 0000000000000]
max_pool_out_addr   (getelementptr    ) [ 0000100000000]
empty_2             (specregionend    ) [ 0000000000000]
tmp_1               (specregionbegin  ) [ 0000011000000]
add_ln15_1          (add              ) [ 0000011110000]
br_ln12             (br               ) [ 0011111111111]
specloopname_ln13   (specloopname     ) [ 0000000000000]
max_pool_out_load   (load             ) [ 0000000000000]
zext_ln14_2         (zext             ) [ 0000000000000]
flat_array_addr     (getelementptr    ) [ 0000000000000]
store_ln14          (store            ) [ 0000000000000]
add_ln15_4          (add              ) [ 0011111111111]
br_ln12             (br               ) [ 0011111111111]
i_2_1               (phi              ) [ 0000011000000]
f_0_1               (phi              ) [ 0000010000000]
icmp_ln12_1         (icmp             ) [ 0011111111111]
empty_5             (speclooptripcount) [ 0000000000000]
add_ln12_1          (add              ) [ 0011111111111]
br_ln12             (br               ) [ 0000000000000]
zext_ln14_7         (zext             ) [ 0000000000000]
add_ln14_6          (add              ) [ 0000000000000]
sext_ln14           (sext             ) [ 0000000000000]
max_pool_out_addr_1 (getelementptr    ) [ 0000001000000]
empty_4             (specregionend    ) [ 0000000000000]
tmp_2               (specregionbegin  ) [ 0000000110000]
add_ln15_2          (add              ) [ 0000000111100]
br_ln12             (br               ) [ 0011111111111]
specloopname_ln13   (specloopname     ) [ 0000000000000]
max_pool_out_load_1 (load             ) [ 0000000000000]
zext_ln14_4         (zext             ) [ 0000000000000]
flat_array_addr_1   (getelementptr    ) [ 0000000000000]
store_ln14          (store            ) [ 0000000000000]
add_ln15_5          (add              ) [ 0011111111111]
br_ln12             (br               ) [ 0011111111111]
i_2_2               (phi              ) [ 0000000110000]
f_0_2               (phi              ) [ 0000000100000]
icmp_ln12_2         (icmp             ) [ 0011111111111]
empty_7             (speclooptripcount) [ 0000000000000]
add_ln12_2          (add              ) [ 0011111111111]
br_ln12             (br               ) [ 0000000000000]
zext_ln14_9         (zext             ) [ 0000000000000]
add_ln14_7          (add              ) [ 0000000000000]
sext_ln14_1         (sext             ) [ 0000000000000]
max_pool_out_addr_2 (getelementptr    ) [ 0000000010000]
empty_6             (specregionend    ) [ 0000000000000]
tmp_3               (specregionbegin  ) [ 0000000001100]
add_ln15_3          (add              ) [ 0000000001111]
br_ln12             (br               ) [ 0011111111111]
specloopname_ln13   (specloopname     ) [ 0000000000000]
max_pool_out_load_2 (load             ) [ 0000000000000]
zext_ln14_6         (zext             ) [ 0000000000000]
flat_array_addr_2   (getelementptr    ) [ 0000000000000]
store_ln14          (store            ) [ 0000000000000]
add_ln15_6          (add              ) [ 0011111111111]
br_ln12             (br               ) [ 0011111111111]
i_2_3               (phi              ) [ 0000000001100]
f_0_3               (phi              ) [ 0000000001000]
icmp_ln12_3         (icmp             ) [ 0011111111111]
empty_9             (speclooptripcount) [ 0000000000000]
add_ln12_3          (add              ) [ 0011111111111]
br_ln12             (br               ) [ 0000000000000]
zext_ln14_11        (zext             ) [ 0000000000000]
add_ln14_8          (add              ) [ 0000000000000]
sext_ln14_2         (sext             ) [ 0000000000000]
max_pool_out_addr_3 (getelementptr    ) [ 0000000000100]
empty_8             (specregionend    ) [ 0000000000000]
tmp_4               (specregionbegin  ) [ 0000000000011]
br_ln12             (br               ) [ 0011111111111]
specloopname_ln13   (specloopname     ) [ 0000000000000]
max_pool_out_load_3 (load             ) [ 0000000000000]
zext_ln14_8         (zext             ) [ 0000000000000]
flat_array_addr_3   (getelementptr    ) [ 0000000000000]
store_ln14          (store            ) [ 0000000000000]
add_ln15_7          (add              ) [ 0011111111111]
br_ln12             (br               ) [ 0011111111111]
i_2_4               (phi              ) [ 0000000000011]
f_0_4               (phi              ) [ 0000000000010]
icmp_ln12_4         (icmp             ) [ 0011111111111]
empty_11            (speclooptripcount) [ 0000000000000]
add_ln12_4          (add              ) [ 0011111111111]
br_ln12             (br               ) [ 0000000000000]
zext_ln14_12        (zext             ) [ 0000000000000]
add_ln14_9          (add              ) [ 0000000000000]
sext_ln14_3         (sext             ) [ 0000000000000]
max_pool_out_addr_4 (getelementptr    ) [ 0000000000001]
empty_10            (specregionend    ) [ 0000000000000]
br_ln6              (br               ) [ 0111111111111]
specloopname_ln13   (specloopname     ) [ 0000000000000]
max_pool_out_load_4 (load             ) [ 0000000000000]
zext_ln14_10        (zext             ) [ 0000000000000]
flat_array_addr_4   (getelementptr    ) [ 0000000000000]
store_ln14          (store            ) [ 0000000000000]
add_ln15_8          (add              ) [ 0011111111111]
br_ln12             (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flat_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="max_pool_out_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="10" slack="0"/>
<pin id="76" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_load/3 max_pool_out_load_1/5 max_pool_out_load_2/7 max_pool_out_load_3/9 max_pool_out_load_4/11 "/>
</bind>
</comp>

<comp id="85" class="1004" name="flat_array_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="9" slack="0"/>
<pin id="89" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/4 store_ln14/6 store_ln14/8 store_ln14/10 store_ln14/12 "/>
</bind>
</comp>

<comp id="99" class="1004" name="max_pool_out_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr_1/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="flat_array_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="9" slack="0"/>
<pin id="111" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr_1/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="max_pool_out_addr_2_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr_2/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="flat_array_addr_2_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="9" slack="0"/>
<pin id="127" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr_2/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="max_pool_out_addr_3_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr_3/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="flat_array_addr_3_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr_3/10 "/>
</bind>
</comp>

<comp id="147" class="1004" name="max_pool_out_addr_4_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr_4/11 "/>
</bind>
</comp>

<comp id="155" class="1004" name="flat_array_addr_4_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="9" slack="0"/>
<pin id="159" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr_4/12 "/>
</bind>
</comp>

<comp id="163" class="1005" name="r_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="1"/>
<pin id="165" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="r_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="3" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="1"/>
<pin id="176" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="9" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_2_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="1"/>
<pin id="188" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_2_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="9" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2_0/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="f_0_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="1"/>
<pin id="199" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="f_0_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0_0/3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_2_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="1"/>
<pin id="210" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2_1 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_2_1_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="2"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="9" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2_1/5 "/>
</bind>
</comp>

<comp id="218" class="1005" name="f_0_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="1"/>
<pin id="220" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0_1 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="f_0_1_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0_1/5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_2_2_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="1"/>
<pin id="231" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2_2 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_2_2_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="2"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="9" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2_2/7 "/>
</bind>
</comp>

<comp id="239" class="1005" name="f_0_2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="1"/>
<pin id="241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0_2 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="f_0_2_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0_2/7 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_2_3_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="1"/>
<pin id="252" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2_3 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_2_3_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="2"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="9" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2_3/9 "/>
</bind>
</comp>

<comp id="260" class="1005" name="f_0_3_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="1"/>
<pin id="262" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0_3 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="f_0_3_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0_3/9 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_2_4_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="1"/>
<pin id="273" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2_4 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_2_4_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="2"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="9" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2_4/11 "/>
</bind>
</comp>

<comp id="281" class="1005" name="f_0_4_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="1"/>
<pin id="283" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0_4 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="f_0_4_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0_4/11 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="r_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_5_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln14_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln14_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln14_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="9" slack="0"/>
<pin id="337" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln14_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln14_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="7" slack="0"/>
<pin id="349" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_2/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln14_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="7" slack="0"/>
<pin id="355" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln14_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_4/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln15_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="0" index="1" bw="6" slack="0"/>
<pin id="367" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln12_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln12_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln14_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_3/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln14_5_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="1"/>
<pin id="388" dir="0" index="1" bw="5" slack="0"/>
<pin id="389" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_5/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln14_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln15_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="1"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln14_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln15_4_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="1"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_4/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln12_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln12_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln14_7_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln14_6_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="2"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_6/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln14_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln15_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="2"/>
<pin id="441" dir="0" index="1" bw="7" slack="0"/>
<pin id="442" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln14_4_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="1"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln15_5_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="1"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_5/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln12_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="5" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_2/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln12_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_2/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln14_9_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_9/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln14_7_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="3"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_7/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln14_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_1/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln15_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="3"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_3/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln14_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="1"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln15_6_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="1"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_6/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln12_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_3/9 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln12_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_3/9 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln14_11_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_11/9 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln14_8_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="4"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_8/9 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln14_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_2/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln14_8_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="1"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln15_7_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="1"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_7/10 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln12_4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="0" index="1" bw="5" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_4/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln12_4_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_4/11 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln14_12_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_12/11 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln14_9_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="5"/>
<pin id="554" dir="0" index="1" bw="5" slack="0"/>
<pin id="555" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_9/11 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln14_3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_3/11 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln14_10_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="1"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_10/12 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln15_8_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="1"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_8/12 "/>
</bind>
</comp>

<comp id="576" class="1005" name="r_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="0"/>
<pin id="578" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="581" class="1005" name="i_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="9" slack="0"/>
<pin id="583" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="586" class="1005" name="add_ln14_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="1"/>
<pin id="588" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="591" class="1005" name="add_ln14_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="2"/>
<pin id="593" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln14_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="add_ln14_2_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="3"/>
<pin id="598" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln14_2 "/>
</bind>
</comp>

<comp id="601" class="1005" name="add_ln14_3_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="4"/>
<pin id="603" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln14_3 "/>
</bind>
</comp>

<comp id="606" class="1005" name="add_ln14_4_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="10" slack="5"/>
<pin id="608" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="add_ln14_4 "/>
</bind>
</comp>

<comp id="611" class="1005" name="add_ln15_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="2"/>
<pin id="613" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="619" class="1005" name="add_ln12_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="0"/>
<pin id="621" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="624" class="1005" name="max_pool_out_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="1"/>
<pin id="626" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln15_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="2"/>
<pin id="631" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="add_ln15_4_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="1"/>
<pin id="636" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_4 "/>
</bind>
</comp>

<comp id="642" class="1005" name="add_ln12_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="0"/>
<pin id="644" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12_1 "/>
</bind>
</comp>

<comp id="647" class="1005" name="max_pool_out_addr_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="9" slack="1"/>
<pin id="649" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="add_ln15_2_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="2"/>
<pin id="654" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln15_2 "/>
</bind>
</comp>

<comp id="657" class="1005" name="add_ln15_5_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="9" slack="1"/>
<pin id="659" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_5 "/>
</bind>
</comp>

<comp id="665" class="1005" name="add_ln12_2_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="5" slack="0"/>
<pin id="667" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12_2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="max_pool_out_addr_2_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="1"/>
<pin id="672" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr_2 "/>
</bind>
</comp>

<comp id="675" class="1005" name="add_ln15_3_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="9" slack="2"/>
<pin id="677" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln15_3 "/>
</bind>
</comp>

<comp id="680" class="1005" name="add_ln15_6_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="9" slack="1"/>
<pin id="682" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_6 "/>
</bind>
</comp>

<comp id="688" class="1005" name="add_ln12_3_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="0"/>
<pin id="690" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12_3 "/>
</bind>
</comp>

<comp id="693" class="1005" name="max_pool_out_addr_3_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="9" slack="1"/>
<pin id="695" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr_3 "/>
</bind>
</comp>

<comp id="698" class="1005" name="add_ln15_7_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="9" slack="1"/>
<pin id="700" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_7 "/>
</bind>
</comp>

<comp id="706" class="1005" name="add_ln12_4_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="0"/>
<pin id="708" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12_4 "/>
</bind>
</comp>

<comp id="711" class="1005" name="max_pool_out_addr_4_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="9" slack="1"/>
<pin id="713" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr_4 "/>
</bind>
</comp>

<comp id="716" class="1005" name="add_ln15_8_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="9" slack="1"/>
<pin id="718" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="58" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="79" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="58" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="58" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="195"><net_src comp="174" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="217"><net_src comp="211" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="238"><net_src comp="232" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="259"><net_src comp="253" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="280"><net_src comp="274" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="167" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="167" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="178" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="167" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="167" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="318" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="334" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="334" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="334" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="178" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="201" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="201" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="201" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="400"><net_src comp="174" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="186" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="411"><net_src comp="186" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="66" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="222" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="52" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="222" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="222" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="443"><net_src comp="174" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="208" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="454"><net_src comp="208" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="66" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="243" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="52" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="243" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="243" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="486"><net_src comp="174" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="70" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="229" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="497"><net_src comp="229" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="66" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="264" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="52" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="264" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="56" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="264" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="528"><net_src comp="250" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="534"><net_src comp="250" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="66" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="285" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="52" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="285" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="56" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="285" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="552" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="565"><net_src comp="271" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="571"><net_src comp="271" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="66" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="579"><net_src comp="298" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="584"><net_src comp="304" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="589"><net_src comp="334" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="594"><net_src comp="340" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="599"><net_src comp="346" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="604"><net_src comp="352" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="609"><net_src comp="358" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="614"><net_src comp="364" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="622"><net_src comp="376" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="627"><net_src comp="72" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="632"><net_src comp="396" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="637"><net_src comp="407" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="645"><net_src comp="419" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="650"><net_src comp="99" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="655"><net_src comp="439" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="660"><net_src comp="450" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="668"><net_src comp="462" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="673"><net_src comp="115" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="678"><net_src comp="482" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="683"><net_src comp="493" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="691"><net_src comp="505" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="696"><net_src comp="131" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="701"><net_src comp="530" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="709"><net_src comp="542" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="714"><net_src comp="147" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="719"><net_src comp="567" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="274" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: flat_array | {4 6 8 10 12 }
 - Input state : 
	Port: flat : max_pool_out | {3 4 5 6 7 8 9 10 11 12 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		r : 1
		br_ln6 : 2
		i : 1
		tmp_5 : 1
		zext_ln14 : 2
		tmp_6 : 1
		zext_ln14_1 : 2
		add_ln14 : 3
		add_ln14_1 : 4
		add_ln14_2 : 4
		add_ln14_3 : 4
		add_ln14_4 : 4
		add_ln15 : 1
	State 3
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
		zext_ln14_3 : 1
		add_ln14_5 : 2
		zext_ln14_5 : 3
		max_pool_out_addr : 4
		max_pool_out_load : 5
	State 4
		flat_array_addr : 1
		store_ln14 : 2
	State 5
		icmp_ln12_1 : 1
		add_ln12_1 : 1
		br_ln12 : 2
		zext_ln14_7 : 1
		add_ln14_6 : 2
		sext_ln14 : 3
		max_pool_out_addr_1 : 4
		max_pool_out_load_1 : 5
	State 6
		flat_array_addr_1 : 1
		store_ln14 : 2
	State 7
		icmp_ln12_2 : 1
		add_ln12_2 : 1
		br_ln12 : 2
		zext_ln14_9 : 1
		add_ln14_7 : 2
		sext_ln14_1 : 3
		max_pool_out_addr_2 : 4
		max_pool_out_load_2 : 5
	State 8
		flat_array_addr_2 : 1
		store_ln14 : 2
	State 9
		icmp_ln12_3 : 1
		add_ln12_3 : 1
		br_ln12 : 2
		zext_ln14_11 : 1
		add_ln14_8 : 2
		sext_ln14_2 : 3
		max_pool_out_addr_3 : 4
		max_pool_out_load_3 : 5
	State 10
		flat_array_addr_3 : 1
		store_ln14 : 2
	State 11
		icmp_ln12_4 : 1
		add_ln12_4 : 1
		br_ln12 : 2
		zext_ln14_12 : 1
		add_ln14_9 : 2
		sext_ln14_3 : 3
		max_pool_out_addr_4 : 4
		max_pool_out_load_4 : 5
	State 12
		flat_array_addr_4 : 1
		store_ln14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       r_fu_298      |    0    |    12   |
|          |       i_fu_304      |    0    |    15   |
|          |   add_ln14_fu_334   |    0    |    15   |
|          |  add_ln14_1_fu_340  |    0    |    14   |
|          |  add_ln14_2_fu_346  |    0    |    14   |
|          |  add_ln14_3_fu_352  |    0    |    14   |
|          |  add_ln14_4_fu_358  |    0    |    14   |
|          |   add_ln15_fu_364   |    0    |    15   |
|          |   add_ln12_fu_376   |    0    |    15   |
|          |  add_ln14_5_fu_386  |    0    |    14   |
|          |  add_ln15_1_fu_396  |    0    |    15   |
|          |  add_ln15_4_fu_407  |    0    |    15   |
|    add   |  add_ln12_1_fu_419  |    0    |    15   |
|          |  add_ln14_6_fu_429  |    0    |    14   |
|          |  add_ln15_2_fu_439  |    0    |    15   |
|          |  add_ln15_5_fu_450  |    0    |    15   |
|          |  add_ln12_2_fu_462  |    0    |    15   |
|          |  add_ln14_7_fu_472  |    0    |    14   |
|          |  add_ln15_3_fu_482  |    0    |    15   |
|          |  add_ln15_6_fu_493  |    0    |    15   |
|          |  add_ln12_3_fu_505  |    0    |    15   |
|          |  add_ln14_8_fu_515  |    0    |    14   |
|          |  add_ln15_7_fu_530  |    0    |    15   |
|          |  add_ln12_4_fu_542  |    0    |    15   |
|          |  add_ln14_9_fu_552  |    0    |    14   |
|          |  add_ln15_8_fu_567  |    0    |    15   |
|----------|---------------------|---------|---------|
|          |   icmp_ln6_fu_292   |    0    |    9    |
|          |   icmp_ln12_fu_370  |    0    |    11   |
|   icmp   |  icmp_ln12_1_fu_413 |    0    |    11   |
|          |  icmp_ln12_2_fu_456 |    0    |    11   |
|          |  icmp_ln12_3_fu_499 |    0    |    11   |
|          |  icmp_ln12_4_fu_536 |    0    |    11   |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_5_fu_310    |    0    |    0    |
|          |     tmp_6_fu_322    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln14_fu_318  |    0    |    0    |
|          |  zext_ln14_1_fu_330 |    0    |    0    |
|          |  zext_ln14_3_fu_382 |    0    |    0    |
|          |  zext_ln14_5_fu_391 |    0    |    0    |
|          |  zext_ln14_2_fu_402 |    0    |    0    |
|          |  zext_ln14_7_fu_425 |    0    |    0    |
|   zext   |  zext_ln14_4_fu_445 |    0    |    0    |
|          |  zext_ln14_9_fu_468 |    0    |    0    |
|          |  zext_ln14_6_fu_488 |    0    |    0    |
|          | zext_ln14_11_fu_511 |    0    |    0    |
|          |  zext_ln14_8_fu_525 |    0    |    0    |
|          | zext_ln14_12_fu_548 |    0    |    0    |
|          | zext_ln14_10_fu_562 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   sext_ln14_fu_434  |    0    |    0    |
|   sext   |  sext_ln14_1_fu_477 |    0    |    0    |
|          |  sext_ln14_2_fu_520 |    0    |    0    |
|          |  sext_ln14_3_fu_557 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   442   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln12_1_reg_642    |    5   |
|     add_ln12_2_reg_665    |    5   |
|     add_ln12_3_reg_688    |    5   |
|     add_ln12_4_reg_706    |    5   |
|      add_ln12_reg_619     |    5   |
|     add_ln14_1_reg_591    |   10   |
|     add_ln14_2_reg_596    |   10   |
|     add_ln14_3_reg_601    |   10   |
|     add_ln14_4_reg_606    |   10   |
|      add_ln14_reg_586     |   10   |
|     add_ln15_1_reg_629    |    9   |
|     add_ln15_2_reg_652    |    9   |
|     add_ln15_3_reg_675    |    9   |
|     add_ln15_4_reg_634    |    9   |
|     add_ln15_5_reg_657    |    9   |
|     add_ln15_6_reg_680    |    9   |
|     add_ln15_7_reg_698    |    9   |
|     add_ln15_8_reg_716    |    9   |
|      add_ln15_reg_611     |    9   |
|       f_0_0_reg_197       |    5   |
|       f_0_1_reg_218       |    5   |
|       f_0_2_reg_239       |    5   |
|       f_0_3_reg_260       |    5   |
|       f_0_4_reg_281       |    5   |
|        i_0_reg_174        |    9   |
|       i_2_0_reg_186       |    9   |
|       i_2_1_reg_208       |    9   |
|       i_2_2_reg_229       |    9   |
|       i_2_3_reg_250       |    9   |
|       i_2_4_reg_271       |    9   |
|         i_reg_581         |    9   |
|max_pool_out_addr_1_reg_647|    9   |
|max_pool_out_addr_2_reg_670|    9   |
|max_pool_out_addr_3_reg_693|    9   |
|max_pool_out_addr_4_reg_711|    9   |
| max_pool_out_addr_reg_624 |    9   |
|        r_0_reg_163        |    3   |
|         r_reg_576         |    3   |
+---------------------------+--------+
|           Total           |   295  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |  10  |   9  |   90   ||    47   |
| grp_access_fu_92 |  p0  |   5  |   9  |   45   ||    27   |
|    i_0_reg_174   |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   153  || 5.72605 ||    83   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   442  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   83   |
|  Register |    -   |   295  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   295  |   525  |
+-----------+--------+--------+--------+
