#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Jan 18 02:36:12 2021
# Process ID: 1080
# Current directory: D:/Vivado/pdm_system
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20620 D:\Vivado\pdm_system\zedboard.xpr
# Log file: D:/Vivado/pdm_system/vivado.log
# Journal file: D:/Vivado/pdm_system\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/pdm_system/zedboard.xpr
update_compile_order -fileset sources_1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
reset_property board_connections [get_projects zedboard]
open_bd_design {D:/Vivado/pdm_system/zedboard.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_rst_ps7_0_100M_0 design_1_processing_system7_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_rst_ps7_0_100M_0 design_1_processing_system7_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/Vivado/pdm_system/zedboard.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/Vivado/pdm_system/zedboard.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado/pdm_system/zedboard.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Vivado/pdm_system/zedboard.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/pdm_system/zedboard.ip_user_files -ipstatic_source_dir D:/Vivado/pdm_system/zedboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/pdm_system/zedboard.cache/compile_simlib/modelsim} {questa=D:/Vivado/pdm_system/zedboard.cache/compile_simlib/questa} {riviera=D:/Vivado/pdm_system/zedboard.cache/compile_simlib/riviera} {activehdl=D:/Vivado/pdm_system/zedboard.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
close_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:MYIP_TOP:1.0 [get_ips  design_1_MYIP_TOP_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_MYIP_TOP_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
report_ip_status -name ip_status 
open_run impl_1
report_utilization -name utilization_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Vivado/pdm_system/zedboard.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Vivado/pdm_system/zedboard.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
launch_simulation
source design_1_wrapper.tcl
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
current_wave_config {Untitled 2}
add_wave {{/design_1_wrapper/design_1_i/MYIP_TOP_0/g_hclk_es1}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/hreset_n}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/haddr}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/htrans}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/hwrite}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/hsize}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/hburst}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/hwdata}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/hready}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/hprot}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/hsel_es1}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/hrdata_es1}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/hresp_es1}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/hreadyout_es1}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/pdm_in}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/pdm_signal}} 
current_wave_config {Untitled 2}
add_wave {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/AHBclk}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/PDMclk}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/rst}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/ctrl}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/addr}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_signal}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/dout}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/bsy}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/empty_signal}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/RW}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/memory_idx}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/cnt_en}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/sel_clk}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/w_i}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/full_signal}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/wr_rst_busy}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/rd_rst_busy}} 
launch_simulation -mode post-synthesis -type functional
source design_1_wrapper.tcl
launch_simulation -mode post-implementation -type functional
source design_1_wrapper.tcl
current_sim simulation_2
close_sim
current_wave_config {Untitled 2}
add_wave {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/AHBclk}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/PDMclk}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/rst}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/ctrl}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/addr}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_signal}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/dout}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/bsy}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/empty_signal}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/RW}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/memory_idx}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[31]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[30]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[29]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[28]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[27]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[26]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[25]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[24]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[23]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[22]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[21]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[20]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[19]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[18]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[17]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[16]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[15]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[14]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[13]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[12]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[11]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[10]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[9]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[8]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[7]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[6]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[5]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[4]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[3]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[2]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[1]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/pdm_array[0]}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/cnt_en}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/sel_clk}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/w_i}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/full_signal}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/wr_rst_busy}} {{/design_1_wrapper/design_1_i/MYIP_TOP_0/inst/pdm/rd_rst_busy}} 
current_sim simulation_3
current_sim simulation_1
close_sim
open_bd_design {D:/Vivado/pdm_system/zedboard.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:MYIP_TOP:1.0 [get_ips  design_1_MYIP_TOP_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_MYIP_TOP_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:MYIP_TOP:1.0 [get_ips  design_1_MYIP_TOP_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_MYIP_TOP_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
regenerate_bd_layout
report_ip_status -name ip_status 
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:MYIP_TOP:1.0 [get_ips  design_1_MYIP_TOP_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_MYIP_TOP_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Vivado/pdm_system/zedboard.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:MYIP_TOP:1.0 [get_ips  design_1_MYIP_TOP_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_MYIP_TOP_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Vivado/pdm_system/zedboard.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
report_ip_status -name ip_status 
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Vivado/pdm_system/zedboard.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Vivado/pdm_system/zedboard.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:MYIP_TOP:1.0 [get_ips  design_1_MYIP_TOP_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_MYIP_TOP_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
regenerate_bd_layout
save_bd_design
