lsl r0, r1, #8 
tst r2, r0 
addne r0, r1, r1 
mvn r3, r0 
orr r3, r0, r3, ror #10 
