{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652714354540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652714354541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 17:19:14 2022 " "Processing started: Mon May 16 17:19:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652714354541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652714354541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWMgeneration -c PWMgeneration_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWMgeneration -c PWMgeneration_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652714354541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652714355107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652714355108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmgeneration_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwmgeneration_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWMgeneration_tb-TestBench " "Found design unit 1: PWMgeneration_tb-TestBench" {  } { { "PWMgeneration_tb.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652714366189 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWMgeneration_tb " "Found entity 1: PWMgeneration_tb" {  } { { "PWMgeneration_tb.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652714366189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652714366189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmgeneration_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwmgeneration_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWMgeneration_top-RTL " "Found design unit 1: PWMgeneration_top-RTL" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652714366198 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWMgeneration_top " "Found entity 1: PWMgeneration_top" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652714366198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652714366198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watchdog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watchdog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watchdog-behavior " "Found design unit 1: watchdog-behavior" {  } { { "watchdog.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/watchdog.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652714366198 ""} { "Info" "ISGN_ENTITY_NAME" "1 watchdog " "Found entity 1: watchdog" {  } { { "watchdog.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/watchdog.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652714366198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652714366198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_reset-behavior " "Found design unit 1: set_reset-behavior" {  } { { "set_reset.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/set_reset.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652714366198 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_reset " "Found entity 1: set_reset" {  } { { "set_reset.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/set_reset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652714366198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652714366198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-behavior " "Found design unit 1: PWM-behavior" {  } { { "PWM.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652714366198 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652714366198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652714366198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incdec_duty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incdec_duty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incdec_duty-behavior " "Found design unit 1: incdec_duty-behavior" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652714366198 ""} { "Info" "ISGN_ENTITY_NAME" "1 incdec_duty " "Found entity 1: incdec_duty" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652714366198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652714366198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWMgeneration_top " "Elaborating entity \"PWMgeneration_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652714366240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:PWMtest " "Elaborating entity \"PWM\" for hierarchy \"PWM:PWMtest\"" {  } { { "PWMgeneration_top.vhd" "PWMtest" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652714366240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_reset set_reset:set_reset_test " "Elaborating entity \"set_reset\" for hierarchy \"set_reset:set_reset_test\"" {  } { { "PWMgeneration_top.vhd" "set_reset_test" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652714366248 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_flag set_reset.vhd(27) " "VHDL Process Statement warning at set_reset.vhd(27): signal \"set_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_reset.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/set_reset.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652714366248 "|PWMgeneration_top|set_reset:set_reset_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_flag set_reset.vhd(47) " "VHDL Process Statement warning at set_reset.vhd(47): signal \"reset_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_reset.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/set_reset.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652714366248 "|PWMgeneration_top|set_reset:set_reset_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watchdog watchdog:watchdog_test " "Elaborating entity \"watchdog\" for hierarchy \"watchdog:watchdog_test\"" {  } { { "PWMgeneration_top.vhd" "watchdog_test" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652714366248 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wdg_reset watchdog.vhd(22) " "VHDL Process Statement warning at watchdog.vhd(22): signal \"wdg_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "watchdog.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/watchdog.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652714366248 "|watchdog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incdec_duty incdec_duty:incdecdutytest " "Elaborating entity \"incdec_duty\" for hierarchy \"incdec_duty:incdecdutytest\"" {  } { { "PWMgeneration_top.vhd" "incdecdutytest" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652714366259 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel incdec_duty.vhd(46) " "VHDL Process Statement warning at incdec_duty.vhd(46): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652714366260 "|PWMgeneration_top|incdec_duty:incdecdutytest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_inc incdec_duty.vhd(74) " "VHDL Process Statement warning at incdec_duty.vhd(74): signal \"flag_inc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652714366260 "|PWMgeneration_top|incdec_duty:incdecdutytest"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag_inc incdec_duty.vhd(65) " "VHDL Process Statement warning at incdec_duty.vhd(65): inferring latch(es) for signal or variable \"flag_inc\", which holds its previous value in one or more paths through the process" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652714366260 "|PWMgeneration_top|incdec_duty:incdecdutytest"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PWM.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM.vhd" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652714367180 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652714367180 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty\[7\] incdec_duty:incdecdutytest\|duty\[7\]~_emulated incdec_duty:incdecdutytest\|duty\[7\]~1 " "Register \"incdec_duty:incdecdutytest\|duty\[7\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty\[7\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty\[7\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty\[6\] incdec_duty:incdecdutytest\|duty\[6\]~_emulated incdec_duty:incdecdutytest\|duty\[6\]~5 " "Register \"incdec_duty:incdecdutytest\|duty\[6\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty\[6\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty\[6\]~5\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty\[5\] incdec_duty:incdecdutytest\|duty\[5\]~_emulated incdec_duty:incdecdutytest\|duty\[7\]~1 " "Register \"incdec_duty:incdecdutytest\|duty\[5\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty\[5\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty\[7\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty\[4\] incdec_duty:incdecdutytest\|duty\[4\]~_emulated incdec_duty:incdecdutytest\|duty\[7\]~1 " "Register \"incdec_duty:incdecdutytest\|duty\[4\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty\[4\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty\[7\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty\[3\] incdec_duty:incdecdutytest\|duty\[3\]~_emulated incdec_duty:incdecdutytest\|duty\[7\]~1 " "Register \"incdec_duty:incdecdutytest\|duty\[3\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty\[3\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty\[7\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty\[2\] incdec_duty:incdecdutytest\|duty\[2\]~_emulated incdec_duty:incdecdutytest\|duty\[7\]~1 " "Register \"incdec_duty:incdecdutytest\|duty\[2\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty\[2\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty\[7\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty\[1\] incdec_duty:incdecdutytest\|duty\[1\]~_emulated incdec_duty:incdecdutytest\|duty\[7\]~1 " "Register \"incdec_duty:incdecdutytest\|duty\[1\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty\[1\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty\[7\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty\[0\] incdec_duty:incdecdutytest\|duty\[0\]~_emulated incdec_duty:incdecdutytest\|duty\[6\]~5 " "Register \"incdec_duty:incdecdutytest\|duty\[0\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty\[0\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty\[6\]~5\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty_act\[8\] incdec_duty:incdecdutytest\|duty_act\[8\]~_emulated incdec_duty:incdecdutytest\|duty_act\[8\]~1 " "Register \"incdec_duty:incdecdutytest\|duty_act\[8\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty_act\[8\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty_act\[8\]~1\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty_act[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty_act\[7\] incdec_duty:incdecdutytest\|duty_act\[7\]~_emulated incdec_duty:incdecdutytest\|duty_act\[7\]~5 " "Register \"incdec_duty:incdecdutytest\|duty_act\[7\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty_act\[7\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty_act\[7\]~5\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty_act[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty_act\[6\] incdec_duty:incdecdutytest\|duty_act\[6\]~_emulated incdec_duty:incdecdutytest\|duty_act\[6\]~9 " "Register \"incdec_duty:incdecdutytest\|duty_act\[6\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty_act\[6\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty_act\[6\]~9\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty_act[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty_act\[5\] incdec_duty:incdecdutytest\|duty_act\[5\]~_emulated incdec_duty:incdecdutytest\|duty_act\[5\]~13 " "Register \"incdec_duty:incdecdutytest\|duty_act\[5\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty_act\[5\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty_act\[5\]~13\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty_act[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty_act\[4\] incdec_duty:incdecdutytest\|duty_act\[4\]~_emulated incdec_duty:incdecdutytest\|duty_act\[4\]~17 " "Register \"incdec_duty:incdecdutytest\|duty_act\[4\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty_act\[4\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty_act\[4\]~17\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty_act[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty_act\[3\] incdec_duty:incdecdutytest\|duty_act\[3\]~_emulated incdec_duty:incdecdutytest\|duty_act\[3\]~21 " "Register \"incdec_duty:incdecdutytest\|duty_act\[3\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty_act\[3\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty_act\[3\]~21\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty_act[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty_act\[2\] incdec_duty:incdecdutytest\|duty_act\[2\]~_emulated incdec_duty:incdecdutytest\|duty_act\[2\]~25 " "Register \"incdec_duty:incdecdutytest\|duty_act\[2\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty_act\[2\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty_act\[2\]~25\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty_act[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty_act\[1\] incdec_duty:incdecdutytest\|duty_act\[1\]~_emulated incdec_duty:incdecdutytest\|duty_act\[1\]~29 " "Register \"incdec_duty:incdecdutytest\|duty_act\[1\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty_act\[1\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty_act\[1\]~29\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty_act[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "incdec_duty:incdecdutytest\|duty_act\[0\] incdec_duty:incdecdutytest\|duty_act\[0\]~_emulated incdec_duty:incdecdutytest\|duty_act\[0\]~33 " "Register \"incdec_duty:incdecdutytest\|duty_act\[0\]\" is converted into an equivalent circuit using register \"incdec_duty:incdecdutytest\|duty_act\[0\]~_emulated\" and latch \"incdec_duty:incdecdutytest\|duty_act\[0\]~33\"" {  } { { "incdec_duty.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652714367180 "|PWMgeneration_top|incdec_duty:incdecdutytest|duty_act[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1652714367180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652714367410 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652714368149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652714368149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "610 " "Implemented 610 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652714368250 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652714368250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "595 " "Implemented 595 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652714368250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652714368250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652714368269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 17:19:28 2022 " "Processing ended: Mon May 16 17:19:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652714368269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652714368269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652714368269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652714368269 ""}
