ARM GAS  /tmp/ccehFquY.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB144:
  27              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32h7xx_hal_msp.c ****   *
  17:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_hal_msp.c ****   */
  19:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_hal_msp.c **** 
  21:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32h7xx_hal_msp.c **** 
  24:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_hal_msp.c **** 
  26:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h7xx_hal_msp.c **** 
  28:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32h7xx_hal_msp.c **** 
  31:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccehFquY.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** 
  33:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32h7xx_hal_msp.c **** 
  36:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32h7xx_hal_msp.c **** 
  38:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32h7xx_hal_msp.c **** 
  41:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32h7xx_hal_msp.c **** 
  43:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32h7xx_hal_msp.c **** 
  46:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32h7xx_hal_msp.c **** 
  48:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32h7xx_hal_msp.c **** 
  51:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32h7xx_hal_msp.c **** 
  53:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32h7xx_hal_msp.c **** 
  56:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32h7xx_hal_msp.c **** 
  58:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32h7xx_hal_msp.c **** 
  60:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32h7xx_hal_msp.c **** /**
  62:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32h7xx_hal_msp.c ****   */
  64:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 65 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32h7xx_hal_msp.c **** 
  68:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32h7xx_hal_msp.c **** 
  70:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39              		.loc 1 70 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 70 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
ARM GAS  /tmp/ccehFquY.s 			page 3


  46 0014 03F00203 		and	r3, r3, #2
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 70 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32h7xx_hal_msp.c **** 
  72:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32h7xx_hal_msp.c **** 
  74:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32h7xx_hal_msp.c **** 
  76:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 77 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE144:
  65              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_I2C_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	HAL_I2C_MspInit:
  73              	.LVL0:
  74              	.LFB145:
  78:Core/Src/stm32h7xx_hal_msp.c **** 
  79:Core/Src/stm32h7xx_hal_msp.c **** /**
  80:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2C MSP Initialization
  81:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  83:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32h7xx_hal_msp.c **** */
  85:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  86:Core/Src/stm32h7xx_hal_msp.c **** {
  75              		.loc 1 86 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 224
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		.loc 1 86 1 is_stmt 0 view .LVU9
  80 0000 10B5     		push	{r4, lr}
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 8
  83              		.cfi_offset 4, -8
  84              		.cfi_offset 14, -4
  85 0002 B8B0     		sub	sp, sp, #224
  86              	.LCFI3:
  87              		.cfi_def_cfa_offset 232
  88 0004 0446     		mov	r4, r0
ARM GAS  /tmp/ccehFquY.s 			page 4


  87:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  89              		.loc 1 87 3 is_stmt 1 view .LVU10
  90              		.loc 1 87 20 is_stmt 0 view .LVU11
  91 0006 0021     		movs	r1, #0
  92 0008 3391     		str	r1, [sp, #204]
  93 000a 3491     		str	r1, [sp, #208]
  94 000c 3591     		str	r1, [sp, #212]
  95 000e 3691     		str	r1, [sp, #216]
  96 0010 3791     		str	r1, [sp, #220]
  88:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  97              		.loc 1 88 3 is_stmt 1 view .LVU12
  98              		.loc 1 88 28 is_stmt 0 view .LVU13
  99 0012 C022     		movs	r2, #192
 100 0014 02A8     		add	r0, sp, #8
 101              	.LVL1:
 102              		.loc 1 88 28 view .LVU14
 103 0016 FFF7FEFF 		bl	memset
 104              	.LVL2:
  89:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 105              		.loc 1 89 3 is_stmt 1 view .LVU15
 106              		.loc 1 89 10 is_stmt 0 view .LVU16
 107 001a 2268     		ldr	r2, [r4]
 108              		.loc 1 89 5 view .LVU17
 109 001c 1B4B     		ldr	r3, .L11
 110 001e 9A42     		cmp	r2, r3
 111 0020 01D0     		beq	.L9
 112              	.LVL3:
 113              	.L5:
  90:Core/Src/stm32h7xx_hal_msp.c ****   {
  91:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
  92:Core/Src/stm32h7xx_hal_msp.c **** 
  93:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
  94:Core/Src/stm32h7xx_hal_msp.c **** 
  95:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
  96:Core/Src/stm32h7xx_hal_msp.c ****   */
  97:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
  98:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
  99:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 100:Core/Src/stm32h7xx_hal_msp.c ****     {
 101:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 102:Core/Src/stm32h7xx_hal_msp.c ****     }
 103:Core/Src/stm32h7xx_hal_msp.c **** 
 104:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 105:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 106:Core/Src/stm32h7xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 107:Core/Src/stm32h7xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 108:Core/Src/stm32h7xx_hal_msp.c ****     */
 109:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 111:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 112:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 113:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 114:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 115:Core/Src/stm32h7xx_hal_msp.c **** 
 116:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 117:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 118:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
ARM GAS  /tmp/ccehFquY.s 			page 5


 119:Core/Src/stm32h7xx_hal_msp.c **** 
 120:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 121:Core/Src/stm32h7xx_hal_msp.c ****   }
 122:Core/Src/stm32h7xx_hal_msp.c **** 
 123:Core/Src/stm32h7xx_hal_msp.c **** }
 114              		.loc 1 123 1 view .LVU18
 115 0022 38B0     		add	sp, sp, #224
 116              	.LCFI4:
 117              		.cfi_remember_state
 118              		.cfi_def_cfa_offset 8
 119              		@ sp needed
 120 0024 10BD     		pop	{r4, pc}
 121              	.LVL4:
 122              	.L9:
 123              	.LCFI5:
 124              		.cfi_restore_state
  97:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 125              		.loc 1 97 5 is_stmt 1 view .LVU19
  97:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 126              		.loc 1 97 46 is_stmt 0 view .LVU20
 127 0026 0822     		movs	r2, #8
 128 0028 0023     		movs	r3, #0
 129 002a CDE90223 		strd	r2, [sp, #8]
  98:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 130              		.loc 1 98 5 is_stmt 1 view .LVU21
  99:Core/Src/stm32h7xx_hal_msp.c ****     {
 131              		.loc 1 99 5 view .LVU22
  99:Core/Src/stm32h7xx_hal_msp.c ****     {
 132              		.loc 1 99 9 is_stmt 0 view .LVU23
 133 002e 02A8     		add	r0, sp, #8
 134 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 135              	.LVL5:
  99:Core/Src/stm32h7xx_hal_msp.c ****     {
 136              		.loc 1 99 8 view .LVU24
 137 0034 38BB     		cbnz	r0, .L10
 138              	.L7:
 104:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 139              		.loc 1 104 5 is_stmt 1 view .LVU25
 140              	.LBB3:
 104:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 141              		.loc 1 104 5 view .LVU26
 104:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 142              		.loc 1 104 5 view .LVU27
 143 0036 164C     		ldr	r4, .L11+4
 144              	.LVL6:
 104:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 145              		.loc 1 104 5 is_stmt 0 view .LVU28
 146 0038 D4F8E030 		ldr	r3, [r4, #224]
 147 003c 43F00203 		orr	r3, r3, #2
 148 0040 C4F8E030 		str	r3, [r4, #224]
 104:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 149              		.loc 1 104 5 is_stmt 1 view .LVU29
 150 0044 D4F8E030 		ldr	r3, [r4, #224]
 151 0048 03F00203 		and	r3, r3, #2
 152 004c 0093     		str	r3, [sp]
 104:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 153              		.loc 1 104 5 view .LVU30
ARM GAS  /tmp/ccehFquY.s 			page 6


 154 004e 009B     		ldr	r3, [sp]
 155              	.LBE3:
 104:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 156              		.loc 1 104 5 view .LVU31
 109:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 157              		.loc 1 109 5 view .LVU32
 109:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 158              		.loc 1 109 25 is_stmt 0 view .LVU33
 159 0050 4FF44063 		mov	r3, #3072
 160 0054 3393     		str	r3, [sp, #204]
 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 110 5 is_stmt 1 view .LVU34
 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 162              		.loc 1 110 26 is_stmt 0 view .LVU35
 163 0056 1223     		movs	r3, #18
 164 0058 3493     		str	r3, [sp, #208]
 111:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 165              		.loc 1 111 5 is_stmt 1 view .LVU36
 111:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 166              		.loc 1 111 26 is_stmt 0 view .LVU37
 167 005a 0023     		movs	r3, #0
 168 005c 3593     		str	r3, [sp, #212]
 112:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 169              		.loc 1 112 5 is_stmt 1 view .LVU38
 112:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 170              		.loc 1 112 27 is_stmt 0 view .LVU39
 171 005e 3693     		str	r3, [sp, #216]
 113:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 172              		.loc 1 113 5 is_stmt 1 view .LVU40
 113:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 173              		.loc 1 113 31 is_stmt 0 view .LVU41
 174 0060 0423     		movs	r3, #4
 175 0062 3793     		str	r3, [sp, #220]
 114:Core/Src/stm32h7xx_hal_msp.c **** 
 176              		.loc 1 114 5 is_stmt 1 view .LVU42
 177 0064 33A9     		add	r1, sp, #204
 178 0066 0B48     		ldr	r0, .L11+8
 179 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL7:
 117:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 181              		.loc 1 117 5 view .LVU43
 182              	.LBB4:
 117:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 183              		.loc 1 117 5 view .LVU44
 117:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 184              		.loc 1 117 5 view .LVU45
 185 006c D4F8E830 		ldr	r3, [r4, #232]
 186 0070 43F48003 		orr	r3, r3, #4194304
 187 0074 C4F8E830 		str	r3, [r4, #232]
 117:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 188              		.loc 1 117 5 view .LVU46
 189 0078 D4F8E830 		ldr	r3, [r4, #232]
 190 007c 03F48003 		and	r3, r3, #4194304
 191 0080 0193     		str	r3, [sp, #4]
 117:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 192              		.loc 1 117 5 view .LVU47
 193 0082 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccehFquY.s 			page 7


 194              	.LBE4:
 117:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 195              		.loc 1 117 5 view .LVU48
 196              		.loc 1 123 1 is_stmt 0 view .LVU49
 197 0084 CDE7     		b	.L5
 198              	.LVL8:
 199              	.L10:
 101:Core/Src/stm32h7xx_hal_msp.c ****     }
 200              		.loc 1 101 7 is_stmt 1 view .LVU50
 201 0086 FFF7FEFF 		bl	Error_Handler
 202              	.LVL9:
 203 008a D4E7     		b	.L7
 204              	.L12:
 205              		.align	2
 206              	.L11:
 207 008c 00580040 		.word	1073764352
 208 0090 00440258 		.word	1476543488
 209 0094 00040258 		.word	1476527104
 210              		.cfi_endproc
 211              	.LFE145:
 213              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 214              		.align	1
 215              		.global	HAL_I2C_MspDeInit
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 220              	HAL_I2C_MspDeInit:
 221              	.LVL10:
 222              	.LFB146:
 124:Core/Src/stm32h7xx_hal_msp.c **** 
 125:Core/Src/stm32h7xx_hal_msp.c **** /**
 126:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 127:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 128:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 129:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 130:Core/Src/stm32h7xx_hal_msp.c **** */
 131:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 132:Core/Src/stm32h7xx_hal_msp.c **** {
 223              		.loc 1 132 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 133:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 227              		.loc 1 133 3 view .LVU52
 228              		.loc 1 133 10 is_stmt 0 view .LVU53
 229 0000 0268     		ldr	r2, [r0]
 230              		.loc 1 133 5 view .LVU54
 231 0002 0C4B     		ldr	r3, .L20
 232 0004 9A42     		cmp	r2, r3
 233 0006 00D0     		beq	.L19
 234 0008 7047     		bx	lr
 235              	.L19:
 132:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 236              		.loc 1 132 1 view .LVU55
 237 000a 10B5     		push	{r4, lr}
 238              	.LCFI6:
 239              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccehFquY.s 			page 8


 240              		.cfi_offset 4, -8
 241              		.cfi_offset 14, -4
 134:Core/Src/stm32h7xx_hal_msp.c ****   {
 135:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 136:Core/Src/stm32h7xx_hal_msp.c **** 
 137:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 138:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 139:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 242              		.loc 1 139 5 is_stmt 1 view .LVU56
 243 000c 0A4A     		ldr	r2, .L20+4
 244 000e D2F8E830 		ldr	r3, [r2, #232]
 245 0012 23F48003 		bic	r3, r3, #4194304
 246 0016 C2F8E830 		str	r3, [r2, #232]
 140:Core/Src/stm32h7xx_hal_msp.c **** 
 141:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 142:Core/Src/stm32h7xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 143:Core/Src/stm32h7xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 144:Core/Src/stm32h7xx_hal_msp.c ****     */
 145:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 247              		.loc 1 145 5 view .LVU57
 248 001a 084C     		ldr	r4, .L20+8
 249 001c 4FF48061 		mov	r1, #1024
 250 0020 2046     		mov	r0, r4
 251              	.LVL11:
 252              		.loc 1 145 5 is_stmt 0 view .LVU58
 253 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 254              	.LVL12:
 146:Core/Src/stm32h7xx_hal_msp.c **** 
 147:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 255              		.loc 1 147 5 is_stmt 1 view .LVU59
 256 0026 4FF40061 		mov	r1, #2048
 257 002a 2046     		mov	r0, r4
 258 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 259              	.LVL13:
 148:Core/Src/stm32h7xx_hal_msp.c **** 
 149:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 150:Core/Src/stm32h7xx_hal_msp.c **** 
 151:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 152:Core/Src/stm32h7xx_hal_msp.c ****   }
 153:Core/Src/stm32h7xx_hal_msp.c **** 
 154:Core/Src/stm32h7xx_hal_msp.c **** }
 260              		.loc 1 154 1 is_stmt 0 view .LVU60
 261 0030 10BD     		pop	{r4, pc}
 262              	.L21:
 263 0032 00BF     		.align	2
 264              	.L20:
 265 0034 00580040 		.word	1073764352
 266 0038 00440258 		.word	1476543488
 267 003c 00040258 		.word	1476527104
 268              		.cfi_endproc
 269              	.LFE146:
 271              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
 272              		.align	1
 273              		.global	HAL_I2S_MspInit
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
ARM GAS  /tmp/ccehFquY.s 			page 9


 278              	HAL_I2S_MspInit:
 279              	.LVL14:
 280              	.LFB147:
 155:Core/Src/stm32h7xx_hal_msp.c **** 
 156:Core/Src/stm32h7xx_hal_msp.c **** /**
 157:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2S MSP Initialization
 158:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 159:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 160:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32h7xx_hal_msp.c **** */
 162:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
 163:Core/Src/stm32h7xx_hal_msp.c **** {
 281              		.loc 1 163 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 232
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285              		.loc 1 163 1 is_stmt 0 view .LVU62
 286 0000 70B5     		push	{r4, r5, r6, lr}
 287              	.LCFI7:
 288              		.cfi_def_cfa_offset 16
 289              		.cfi_offset 4, -16
 290              		.cfi_offset 5, -12
 291              		.cfi_offset 6, -8
 292              		.cfi_offset 14, -4
 293 0002 BAB0     		sub	sp, sp, #232
 294              	.LCFI8:
 295              		.cfi_def_cfa_offset 248
 296 0004 0446     		mov	r4, r0
 164:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 297              		.loc 1 164 3 is_stmt 1 view .LVU63
 298              		.loc 1 164 20 is_stmt 0 view .LVU64
 299 0006 0021     		movs	r1, #0
 300 0008 3591     		str	r1, [sp, #212]
 301 000a 3691     		str	r1, [sp, #216]
 302 000c 3791     		str	r1, [sp, #220]
 303 000e 3891     		str	r1, [sp, #224]
 304 0010 3991     		str	r1, [sp, #228]
 165:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 305              		.loc 1 165 3 is_stmt 1 view .LVU65
 306              		.loc 1 165 28 is_stmt 0 view .LVU66
 307 0012 C022     		movs	r2, #192
 308 0014 04A8     		add	r0, sp, #16
 309              	.LVL15:
 310              		.loc 1 165 28 view .LVU67
 311 0016 FFF7FEFF 		bl	memset
 312              	.LVL16:
 166:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2s->Instance==SPI1)
 313              		.loc 1 166 3 is_stmt 1 view .LVU68
 314              		.loc 1 166 10 is_stmt 0 view .LVU69
 315 001a 2268     		ldr	r2, [r4]
 316              		.loc 1 166 5 view .LVU70
 317 001c 274B     		ldr	r3, .L28
 318 001e 9A42     		cmp	r2, r3
 319 0020 01D0     		beq	.L26
 320              	.LVL17:
 321              	.L22:
 167:Core/Src/stm32h7xx_hal_msp.c ****   {
ARM GAS  /tmp/ccehFquY.s 			page 10


 168:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 169:Core/Src/stm32h7xx_hal_msp.c **** 
 170:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 171:Core/Src/stm32h7xx_hal_msp.c **** 
 172:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 173:Core/Src/stm32h7xx_hal_msp.c ****   */
 174:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 175:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 176:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 177:Core/Src/stm32h7xx_hal_msp.c ****     {
 178:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 179:Core/Src/stm32h7xx_hal_msp.c ****     }
 180:Core/Src/stm32h7xx_hal_msp.c **** 
 181:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 182:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 183:Core/Src/stm32h7xx_hal_msp.c **** 
 184:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 185:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 186:Core/Src/stm32h7xx_hal_msp.c ****     /**I2S1 GPIO Configuration
 187:Core/Src/stm32h7xx_hal_msp.c ****     PA4     ------> I2S1_WS
 188:Core/Src/stm32h7xx_hal_msp.c ****     PA5     ------> I2S1_CK
 189:Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> I2S1_SDI
 190:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> I2S1_SDO
 191:Core/Src/stm32h7xx_hal_msp.c ****     PC4     ------> I2S1_MCK
 192:Core/Src/stm32h7xx_hal_msp.c ****     */
 193:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 194:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 195:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 197:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 198:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199:Core/Src/stm32h7xx_hal_msp.c **** 
 200:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 201:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 202:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 203:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 204:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 205:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 206:Core/Src/stm32h7xx_hal_msp.c **** 
 207:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 208:Core/Src/stm32h7xx_hal_msp.c **** 
 209:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 210:Core/Src/stm32h7xx_hal_msp.c ****   }
 211:Core/Src/stm32h7xx_hal_msp.c **** 
 212:Core/Src/stm32h7xx_hal_msp.c **** }
 322              		.loc 1 212 1 view .LVU71
 323 0022 3AB0     		add	sp, sp, #232
 324              	.LCFI9:
 325              		.cfi_remember_state
 326              		.cfi_def_cfa_offset 16
 327              		@ sp needed
 328 0024 70BD     		pop	{r4, r5, r6, pc}
 329              	.LVL18:
 330              	.L26:
 331              	.LCFI10:
 332              		.cfi_restore_state
 174:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
ARM GAS  /tmp/ccehFquY.s 			page 11


 333              		.loc 1 174 5 is_stmt 1 view .LVU72
 174:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 334              		.loc 1 174 46 is_stmt 0 view .LVU73
 335 0026 4FF48052 		mov	r2, #4096
 336 002a 0023     		movs	r3, #0
 337 002c CDE90423 		strd	r2, [sp, #16]
 175:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 338              		.loc 1 175 5 is_stmt 1 view .LVU74
 176:Core/Src/stm32h7xx_hal_msp.c ****     {
 339              		.loc 1 176 5 view .LVU75
 176:Core/Src/stm32h7xx_hal_msp.c ****     {
 340              		.loc 1 176 9 is_stmt 0 view .LVU76
 341 0030 04A8     		add	r0, sp, #16
 342 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 343              	.LVL19:
 176:Core/Src/stm32h7xx_hal_msp.c ****     {
 344              		.loc 1 176 8 view .LVU77
 345 0036 0028     		cmp	r0, #0
 346 0038 3CD1     		bne	.L27
 347              	.L24:
 182:Core/Src/stm32h7xx_hal_msp.c **** 
 348              		.loc 1 182 5 is_stmt 1 view .LVU78
 349              	.LBB5:
 182:Core/Src/stm32h7xx_hal_msp.c **** 
 350              		.loc 1 182 5 view .LVU79
 182:Core/Src/stm32h7xx_hal_msp.c **** 
 351              		.loc 1 182 5 view .LVU80
 352 003a 214B     		ldr	r3, .L28+4
 353 003c D3F8F020 		ldr	r2, [r3, #240]
 354 0040 42F48052 		orr	r2, r2, #4096
 355 0044 C3F8F020 		str	r2, [r3, #240]
 182:Core/Src/stm32h7xx_hal_msp.c **** 
 356              		.loc 1 182 5 view .LVU81
 357 0048 D3F8F020 		ldr	r2, [r3, #240]
 358 004c 02F48052 		and	r2, r2, #4096
 359 0050 0192     		str	r2, [sp, #4]
 182:Core/Src/stm32h7xx_hal_msp.c **** 
 360              		.loc 1 182 5 view .LVU82
 361 0052 019A     		ldr	r2, [sp, #4]
 362              	.LBE5:
 182:Core/Src/stm32h7xx_hal_msp.c **** 
 363              		.loc 1 182 5 view .LVU83
 184:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 364              		.loc 1 184 5 view .LVU84
 365              	.LBB6:
 184:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 366              		.loc 1 184 5 view .LVU85
 184:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 367              		.loc 1 184 5 view .LVU86
 368 0054 D3F8E020 		ldr	r2, [r3, #224]
 369 0058 42F00102 		orr	r2, r2, #1
 370 005c C3F8E020 		str	r2, [r3, #224]
 184:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 371              		.loc 1 184 5 view .LVU87
 372 0060 D3F8E020 		ldr	r2, [r3, #224]
 373 0064 02F00102 		and	r2, r2, #1
 374 0068 0292     		str	r2, [sp, #8]
ARM GAS  /tmp/ccehFquY.s 			page 12


 184:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 375              		.loc 1 184 5 view .LVU88
 376 006a 029A     		ldr	r2, [sp, #8]
 377              	.LBE6:
 184:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 378              		.loc 1 184 5 view .LVU89
 185:Core/Src/stm32h7xx_hal_msp.c ****     /**I2S1 GPIO Configuration
 379              		.loc 1 185 5 view .LVU90
 380              	.LBB7:
 185:Core/Src/stm32h7xx_hal_msp.c ****     /**I2S1 GPIO Configuration
 381              		.loc 1 185 5 view .LVU91
 185:Core/Src/stm32h7xx_hal_msp.c ****     /**I2S1 GPIO Configuration
 382              		.loc 1 185 5 view .LVU92
 383 006c D3F8E020 		ldr	r2, [r3, #224]
 384 0070 42F00402 		orr	r2, r2, #4
 385 0074 C3F8E020 		str	r2, [r3, #224]
 185:Core/Src/stm32h7xx_hal_msp.c ****     /**I2S1 GPIO Configuration
 386              		.loc 1 185 5 view .LVU93
 387 0078 D3F8E030 		ldr	r3, [r3, #224]
 388 007c 03F00403 		and	r3, r3, #4
 389 0080 0393     		str	r3, [sp, #12]
 185:Core/Src/stm32h7xx_hal_msp.c ****     /**I2S1 GPIO Configuration
 390              		.loc 1 185 5 view .LVU94
 391 0082 039B     		ldr	r3, [sp, #12]
 392              	.LBE7:
 185:Core/Src/stm32h7xx_hal_msp.c ****     /**I2S1 GPIO Configuration
 393              		.loc 1 185 5 view .LVU95
 193:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 394              		.loc 1 193 5 view .LVU96
 193:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 395              		.loc 1 193 25 is_stmt 0 view .LVU97
 396 0084 F023     		movs	r3, #240
 397 0086 3593     		str	r3, [sp, #212]
 194:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 398              		.loc 1 194 5 is_stmt 1 view .LVU98
 194:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 399              		.loc 1 194 26 is_stmt 0 view .LVU99
 400 0088 0226     		movs	r6, #2
 401 008a 3696     		str	r6, [sp, #216]
 195:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 402              		.loc 1 195 5 is_stmt 1 view .LVU100
 195:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 403              		.loc 1 195 26 is_stmt 0 view .LVU101
 404 008c 0024     		movs	r4, #0
 405              	.LVL20:
 195:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 406              		.loc 1 195 26 view .LVU102
 407 008e 3794     		str	r4, [sp, #220]
 196:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 408              		.loc 1 196 5 is_stmt 1 view .LVU103
 196:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 409              		.loc 1 196 27 is_stmt 0 view .LVU104
 410 0090 3894     		str	r4, [sp, #224]
 197:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 411              		.loc 1 197 5 is_stmt 1 view .LVU105
 197:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 412              		.loc 1 197 31 is_stmt 0 view .LVU106
ARM GAS  /tmp/ccehFquY.s 			page 13


 413 0092 0525     		movs	r5, #5
 414 0094 3995     		str	r5, [sp, #228]
 198:Core/Src/stm32h7xx_hal_msp.c **** 
 415              		.loc 1 198 5 is_stmt 1 view .LVU107
 416 0096 35A9     		add	r1, sp, #212
 417 0098 0A48     		ldr	r0, .L28+8
 418 009a FFF7FEFF 		bl	HAL_GPIO_Init
 419              	.LVL21:
 200:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 420              		.loc 1 200 5 view .LVU108
 200:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 421              		.loc 1 200 25 is_stmt 0 view .LVU109
 422 009e 1023     		movs	r3, #16
 423 00a0 3593     		str	r3, [sp, #212]
 201:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 424              		.loc 1 201 5 is_stmt 1 view .LVU110
 201:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 425              		.loc 1 201 26 is_stmt 0 view .LVU111
 426 00a2 3696     		str	r6, [sp, #216]
 202:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 427              		.loc 1 202 5 is_stmt 1 view .LVU112
 202:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 428              		.loc 1 202 26 is_stmt 0 view .LVU113
 429 00a4 3794     		str	r4, [sp, #220]
 203:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 430              		.loc 1 203 5 is_stmt 1 view .LVU114
 203:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 431              		.loc 1 203 27 is_stmt 0 view .LVU115
 432 00a6 3894     		str	r4, [sp, #224]
 204:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 433              		.loc 1 204 5 is_stmt 1 view .LVU116
 204:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 434              		.loc 1 204 31 is_stmt 0 view .LVU117
 435 00a8 3995     		str	r5, [sp, #228]
 205:Core/Src/stm32h7xx_hal_msp.c **** 
 436              		.loc 1 205 5 is_stmt 1 view .LVU118
 437 00aa 35A9     		add	r1, sp, #212
 438 00ac 0648     		ldr	r0, .L28+12
 439 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 440              	.LVL22:
 441              		.loc 1 212 1 is_stmt 0 view .LVU119
 442 00b2 B6E7     		b	.L22
 443              	.LVL23:
 444              	.L27:
 178:Core/Src/stm32h7xx_hal_msp.c ****     }
 445              		.loc 1 178 7 is_stmt 1 view .LVU120
 446 00b4 FFF7FEFF 		bl	Error_Handler
 447              	.LVL24:
 448 00b8 BFE7     		b	.L24
 449              	.L29:
 450 00ba 00BF     		.align	2
 451              	.L28:
 452 00bc 00300140 		.word	1073819648
 453 00c0 00440258 		.word	1476543488
 454 00c4 00000258 		.word	1476526080
 455 00c8 00080258 		.word	1476528128
 456              		.cfi_endproc
ARM GAS  /tmp/ccehFquY.s 			page 14


 457              	.LFE147:
 459              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 460              		.align	1
 461              		.global	HAL_I2S_MspDeInit
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 466              	HAL_I2S_MspDeInit:
 467              	.LVL25:
 468              	.LFB148:
 213:Core/Src/stm32h7xx_hal_msp.c **** 
 214:Core/Src/stm32h7xx_hal_msp.c **** /**
 215:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2S MSP De-Initialization
 216:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 217:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 218:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 219:Core/Src/stm32h7xx_hal_msp.c **** */
 220:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
 221:Core/Src/stm32h7xx_hal_msp.c **** {
 469              		.loc 1 221 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		.loc 1 221 1 is_stmt 0 view .LVU122
 474 0000 08B5     		push	{r3, lr}
 475              	.LCFI11:
 476              		.cfi_def_cfa_offset 8
 477              		.cfi_offset 3, -8
 478              		.cfi_offset 14, -4
 222:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2s->Instance==SPI1)
 479              		.loc 1 222 3 is_stmt 1 view .LVU123
 480              		.loc 1 222 10 is_stmt 0 view .LVU124
 481 0002 0268     		ldr	r2, [r0]
 482              		.loc 1 222 5 view .LVU125
 483 0004 094B     		ldr	r3, .L34
 484 0006 9A42     		cmp	r2, r3
 485 0008 00D0     		beq	.L33
 486              	.LVL26:
 487              	.L30:
 223:Core/Src/stm32h7xx_hal_msp.c ****   {
 224:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 225:Core/Src/stm32h7xx_hal_msp.c **** 
 226:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 227:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 228:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 229:Core/Src/stm32h7xx_hal_msp.c **** 
 230:Core/Src/stm32h7xx_hal_msp.c ****     /**I2S1 GPIO Configuration
 231:Core/Src/stm32h7xx_hal_msp.c ****     PA4     ------> I2S1_WS
 232:Core/Src/stm32h7xx_hal_msp.c ****     PA5     ------> I2S1_CK
 233:Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> I2S1_SDI
 234:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> I2S1_SDO
 235:Core/Src/stm32h7xx_hal_msp.c ****     PC4     ------> I2S1_MCK
 236:Core/Src/stm32h7xx_hal_msp.c ****     */
 237:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 238:Core/Src/stm32h7xx_hal_msp.c **** 
 239:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4);
 240:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccehFquY.s 			page 15


 241:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 242:Core/Src/stm32h7xx_hal_msp.c **** 
 243:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 244:Core/Src/stm32h7xx_hal_msp.c ****   }
 245:Core/Src/stm32h7xx_hal_msp.c **** 
 246:Core/Src/stm32h7xx_hal_msp.c **** }
 488              		.loc 1 246 1 view .LVU126
 489 000a 08BD     		pop	{r3, pc}
 490              	.LVL27:
 491              	.L33:
 228:Core/Src/stm32h7xx_hal_msp.c **** 
 492              		.loc 1 228 5 is_stmt 1 view .LVU127
 493 000c 084A     		ldr	r2, .L34+4
 494 000e D2F8F030 		ldr	r3, [r2, #240]
 495 0012 23F48053 		bic	r3, r3, #4096
 496 0016 C2F8F030 		str	r3, [r2, #240]
 237:Core/Src/stm32h7xx_hal_msp.c **** 
 497              		.loc 1 237 5 view .LVU128
 498 001a F021     		movs	r1, #240
 499 001c 0548     		ldr	r0, .L34+8
 500              	.LVL28:
 237:Core/Src/stm32h7xx_hal_msp.c **** 
 501              		.loc 1 237 5 is_stmt 0 view .LVU129
 502 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 503              	.LVL29:
 239:Core/Src/stm32h7xx_hal_msp.c **** 
 504              		.loc 1 239 5 is_stmt 1 view .LVU130
 505 0022 1021     		movs	r1, #16
 506 0024 0448     		ldr	r0, .L34+12
 507 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 508              	.LVL30:
 509              		.loc 1 246 1 is_stmt 0 view .LVU131
 510 002a EEE7     		b	.L30
 511              	.L35:
 512              		.align	2
 513              	.L34:
 514 002c 00300140 		.word	1073819648
 515 0030 00440258 		.word	1476543488
 516 0034 00000258 		.word	1476526080
 517 0038 00080258 		.word	1476528128
 518              		.cfi_endproc
 519              	.LFE148:
 521              		.text
 522              	.Letext0:
 523              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 524              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 525              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 526              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 527              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 528              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 529              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 530              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 531              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2s.h"
 532              		.file 11 "Core/Inc/main.h"
 533              		.file 12 "<built-in>"
ARM GAS  /tmp/ccehFquY.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_msp.c
     /tmp/ccehFquY.s:19     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccehFquY.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccehFquY.s:61     .text.HAL_MspInit:0000000000000020 $d
     /tmp/ccehFquY.s:66     .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccehFquY.s:72     .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccehFquY.s:207    .text.HAL_I2C_MspInit:000000000000008c $d
     /tmp/ccehFquY.s:214    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccehFquY.s:220    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccehFquY.s:265    .text.HAL_I2C_MspDeInit:0000000000000034 $d
     /tmp/ccehFquY.s:272    .text.HAL_I2S_MspInit:0000000000000000 $t
     /tmp/ccehFquY.s:278    .text.HAL_I2S_MspInit:0000000000000000 HAL_I2S_MspInit
     /tmp/ccehFquY.s:452    .text.HAL_I2S_MspInit:00000000000000bc $d
     /tmp/ccehFquY.s:460    .text.HAL_I2S_MspDeInit:0000000000000000 $t
     /tmp/ccehFquY.s:466    .text.HAL_I2S_MspDeInit:0000000000000000 HAL_I2S_MspDeInit
     /tmp/ccehFquY.s:514    .text.HAL_I2S_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
