<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="fft2DKernel" language="c" vlnv="xilinx.com:hls:fft2DKernel:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions=" -g -I /home/centos/workspace/project_fft_kernels/src -I /home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed -I /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="p_fftInData" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="p_fftOutData" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="n_images" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
  <profile>
    <RTLDesignHierarchy>
      <TopModule>
        <ModuleName>fft2DKernel</ModuleName>
        <InstancesList>
          <Instance>
            <InstName>grp_fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_s_fu_286</InstName>
            <ModuleName>fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
            <ID>286</ID>
            <InstancesList>
              <Instance>
                <InstName>readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                <ModuleName>readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                <ID>312</ID>
                <InstancesList>
                  <Instance>
                    <InstName>grp_readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_70</InstName>
                    <ModuleName>readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</ModuleName>
                    <ID>70</ID>
                  </Instance>
                </InstancesList>
              </Instance>
              <Instance>
                <InstName>fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_Loop_VITIS_LOOP_126_1_proc_U0</InstName>
                <ModuleName>fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_Loop_VITIS_LOOP_126_1_proc</ModuleName>
                <ID>324</ID>
                <InstancesList>
                  <Instance>
                    <InstName>grp_fft2dProc_fu_276</InstName>
                    <ModuleName>fft2dProc</ModuleName>
                    <ID>276</ID>
                    <InstancesList>
                      <Instance>
                        <InstName>transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                        <ModuleName>transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                        <ID>308</ID>
                      </Instance>
                      <Instance>
                        <InstName>sliceProcessor_1_U0</InstName>
                        <ModuleName>sliceProcessor_1</ModuleName>
                        <ID>315</ID>
                        <InstancesList>
                          <Instance>
                            <InstName>demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                            <ModuleName>demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                            <ID>536</ID>
                          </Instance>
                          <Instance>
                            <InstName>genMemWideFFTKernel1DArray_1_U0</InstName>
                            <ModuleName>genMemWideFFTKernel1DArray_1</ModuleName>
                            <ID>574</ID>
                            <InstancesList>
                              <Instance>
                                <InstName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_182_U0</InstName>
                                <ModuleName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_182</ModuleName>
                                <ID>290</ID>
                              </Instance>
                              <Instance>
                                <InstName>genMemWideFFTKernel1DArray_3_U0</InstName>
                                <ModuleName>genMemWideFFTKernel1DArray_3</ModuleName>
                                <ID>327</ID>
                                <InstancesList>
                                  <Instance>
                                    <InstName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                                    <ModuleName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                                    <ID>170</ID>
                                  </Instance>
                                  <Instance>
                                    <InstName>fftStreamingKernel_3_U0</InstName>
                                    <ModuleName>fftStreamingKernel_3</ModuleName>
                                    <ID>207</ID>
                                    <InstancesList>
                                      <Instance>
                                        <InstName>grp_fftStreamingKernelBody_3_fu_96</InstName>
                                        <ModuleName>fftStreamingKernelBody_3</ModuleName>
                                        <ID>96</ID>
                                        <InstancesList>
                                          <Instance>
                                            <InstName>convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                                            <ModuleName>convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                                            <ID>264</ID>
                                          </Instance>
                                          <Instance>
                                            <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261_U0</InstName>
                                            <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</ModuleName>
                                            <ID>286</ID>
                                          </Instance>
                                          <Instance>
                                            <InstName>innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                            <ModuleName>innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                            <ID>306</ID>
                                            <InstancesList>
                                              <Instance>
                                                <InstName>castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                                                <ModuleName>castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                                                <ID>140</ID>
                                              </Instance>
                                              <Instance>
                                                <InstName>streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_1_U0</InstName>
                                                <ModuleName>streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_1</ModuleName>
                                                <ID>161</ID>
                                              </Instance>
                                              <Instance>
                                                <InstName>fftStage_6_U0</InstName>
                                                <ModuleName>fftStage_6</ModuleName>
                                                <ID>193</ID>
                                                <InstancesList>
                                                  <Instance>
                                                    <InstName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_U0</InstName>
                                                    <ModuleName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_s</ModuleName>
                                                    <ID>100</ID>
                                                    <InstancesList>
                                                      <Instance>
                                                        <InstName>grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158</InstName>
                                                        <ModuleName>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s</ModuleName>
                                                        <ID>158</ID>
                                                      </Instance>
                                                    </InstancesList>
                                                  </Instance>
                                                  <Instance>
                                                    <InstName>streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1_U0</InstName>
                                                    <ModuleName>streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1</ModuleName>
                                                    <ID>109</ID>
                                                  </Instance>
                                                  <Instance>
                                                    <InstName>fftStage_7_U0</InstName>
                                                    <ModuleName>fftStage_7</ModuleName>
                                                    <ID>141</ID>
                                                    <InstancesList>
                                                      <Instance>
                                                        <InstName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                        <ModuleName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                        <ID>114</ID>
                                                      </Instance>
                                                      <Instance>
                                                        <InstName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                        <ModuleName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                        <ID>121</ID>
                                                      </Instance>
                                                      <Instance>
                                                        <InstName>digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_U0</InstName>
                                                        <ModuleName>digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                        <ID>134</ID>
                                                        <InstancesList>
                                                          <Instance>
                                                            <InstName>grp_cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_90</InstName>
                                                            <ModuleName>cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                            <ID>90</ID>
                                                          </Instance>
                                                          <Instance>
                                                            <InstName>grp_writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_126</InstName>
                                                            <ModuleName>writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                            <ID>126</ID>
                                                          </Instance>
                                                        </InstancesList>
                                                      </Instance>
                                                    </InstancesList>
                                                  </Instance>
                                                </InstancesList>
                                              </Instance>
                                            </InstancesList>
                                          </Instance>
                                          <Instance>
                                            <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262_U0</InstName>
                                            <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</ModuleName>
                                            <ID>380</ID>
                                          </Instance>
                                          <Instance>
                                            <InstName>convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                            <ModuleName>convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                            <ID>400</ID>
                                          </Instance>
                                        </InstancesList>
                                      </Instance>
                                    </InstancesList>
                                  </Instance>
                                  <Instance>
                                    <InstName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                    <ModuleName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                    <ID>267</ID>
                                  </Instance>
                                </InstancesList>
                              </Instance>
                              <Instance>
                                <InstName>fftStreamingKernel_2_U0</InstName>
                                <ModuleName>fftStreamingKernel_2</ModuleName>
                                <ID>449</ID>
                                <InstancesList>
                                  <Instance>
                                    <InstName>grp_fftStreamingKernelBody_2_fu_96</InstName>
                                    <ModuleName>fftStreamingKernelBody_2</ModuleName>
                                    <ID>96</ID>
                                    <InstancesList>
                                      <Instance>
                                        <InstName>convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                                        <ModuleName>convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                                        <ID>264</ID>
                                      </Instance>
                                      <Instance>
                                        <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0</InstName>
                                        <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</ModuleName>
                                        <ID>286</ID>
                                      </Instance>
                                      <Instance>
                                        <InstName>innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                        <ModuleName>innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                        <ID>306</ID>
                                        <InstancesList>
                                          <Instance>
                                            <InstName>castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_81_U0</InstName>
                                            <ModuleName>castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_81</ModuleName>
                                            <ID>140</ID>
                                          </Instance>
                                          <Instance>
                                            <InstName>streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                                            <ModuleName>streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                                            <ID>161</ID>
                                          </Instance>
                                          <Instance>
                                            <InstName>fftStage_4_U0</InstName>
                                            <ModuleName>fftStage_4</ModuleName>
                                            <ID>193</ID>
                                            <InstancesList>
                                              <Instance>
                                                <InstName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_80_U0</InstName>
                                                <ModuleName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_80</ModuleName>
                                                <ID>100</ID>
                                                <InstancesList>
                                                  <Instance>
                                                    <InstName>grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158</InstName>
                                                    <ModuleName>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s</ModuleName>
                                                    <ID>158</ID>
                                                  </Instance>
                                                </InstancesList>
                                              </Instance>
                                              <Instance>
                                                <InstName>streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_U0</InstName>
                                                <ModuleName>streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_s</ModuleName>
                                                <ID>109</ID>
                                              </Instance>
                                              <Instance>
                                                <InstName>fftStage_5_U0</InstName>
                                                <ModuleName>fftStage_5</ModuleName>
                                                <ID>141</ID>
                                                <InstancesList>
                                                  <Instance>
                                                    <InstName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_77_U0</InstName>
                                                    <ModuleName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_77</ModuleName>
                                                    <ID>114</ID>
                                                  </Instance>
                                                  <Instance>
                                                    <InstName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_78_U0</InstName>
                                                    <ModuleName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_78</ModuleName>
                                                    <ID>121</ID>
                                                  </Instance>
                                                  <Instance>
                                                    <InstName>digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_79_U0</InstName>
                                                    <ModuleName>digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_79</ModuleName>
                                                    <ID>134</ID>
                                                    <InstancesList>
                                                      <Instance>
                                                        <InstName>grp_cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_90</InstName>
                                                        <ModuleName>cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                        <ID>90</ID>
                                                      </Instance>
                                                      <Instance>
                                                        <InstName>grp_writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_126</InstName>
                                                        <ModuleName>writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                        <ID>126</ID>
                                                      </Instance>
                                                    </InstancesList>
                                                  </Instance>
                                                </InstancesList>
                                              </Instance>
                                            </InstancesList>
                                          </Instance>
                                        </InstancesList>
                                      </Instance>
                                      <Instance>
                                        <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0</InstName>
                                        <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</ModuleName>
                                        <ID>380</ID>
                                      </Instance>
                                      <Instance>
                                        <InstName>convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                        <ModuleName>convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                        <ID>400</ID>
                                      </Instance>
                                    </InstancesList>
                                  </Instance>
                                </InstancesList>
                              </Instance>
                              <Instance>
                                <InstName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_183_U0</InstName>
                                <ModuleName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_183</ModuleName>
                                <ID>509</ID>
                              </Instance>
                            </InstancesList>
                          </Instance>
                          <Instance>
                            <InstName>muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                            <ModuleName>muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                            <ID>750</ID>
                          </Instance>
                        </InstancesList>
                      </Instance>
                      <Instance>
                        <InstName>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                        <ModuleName>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                        <ID>429</ID>
                      </Instance>
                      <Instance>
                        <InstName>transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                        <ModuleName>transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                        <ID>435</ID>
                      </Instance>
                      <Instance>
                        <InstName>transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                        <ModuleName>transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                        <ID>441</ID>
                      </Instance>
                      <Instance>
                        <InstName>sliceProcessor_U0</InstName>
                        <ModuleName>sliceProcessor</ModuleName>
                        <ID>447</ID>
                        <InstancesList>
                          <Instance>
                            <InstName>demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                            <ModuleName>demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                            <ID>536</ID>
                          </Instance>
                          <Instance>
                            <InstName>genMemWideFFTKernel1DArray_U0</InstName>
                            <ModuleName>genMemWideFFTKernel1DArray</ModuleName>
                            <ID>574</ID>
                            <InstancesList>
                              <Instance>
                                <InstName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0</InstName>
                                <ModuleName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189</ModuleName>
                                <ID>290</ID>
                              </Instance>
                              <Instance>
                                <InstName>genMemWideFFTKernel1DArray_2_U0</InstName>
                                <ModuleName>genMemWideFFTKernel1DArray_2</ModuleName>
                                <ID>327</ID>
                                <InstancesList>
                                  <Instance>
                                    <InstName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                    <ModuleName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                    <ID>170</ID>
                                  </Instance>
                                  <Instance>
                                    <InstName>fftStreamingKernel_1_U0</InstName>
                                    <ModuleName>fftStreamingKernel_1</ModuleName>
                                    <ID>207</ID>
                                    <InstancesList>
                                      <Instance>
                                        <InstName>grp_fftStreamingKernelBody_1_fu_96</InstName>
                                        <ModuleName>fftStreamingKernelBody_1</ModuleName>
                                        <ID>96</ID>
                                        <InstancesList>
                                          <Instance>
                                            <InstName>convertSuperStreamToArray_1_80001_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                            <ModuleName>convertSuperStreamToArray_1_80001_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                            <ID>264</ID>
                                          </Instance>
                                          <Instance>
                                            <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265_U0</InstName>
                                            <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</ModuleName>
                                            <ID>286</ID>
                                          </Instance>
                                          <Instance>
                                            <InstName>innerFFT_16_4_80001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                            <ModuleName>innerFFT_16_4_80001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                            <ID>306</ID>
                                            <InstancesList>
                                              <Instance>
                                                <InstName>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                <ModuleName>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                <ID>140</ID>
                                              </Instance>
                                              <Instance>
                                                <InstName>streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1_U0</InstName>
                                                <ModuleName>streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1</ModuleName>
                                                <ID>161</ID>
                                              </Instance>
                                              <Instance>
                                                <InstName>fftStage_2_U0</InstName>
                                                <ModuleName>fftStage_2</ModuleName>
                                                <ID>193</ID>
                                                <InstancesList>
                                                  <Instance>
                                                    <InstName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_U0</InstName>
                                                    <ModuleName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_s</ModuleName>
                                                    <ID>100</ID>
                                                    <InstancesList>
                                                      <Instance>
                                                        <InstName>grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s_fu_158</InstName>
                                                        <ModuleName>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s</ModuleName>
                                                        <ID>158</ID>
                                                      </Instance>
                                                    </InstancesList>
                                                  </Instance>
                                                  <Instance>
                                                    <InstName>streamingDataCommutor_complex_ap_fixed_30_16_5_3_0_1_U0</InstName>
                                                    <ModuleName>streamingDataCommutor_complex_ap_fixed_30_16_5_3_0_1</ModuleName>
                                                    <ID>109</ID>
                                                  </Instance>
                                                  <Instance>
                                                    <InstName>fftStage_3_U0</InstName>
                                                    <ModuleName>fftStage_3</ModuleName>
                                                    <ID>141</ID>
                                                    <InstancesList>
                                                      <Instance>
                                                        <InstName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                                        <ModuleName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                        <ID>114</ID>
                                                      </Instance>
                                                      <Instance>
                                                        <InstName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                                        <ModuleName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                        <ID>121</ID>
                                                      </Instance>
                                                      <Instance>
                                                        <InstName>digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_U0</InstName>
                                                        <ModuleName>digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                        <ID>134</ID>
                                                        <InstancesList>
                                                          <Instance>
                                                            <InstName>grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90</InstName>
                                                            <ModuleName>cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                            <ID>90</ID>
                                                          </Instance>
                                                          <Instance>
                                                            <InstName>grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126</InstName>
                                                            <ModuleName>writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                            <ID>126</ID>
                                                          </Instance>
                                                        </InstancesList>
                                                      </Instance>
                                                    </InstancesList>
                                                  </Instance>
                                                </InstancesList>
                                              </Instance>
                                            </InstancesList>
                                          </Instance>
                                          <Instance>
                                            <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266_U0</InstName>
                                            <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</ModuleName>
                                            <ID>380</ID>
                                          </Instance>
                                          <Instance>
                                            <InstName>convertArrayToSuperStream_1_80001_16_4_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                            <ModuleName>convertArrayToSuperStream_1_80001_16_4_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                            <ID>400</ID>
                                          </Instance>
                                        </InstancesList>
                                      </Instance>
                                    </InstancesList>
                                  </Instance>
                                  <Instance>
                                    <InstName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                    <ModuleName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                    <ID>267</ID>
                                  </Instance>
                                </InstancesList>
                              </Instance>
                              <Instance>
                                <InstName>fftStreamingKernel_U0</InstName>
                                <ModuleName>fftStreamingKernel</ModuleName>
                                <ID>449</ID>
                                <InstancesList>
                                  <Instance>
                                    <InstName>grp_fftStreamingKernelBody_fu_96</InstName>
                                    <ModuleName>fftStreamingKernelBody</ModuleName>
                                    <ID>96</ID>
                                    <InstancesList>
                                      <Instance>
                                        <InstName>convertSuperStreamToArray_1_80002_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                        <ModuleName>convertSuperStreamToArray_1_80002_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                        <ID>264</ID>
                                      </Instance>
                                      <Instance>
                                        <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263_U0</InstName>
                                        <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</ModuleName>
                                        <ID>286</ID>
                                      </Instance>
                                      <Instance>
                                        <InstName>innerFFT_16_4_80002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                        <ModuleName>innerFFT_16_4_80002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                        <ID>306</ID>
                                        <InstancesList>
                                          <Instance>
                                            <InstName>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_88_U0</InstName>
                                            <ModuleName>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_88</ModuleName>
                                            <ID>140</ID>
                                          </Instance>
                                          <Instance>
                                            <InstName>streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                            <ModuleName>streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                            <ID>161</ID>
                                          </Instance>
                                          <Instance>
                                            <InstName>fftStage_U0</InstName>
                                            <ModuleName>fftStage</ModuleName>
                                            <ID>193</ID>
                                            <InstancesList>
                                              <Instance>
                                                <InstName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_87_U0</InstName>
                                                <ModuleName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_87</ModuleName>
                                                <ID>100</ID>
                                                <InstancesList>
                                                  <Instance>
                                                    <InstName>grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s_fu_158</InstName>
                                                    <ModuleName>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s</ModuleName>
                                                    <ID>158</ID>
                                                  </Instance>
                                                </InstancesList>
                                              </Instance>
                                              <Instance>
                                                <InstName>streamingDataCommutor_complex_ap_fixed_30_16_5_3_0_U0</InstName>
                                                <ModuleName>streamingDataCommutor_complex_ap_fixed_30_16_5_3_0_s</ModuleName>
                                                <ID>109</ID>
                                              </Instance>
                                              <Instance>
                                                <InstName>fftStage_1_U0</InstName>
                                                <ModuleName>fftStage_1</ModuleName>
                                                <ID>141</ID>
                                                <InstancesList>
                                                  <Instance>
                                                    <InstName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84_U0</InstName>
                                                    <ModuleName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84</ModuleName>
                                                    <ID>114</ID>
                                                  </Instance>
                                                  <Instance>
                                                    <InstName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_85_U0</InstName>
                                                    <ModuleName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_85</ModuleName>
                                                    <ID>121</ID>
                                                  </Instance>
                                                  <Instance>
                                                    <InstName>digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_U0</InstName>
                                                    <ModuleName>digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86</ModuleName>
                                                    <ID>134</ID>
                                                    <InstancesList>
                                                      <Instance>
                                                        <InstName>grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90</InstName>
                                                        <ModuleName>cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                        <ID>90</ID>
                                                      </Instance>
                                                      <Instance>
                                                        <InstName>grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126</InstName>
                                                        <ModuleName>writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                        <ID>126</ID>
                                                      </Instance>
                                                    </InstancesList>
                                                  </Instance>
                                                </InstancesList>
                                              </Instance>
                                            </InstancesList>
                                          </Instance>
                                        </InstancesList>
                                      </Instance>
                                      <Instance>
                                        <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264_U0</InstName>
                                        <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</ModuleName>
                                        <ID>380</ID>
                                      </Instance>
                                      <Instance>
                                        <InstName>convertArrayToSuperStream_1_80002_16_4_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                        <ModuleName>convertArrayToSuperStream_1_80002_16_4_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                        <ID>400</ID>
                                      </Instance>
                                    </InstancesList>
                                  </Instance>
                                </InstancesList>
                              </Instance>
                              <Instance>
                                <InstName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0</InstName>
                                <ModuleName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190</ModuleName>
                                <ID>509</ID>
                              </Instance>
                            </InstancesList>
                          </Instance>
                          <Instance>
                            <InstName>muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                            <ModuleName>muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                            <ID>750</ID>
                          </Instance>
                        </InstancesList>
                      </Instance>
                      <Instance>
                        <InstName>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                        <ModuleName>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                        <ID>561</ID>
                      </Instance>
                      <Instance>
                        <InstName>transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                        <ModuleName>transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                        <ID>567</ID>
                      </Instance>
                    </InstancesList>
                  </Instance>
                </InstancesList>
              </Instance>
              <Instance>
                <InstName>entry_proc_U0</InstName>
                <ModuleName>entry_proc</ModuleName>
                <ID>548</ID>
              </Instance>
              <Instance>
                <InstName>writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                <ModuleName>writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                <ID>554</ID>
                <InstancesList>
                  <Instance>
                    <InstName>grp_writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_58</InstName>
                    <ModuleName>writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</ModuleName>
                    <ID>58</ID>
                  </Instance>
                </InstancesList>
              </Instance>
            </InstancesList>
          </Instance>
        </InstancesList>
      </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
      <Module>
        <Name>entry_proc</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>0</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>66</FF>
            <LUT>26</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>entry_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData</name>
            <Object>p_fftOutData</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>415</FF>
            <LUT>501</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_din</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_full_n</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_write</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>bound5</name>
            <Object>bound5</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>37</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData</name>
            <Object>p_fftInData</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>453</FF>
            <LUT>585</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>readImages&lt;512u, 16u, 16u, 4096u, 22u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData</name>
            <Object>p_fftInData</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_din</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_full_n</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_write</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images</name>
            <Object>n_images</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_c8_din</name>
            <Object>n_images_c8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_c8_full_n</name>
            <Object>n_images_c8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_c8_write</name>
            <Object>n_images_c8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.878</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>104</Best-caseLatency>
            <Average-caseLatency>104</Average-caseLatency>
            <Worst-caseLatency>104</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.416 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.416 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.416 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>104</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>45</FF>
            <LUT>594</LUT>
            <URAM>16</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_dout</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_empty_n</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_read</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transBlkMatrixStream_din</name>
            <Object>l_transBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transBlkMatrixStream_full_n</name>
            <Object>l_transBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transBlkMatrixStream_write</name>
            <Object>l_transBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>1.322</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>32</Best-caseLatency>
            <Average-caseLatency>32</Average-caseLatency>
            <Worst-caseLatency>33</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>32</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>370</FF>
            <LUT>429</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transBlkMatrixStream_dout</name>
            <Object>l_transBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transBlkMatrixStream_empty_n</name>
            <Object>l_transBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transBlkMatrixStream_read</name>
            <Object>l_transBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_01_din</name>
            <Object>p_outWideStream_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_01_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_01_write</name>
            <Object>p_outWideStream_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_02_din</name>
            <Object>p_outWideStream_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_02_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_02_write</name>
            <Object>p_outWideStream_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_03_din</name>
            <Object>p_outWideStream_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_03_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_03_write</name>
            <Object>p_outWideStream_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_04_din</name>
            <Object>p_outWideStream_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_04_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_04_write</name>
            <Object>p_outWideStream_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_05_din</name>
            <Object>p_outWideStream_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_05_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_05_write</name>
            <Object>p_outWideStream_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_06_din</name>
            <Object>p_outWideStream_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_06_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_06_write</name>
            <Object>p_outWideStream_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_07_din</name>
            <Object>p_outWideStream_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_07_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_07_write</name>
            <Object>p_outWideStream_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_016_din</name>
            <Object>p_outWideStream_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_016_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_016_write</name>
            <Object>p_outWideStream_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_017_din</name>
            <Object>p_outWideStream_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_017_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_017_write</name>
            <Object>p_outWideStream_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_018_din</name>
            <Object>p_outWideStream_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_018_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_018_write</name>
            <Object>p_outWideStream_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_019_din</name>
            <Object>p_outWideStream_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_019_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_019_write</name>
            <Object>p_outWideStream_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_020_din</name>
            <Object>p_outWideStream_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_020_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_020_write</name>
            <Object>p_outWideStream_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_021_din</name>
            <Object>p_outWideStream_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_021_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_021_write</name>
            <Object>p_outWideStream_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_022_din</name>
            <Object>p_outWideStream_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_022_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_022_write</name>
            <Object>p_outWideStream_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_018_din</name>
            <Object>p_outWideStream_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_018_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_018_write</name>
            <Object>p_outWideStream_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_019_din</name>
            <Object>p_outWideStream_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_019_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_019_write</name>
            <Object>p_outWideStream_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0110_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0110_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0110_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0111_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0111_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0111_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0112_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0112_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0112_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0113_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0113_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0113_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0114_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0114_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0114_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0115_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0115_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0115_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_02_din</name>
            <Object>p_outWideStream_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_02_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_02_write</name>
            <Object>p_outWideStream_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0223_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0223_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0223_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0224_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0224_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0224_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0225_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0225_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0225_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0226_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0226_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0226_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0227_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0227_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0227_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0228_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0228_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0228_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0229_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0229_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0229_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_182</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.76</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>32</Best-caseLatency>
            <Average-caseLatency>32</Average-caseLatency>
            <Worst-caseLatency>33</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>32</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>377</FF>
            <LUT>1096</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.182</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_018_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_018_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_018_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_019_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_019_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_019_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0110_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0110_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0110_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0111_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0111_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0111_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0112_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0112_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0112_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0113_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0113_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0113_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0114_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0114_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0114_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0115_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0115_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0115_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_02_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_02_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_02_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0223_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0223_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0223_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0224_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0224_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0224_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0225_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0225_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0225_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0226_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0226_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0226_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0227_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0227_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0227_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0228_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0228_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0228_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0229_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0229_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0229_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_din</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_full_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_write</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>5</FF>
            <LUT>70</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>convertSuperStreamToArray&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>convertSuperStreamToArray&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>convertSuperStreamToArray&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>convertSuperStreamToArray&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>convertSuperStreamToArray&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>convertSuperStreamToArray&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>convertSuperStreamToArray&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>convertSuperStreamToArray&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>convertSuperStreamToArray&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>convertSuperStreamToArray&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_dout</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_empty_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_read</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_address0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_ce0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_we0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_d0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_address0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_ce0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_we0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_d0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_address0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_ce0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_we0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_d0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_address0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_ce0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_we0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_d0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_address0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_ce0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_we0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_d0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_address0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_ce0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_we0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_d0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_address0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_ce0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_we0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_d0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_address0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_ce0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_we0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_d0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>18</Best-caseLatency>
            <Average-caseLatency>18</Average-caseLatency>
            <Worst-caseLatency>18</Worst-caseLatency>
            <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>18</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>17</FF>
            <LUT>274</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_2_din</name>
            <Object>fftInStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_2_full_n</name>
            <Object>fftInStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_2_write</name>
            <Object>fftInStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_2_din</name>
            <Object>fftInStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_2_full_n</name>
            <Object>fftInStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_2_write</name>
            <Object>fftInStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_1_din</name>
            <Object>fftInStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_1_full_n</name>
            <Object>fftInStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_1_write</name>
            <Object>fftInStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_1_din</name>
            <Object>fftInStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_1_full_n</name>
            <Object>fftInStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_1_write</name>
            <Object>fftInStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_0_din</name>
            <Object>fftInStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_0_full_n</name>
            <Object>fftInStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_0_write</name>
            <Object>fftInStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_0_din</name>
            <Object>fftInStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_0_full_n</name>
            <Object>fftInStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_0_write</name>
            <Object>fftInStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_3_din</name>
            <Object>fftInStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_3_full_n</name>
            <Object>fftInStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_3_write</name>
            <Object>fftInStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_3_din</name>
            <Object>fftInStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_3_full_n</name>
            <Object>fftInStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_3_write</name>
            <Object>fftInStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_0_address0</name>
            <Object>p_inDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_0_ce0</name>
            <Object>p_inDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_0_q0</name>
            <Object>p_inDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_1_address0</name>
            <Object>p_inDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_1_ce0</name>
            <Object>p_inDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_1_q0</name>
            <Object>p_inDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_2_address0</name>
            <Object>p_inDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_2_ce0</name>
            <Object>p_inDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_2_q0</name>
            <Object>p_inDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_3_address0</name>
            <Object>p_inDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_3_ce0</name>
            <Object>p_inDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_3_q0</name>
            <Object>p_inDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_0_address0</name>
            <Object>p_inDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_0_ce0</name>
            <Object>p_inDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_0_q0</name>
            <Object>p_inDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_1_address0</name>
            <Object>p_inDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_1_ce0</name>
            <Object>p_inDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_1_q0</name>
            <Object>p_inDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_2_address0</name>
            <Object>p_inDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_2_ce0</name>
            <Object>p_inDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_2_q0</name>
            <Object>p_inDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_3_address0</name>
            <Object>p_inDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_3_ce0</name>
            <Object>p_inDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_3_q0</name>
            <Object>p_inDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_81</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.603</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>5</FF>
            <LUT>150</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >81</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >81</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >81</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >81</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >81</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >81</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >81</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >81</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >81</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >81</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_dout</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_empty_n</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_read</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_dout</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_empty_n</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_read</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_dout</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_empty_n</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_read</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_dout</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_empty_n</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_read</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_dout</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_empty_n</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_read</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_dout</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_empty_n</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_read</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_dout</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_empty_n</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_read</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_dout</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_empty_n</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_read</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_din</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_full_n</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_write</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>11</Best-caseLatency>
            <Average-caseLatency>11</Average-caseLatency>
            <Worst-caseLatency>12</Worst-caseLatency>
            <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>10</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>956</FF>
            <LUT>815</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_dout</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_empty_n</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_read</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_din</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_full_n</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_write</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.911</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>5</Best-caseLatency>
            <Average-caseLatency>5</Average-caseLatency>
            <Worst-caseLatency>5</Worst-caseLatency>
            <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineType>yes</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>650</FF>
            <LUT>936</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ce</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_0</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>25</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_1</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>25</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_2</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>25</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_3</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>25</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_4</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>25</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_5</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>25</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_6</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>25</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_7</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>25</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read</name>
            <Object>p_read</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read1</name>
            <Object>p_read1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read2</name>
            <Object>p_read2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read3</name>
            <Object>p_read3</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read4</name>
            <Object>p_read4</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read5</name>
            <Object>p_read5</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read6</name>
            <Object>p_read6</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read7</name>
            <Object>p_read7</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address0</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce0</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q0</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address1</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce1</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q1</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address2</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce2</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q2</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address3</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce3</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q3</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address4</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce4</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q4</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address5</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce5</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q5</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address6</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce6</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q6</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_k</name>
            <Object>p_k</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_80</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>1263</FF>
            <LUT>2252</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >80</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >80</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >80</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >80</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >80</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >80</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >80</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >80</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >80</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >80</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_dout</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_empty_n</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_read</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_din</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_full_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_write</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>11</Best-caseLatency>
            <Average-caseLatency>11</Average-caseLatency>
            <Worst-caseLatency>12</Worst-caseLatency>
            <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>10</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1004</FF>
            <LUT>815</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_dout</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_empty_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_read</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_din</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_full_n</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_write</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_77</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>421</FF>
            <LUT>1303</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >77</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_dout</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_empty_n</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_read</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_din</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_full_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_write</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_78</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.525</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>6</FF>
            <LUT>159</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >78</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_dout</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_empty_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_read</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_0_din</name>
            <Object>p_outDataArray_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_0_full_n</name>
            <Object>p_outDataArray_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_0_write</name>
            <Object>p_outDataArray_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_01_din</name>
            <Object>p_outDataArray_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_01_full_n</name>
            <Object>p_outDataArray_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_01_write</name>
            <Object>p_outDataArray_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_02_din</name>
            <Object>p_outDataArray_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_02_full_n</name>
            <Object>p_outDataArray_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_02_write</name>
            <Object>p_outDataArray_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_03_din</name>
            <Object>p_outDataArray_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_03_full_n</name>
            <Object>p_outDataArray_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_03_write</name>
            <Object>p_outDataArray_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_0_din</name>
            <Object>p_outDataArray_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_0_full_n</name>
            <Object>p_outDataArray_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_0_write</name>
            <Object>p_outDataArray_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_04_din</name>
            <Object>p_outDataArray_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_04_full_n</name>
            <Object>p_outDataArray_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_04_write</name>
            <Object>p_outDataArray_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_05_din</name>
            <Object>p_outDataArray_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_05_full_n</name>
            <Object>p_outDataArray_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_05_write</name>
            <Object>p_outDataArray_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_06_din</name>
            <Object>p_outDataArray_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_06_full_n</name>
            <Object>p_outDataArray_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_06_write</name>
            <Object>p_outDataArray_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>5</Best-caseLatency>
            <Average-caseLatency>5</Average-caseLatency>
            <Worst-caseLatency>6</Worst-caseLatency>
            <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>24.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>552</FF>
            <LUT>733</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_dout</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_empty_n</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_read</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_dout</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_empty_n</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_read</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_dout</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_empty_n</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_read</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_dout</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_empty_n</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_read</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_dout</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_empty_n</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_read</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_dout</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_empty_n</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_read</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_dout</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_empty_n</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_read</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_dout</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_empty_n</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_read</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_we0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_d0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real7_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real7_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real7_we0</name>
            <Object>p_digitReseversedOutputBuff_M_real7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real7_d0</name>
            <Object>p_digitReseversedOutputBuff_M_real7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real8_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real8_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real8_we0</name>
            <Object>p_digitReseversedOutputBuff_M_real8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real8_d0</name>
            <Object>p_digitReseversedOutputBuff_M_real8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real9_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real9_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real9_we0</name>
            <Object>p_digitReseversedOutputBuff_M_real9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real9_d0</name>
            <Object>p_digitReseversedOutputBuff_M_real9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_we0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_d0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag10_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag10_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag10_we0</name>
            <Object>p_digitReseversedOutputBuff_M_imag10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag10_d0</name>
            <Object>p_digitReseversedOutputBuff_M_imag10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag11_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag11_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag11_we0</name>
            <Object>p_digitReseversedOutputBuff_M_imag11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag11_d0</name>
            <Object>p_digitReseversedOutputBuff_M_imag11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag12_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag12_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag12_we0</name>
            <Object>p_digitReseversedOutputBuff_M_imag12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag12_d0</name>
            <Object>p_digitReseversedOutputBuff_M_imag12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>6</Best-caseLatency>
            <Average-caseLatency>6</Average-caseLatency>
            <Worst-caseLatency>7</Worst-caseLatency>
            <Best-caseRealTimeLatency>24.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>24.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>28.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>632</FF>
            <LUT>822</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_din</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_full_n</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_write</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_din</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_full_n</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_write</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_din</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_full_n</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_write</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_din</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_full_n</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_write</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_din</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_full_n</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_write</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_din</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_full_n</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_write</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_din</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_full_n</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_write</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_din</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_full_n</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_write</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_q0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real1_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real1_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real1_q0</name>
            <Object>p_digitReseversedOutputBuff_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real2_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real2_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real2_q0</name>
            <Object>p_digitReseversedOutputBuff_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real3_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real3_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real3_q0</name>
            <Object>p_digitReseversedOutputBuff_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_q0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag4_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag4_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag4_q0</name>
            <Object>p_digitReseversedOutputBuff_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag5_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag5_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag5_q0</name>
            <Object>p_digitReseversedOutputBuff_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag6_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag6_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag6_q0</name>
            <Object>p_digitReseversedOutputBuff_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_79</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>14</Best-caseLatency>
            <Average-caseLatency>14</Average-caseLatency>
            <Worst-caseLatency>16</Worst-caseLatency>
            <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>56.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>64.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>14 ~ 16</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>1447</FF>
            <LUT>2302</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> >79</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> >79</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> >79</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> >79</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> >79</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> >79</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> >79</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> >79</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> >79</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> >79</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_dout</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_empty_n</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_read</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_dout</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_empty_n</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_read</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_dout</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_empty_n</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_read</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_dout</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_empty_n</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_read</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_dout</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_empty_n</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_read</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_dout</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_empty_n</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_read</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_dout</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_empty_n</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_read</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_dout</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_empty_n</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_read</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_din</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_full_n</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_write</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_din</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_full_n</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_write</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_din</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_full_n</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_write</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_din</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_full_n</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_write</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_din</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_full_n</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_write</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_din</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_full_n</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_write</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_din</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_full_n</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_write</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_din</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_full_n</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_write</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStage_5</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>3527</FF>
            <LUT>4771</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>fftOutData_local2_dout</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_empty_n</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_read</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_din</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_full_n</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_write</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_din</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_full_n</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_write</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_din</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_full_n</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_write</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_din</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_full_n</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_write</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_din</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_full_n</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_write</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_din</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_full_n</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_write</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_din</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_full_n</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_write</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_din</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_full_n</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_write</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStage.5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStage.5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStage.5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStage.5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStage.5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStage.5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStage.5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStage.5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStage.5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStage.5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStage_4</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>7358</FF>
            <LUT>8706</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>p_fftInData_reOrdered_dout</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_empty_n</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_read</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_din</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_full_n</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_write</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_din</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_full_n</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_write</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_din</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_full_n</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_write</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_din</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_full_n</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_write</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_din</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_full_n</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_write</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_din</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_full_n</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_write</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_din</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_full_n</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_write</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_din</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_full_n</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_write</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>9884</FF>
            <LUT>10548</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_start</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>innerFFT&lt;16, 4, 40002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_0_dout</name>
            <Object>p_fftInData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_0_empty_n</name>
            <Object>p_fftInData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_0_read</name>
            <Object>p_fftInData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_01_dout</name>
            <Object>p_fftInData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_01_empty_n</name>
            <Object>p_fftInData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_01_read</name>
            <Object>p_fftInData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_02_dout</name>
            <Object>p_fftInData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_02_empty_n</name>
            <Object>p_fftInData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_02_read</name>
            <Object>p_fftInData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_03_dout</name>
            <Object>p_fftInData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_03_empty_n</name>
            <Object>p_fftInData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_03_read</name>
            <Object>p_fftInData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_0_dout</name>
            <Object>p_fftInData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_0_empty_n</name>
            <Object>p_fftInData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_0_read</name>
            <Object>p_fftInData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_04_dout</name>
            <Object>p_fftInData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_04_empty_n</name>
            <Object>p_fftInData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_04_read</name>
            <Object>p_fftInData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_05_dout</name>
            <Object>p_fftInData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_05_empty_n</name>
            <Object>p_fftInData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_05_read</name>
            <Object>p_fftInData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_06_dout</name>
            <Object>p_fftInData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_06_empty_n</name>
            <Object>p_fftInData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_06_read</name>
            <Object>p_fftInData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_din</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_full_n</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_write</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_07_din</name>
            <Object>p_fftOutData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_07_full_n</name>
            <Object>p_fftOutData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_07_write</name>
            <Object>p_fftOutData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_08_din</name>
            <Object>p_fftOutData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_08_full_n</name>
            <Object>p_fftOutData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_08_write</name>
            <Object>p_fftOutData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_09_din</name>
            <Object>p_fftOutData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_09_full_n</name>
            <Object>p_fftOutData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_09_write</name>
            <Object>p_fftOutData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_din</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_full_n</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_write</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_010_din</name>
            <Object>p_fftOutData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_010_full_n</name>
            <Object>p_fftOutData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_010_write</name>
            <Object>p_fftOutData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_011_din</name>
            <Object>p_fftOutData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_011_full_n</name>
            <Object>p_fftOutData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_011_write</name>
            <Object>p_fftOutData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_012_din</name>
            <Object>p_fftOutData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_012_full_n</name>
            <Object>p_fftOutData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_012_write</name>
            <Object>p_fftOutData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>18</Best-caseLatency>
            <Average-caseLatency>18</Average-caseLatency>
            <Worst-caseLatency>18</Worst-caseLatency>
            <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>18</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>19</FF>
            <LUT>287</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_2_dout</name>
            <Object>fftOutStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_2_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_2_read</name>
            <Object>fftOutStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_2_dout</name>
            <Object>fftOutStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_2_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_2_read</name>
            <Object>fftOutStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_1_dout</name>
            <Object>fftOutStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_1_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_1_read</name>
            <Object>fftOutStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_1_dout</name>
            <Object>fftOutStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_1_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_1_read</name>
            <Object>fftOutStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_0_dout</name>
            <Object>fftOutStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_0_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_0_read</name>
            <Object>fftOutStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_0_dout</name>
            <Object>fftOutStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_0_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_0_read</name>
            <Object>fftOutStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_3_dout</name>
            <Object>fftOutStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_3_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_3_read</name>
            <Object>fftOutStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_3_dout</name>
            <Object>fftOutStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_3_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_3_read</name>
            <Object>fftOutStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_address0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_ce0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_we0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_d0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_address0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_ce0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_we0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_d0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_address0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_ce0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_we0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_d0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_address0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_ce0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_we0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_d0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_address0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_ce0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_we0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_d0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_address0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_ce0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_we0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_d0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_address0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_ce0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_we0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_d0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_address0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_ce0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_we0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_d0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>4</Average-caseLatency>
            <Worst-caseLatency>5</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>9</FF>
            <LUT>97</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>convertArrayToSuperStream&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>convertArrayToSuperStream&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>convertArrayToSuperStream&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>convertArrayToSuperStream&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>convertArrayToSuperStream&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>convertArrayToSuperStream&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>convertArrayToSuperStream&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>convertArrayToSuperStream&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>convertArrayToSuperStream&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>convertArrayToSuperStream&lt;-1, 40002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_din</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_full_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_write</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_address0</name>
            <Object>p_inDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_ce0</name>
            <Object>p_inDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_q0</name>
            <Object>p_inDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real1_address0</name>
            <Object>p_inDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real1_ce0</name>
            <Object>p_inDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real1_q0</name>
            <Object>p_inDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real2_address0</name>
            <Object>p_inDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real2_ce0</name>
            <Object>p_inDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real2_q0</name>
            <Object>p_inDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real3_address0</name>
            <Object>p_inDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real3_ce0</name>
            <Object>p_inDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real3_q0</name>
            <Object>p_inDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_address0</name>
            <Object>p_inDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_ce0</name>
            <Object>p_inDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_q0</name>
            <Object>p_inDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag4_address0</name>
            <Object>p_inDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag4_ce0</name>
            <Object>p_inDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag4_q0</name>
            <Object>p_inDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag5_address0</name>
            <Object>p_inDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag5_ce0</name>
            <Object>p_inDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag5_q0</name>
            <Object>p_inDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag6_address0</name>
            <Object>p_inDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag6_ce0</name>
            <Object>p_inDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag6_q0</name>
            <Object>p_inDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernelBody_2</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>10542</FF>
            <LUT>12450</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernelBody.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernelBody.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernelBody.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernelBody.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernelBody.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernelBody.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernelBody.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernelBody.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernelBody.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernelBody.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_dout</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_empty_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_read</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_din</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_full_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_write</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernel_2</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>10554</FF>
            <LUT>12548</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernel.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_dout</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_empty_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_read</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_din</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_full_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_write</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_183</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>33</Best-caseLatency>
            <Average-caseLatency>33</Average-caseLatency>
            <Worst-caseLatency>34</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>32</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1109</FF>
            <LUT>3209</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.183</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.183</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.183</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.183</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.183</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.183</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.183</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.183</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.183</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.183</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_dout</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_empty_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_read</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_018_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_018_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_018_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_019_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_019_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_019_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0110_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0110_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0110_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0111_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0111_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0111_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0112_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0112_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0112_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0113_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0113_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0113_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0114_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0114_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0114_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0115_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0115_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0115_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_02_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_02_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_02_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0223_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0223_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0223_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0224_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0224_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0224_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0225_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0225_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0225_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0226_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0226_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0226_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0227_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0227_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0227_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0228_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0228_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0228_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0229_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0229_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0229_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.76</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>32</Best-caseLatency>
            <Average-caseLatency>32</Average-caseLatency>
            <Worst-caseLatency>33</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>32</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>377</FF>
            <LUT>1096</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_01_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_01_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_01_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_02_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_02_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_02_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_03_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_03_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_03_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_04_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_04_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_04_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_05_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_05_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_05_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_06_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_06_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_06_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_07_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_07_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_07_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_016_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_016_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_016_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_017_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_017_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_017_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_018_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_018_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_018_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_019_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_019_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_019_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_020_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_020_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_020_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_021_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_021_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_021_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_022_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_022_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_022_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_din</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_full_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_write</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>5</FF>
            <LUT>70</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>convertSuperStreamToArray&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>convertSuperStreamToArray&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>convertSuperStreamToArray&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>convertSuperStreamToArray&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>convertSuperStreamToArray&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>convertSuperStreamToArray&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>convertSuperStreamToArray&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>convertSuperStreamToArray&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>convertSuperStreamToArray&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>convertSuperStreamToArray&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_dout</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_empty_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_read</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_address0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_ce0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_we0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_d0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_address0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_ce0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_we0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_d0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_address0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_ce0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_we0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_d0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_address0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_ce0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_we0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_d0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_address0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_ce0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_we0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_d0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_address0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_ce0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_we0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_d0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_address0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_ce0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_we0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_d0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_address0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_ce0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_we0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_d0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>18</Best-caseLatency>
            <Average-caseLatency>18</Average-caseLatency>
            <Worst-caseLatency>18</Worst-caseLatency>
            <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>18</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>17</FF>
            <LUT>274</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_2_din</name>
            <Object>fftInStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_2_full_n</name>
            <Object>fftInStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_2_write</name>
            <Object>fftInStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_2_din</name>
            <Object>fftInStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_2_full_n</name>
            <Object>fftInStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_2_write</name>
            <Object>fftInStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_1_din</name>
            <Object>fftInStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_1_full_n</name>
            <Object>fftInStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_1_write</name>
            <Object>fftInStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_1_din</name>
            <Object>fftInStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_1_full_n</name>
            <Object>fftInStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_1_write</name>
            <Object>fftInStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_0_din</name>
            <Object>fftInStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_0_full_n</name>
            <Object>fftInStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_0_write</name>
            <Object>fftInStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_0_din</name>
            <Object>fftInStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_0_full_n</name>
            <Object>fftInStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_0_write</name>
            <Object>fftInStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_3_din</name>
            <Object>fftInStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_3_full_n</name>
            <Object>fftInStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_3_write</name>
            <Object>fftInStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_3_din</name>
            <Object>fftInStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_3_full_n</name>
            <Object>fftInStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_3_write</name>
            <Object>fftInStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_0_address0</name>
            <Object>p_inDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_0_ce0</name>
            <Object>p_inDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_0_q0</name>
            <Object>p_inDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_1_address0</name>
            <Object>p_inDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_1_ce0</name>
            <Object>p_inDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_1_q0</name>
            <Object>p_inDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_2_address0</name>
            <Object>p_inDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_2_ce0</name>
            <Object>p_inDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_2_q0</name>
            <Object>p_inDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_3_address0</name>
            <Object>p_inDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_3_ce0</name>
            <Object>p_inDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_3_q0</name>
            <Object>p_inDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_0_address0</name>
            <Object>p_inDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_0_ce0</name>
            <Object>p_inDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_0_q0</name>
            <Object>p_inDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_1_address0</name>
            <Object>p_inDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_1_ce0</name>
            <Object>p_inDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_1_q0</name>
            <Object>p_inDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_2_address0</name>
            <Object>p_inDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_2_ce0</name>
            <Object>p_inDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_2_q0</name>
            <Object>p_inDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_3_address0</name>
            <Object>p_inDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_3_ce0</name>
            <Object>p_inDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_3_q0</name>
            <Object>p_inDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.603</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>5</FF>
            <LUT>150</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_dout</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_empty_n</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_read</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_dout</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_empty_n</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_read</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_dout</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_empty_n</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_read</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_dout</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_empty_n</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_read</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_dout</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_empty_n</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_read</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_dout</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_empty_n</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_read</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_dout</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_empty_n</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_read</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_dout</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_empty_n</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_read</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_din</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_full_n</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_write</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>11</Best-caseLatency>
            <Average-caseLatency>11</Average-caseLatency>
            <Worst-caseLatency>12</Worst-caseLatency>
            <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>10</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>956</FF>
            <LUT>815</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_dout</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_empty_n</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_read</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_din</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_full_n</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_write</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>1263</FF>
            <LUT>2252</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_dout</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_empty_n</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_read</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_din</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_full_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_write</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>11</Best-caseLatency>
            <Average-caseLatency>11</Average-caseLatency>
            <Worst-caseLatency>12</Worst-caseLatency>
            <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>10</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1004</FF>
            <LUT>815</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_dout</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_empty_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_read</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_din</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_full_n</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_write</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>421</FF>
            <LUT>1303</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;25, 11, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_dout</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_empty_n</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_read</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_din</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_full_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_write</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.525</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>6</FF>
            <LUT>159</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_dout</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_empty_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_read</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_0_din</name>
            <Object>p_outDataArray_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_0_full_n</name>
            <Object>p_outDataArray_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_0_write</name>
            <Object>p_outDataArray_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_01_din</name>
            <Object>p_outDataArray_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_01_full_n</name>
            <Object>p_outDataArray_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_01_write</name>
            <Object>p_outDataArray_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_02_din</name>
            <Object>p_outDataArray_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_02_full_n</name>
            <Object>p_outDataArray_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_02_write</name>
            <Object>p_outDataArray_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_03_din</name>
            <Object>p_outDataArray_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_03_full_n</name>
            <Object>p_outDataArray_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_03_write</name>
            <Object>p_outDataArray_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_0_din</name>
            <Object>p_outDataArray_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_0_full_n</name>
            <Object>p_outDataArray_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_0_write</name>
            <Object>p_outDataArray_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_04_din</name>
            <Object>p_outDataArray_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_04_full_n</name>
            <Object>p_outDataArray_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_04_write</name>
            <Object>p_outDataArray_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_05_din</name>
            <Object>p_outDataArray_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_05_full_n</name>
            <Object>p_outDataArray_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_05_write</name>
            <Object>p_outDataArray_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_06_din</name>
            <Object>p_outDataArray_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_06_full_n</name>
            <Object>p_outDataArray_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_06_write</name>
            <Object>p_outDataArray_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>14</Best-caseLatency>
            <Average-caseLatency>14</Average-caseLatency>
            <Worst-caseLatency>16</Worst-caseLatency>
            <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>56.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>64.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>14 ~ 16</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>1447</FF>
            <LUT>2302</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;27, 13, 5, 3, 0>, ap_fixed&lt;27, 13, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_dout</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_empty_n</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_read</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_dout</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_empty_n</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_read</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_dout</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_empty_n</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_read</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_dout</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_empty_n</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_read</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_dout</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_empty_n</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_read</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_dout</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_empty_n</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_read</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_dout</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_empty_n</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_read</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_dout</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_empty_n</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_read</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_din</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_full_n</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_write</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_din</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_full_n</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_write</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_din</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_full_n</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_write</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_din</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_full_n</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_write</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_din</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_full_n</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_write</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_din</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_full_n</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_write</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_din</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_full_n</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_write</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_din</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_full_n</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_write</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStage_7</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>3527</FF>
            <LUT>4771</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>fftOutData_local2_dout</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_empty_n</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_read</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_din</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_full_n</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_write</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_din</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_full_n</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_write</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_din</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_full_n</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_write</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_din</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_full_n</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_write</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_din</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_full_n</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_write</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_din</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_full_n</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_write</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_din</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_full_n</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_write</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_din</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_full_n</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_write</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStage.7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStage.7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStage.7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStage.7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStage.7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStage.7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStage.7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStage.7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStage.7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStage.7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStage_6</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>7358</FF>
            <LUT>8706</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>p_fftInData_reOrdered_dout</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_empty_n</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_read</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_din</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_full_n</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_write</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_din</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_full_n</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_write</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_din</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_full_n</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_write</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_din</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_full_n</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_write</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_din</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_full_n</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_write</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_din</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_full_n</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_write</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_din</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_full_n</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_write</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_din</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_full_n</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_write</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStage.6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStage.6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStage.6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStage.6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStage.6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStage.6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStage.6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStage.6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStage.6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStage.6</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>9884</FF>
            <LUT>10548</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_start</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>innerFFT&lt;16, 4, 40001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_0_dout</name>
            <Object>p_fftInData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_0_empty_n</name>
            <Object>p_fftInData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_0_read</name>
            <Object>p_fftInData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_01_dout</name>
            <Object>p_fftInData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_01_empty_n</name>
            <Object>p_fftInData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_01_read</name>
            <Object>p_fftInData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_02_dout</name>
            <Object>p_fftInData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_02_empty_n</name>
            <Object>p_fftInData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_02_read</name>
            <Object>p_fftInData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_03_dout</name>
            <Object>p_fftInData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_03_empty_n</name>
            <Object>p_fftInData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_03_read</name>
            <Object>p_fftInData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_0_dout</name>
            <Object>p_fftInData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_0_empty_n</name>
            <Object>p_fftInData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_0_read</name>
            <Object>p_fftInData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_04_dout</name>
            <Object>p_fftInData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_04_empty_n</name>
            <Object>p_fftInData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_04_read</name>
            <Object>p_fftInData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_05_dout</name>
            <Object>p_fftInData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_05_empty_n</name>
            <Object>p_fftInData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_05_read</name>
            <Object>p_fftInData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_06_dout</name>
            <Object>p_fftInData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_06_empty_n</name>
            <Object>p_fftInData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_06_read</name>
            <Object>p_fftInData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_din</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_full_n</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_write</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_07_din</name>
            <Object>p_fftOutData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_07_full_n</name>
            <Object>p_fftOutData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_07_write</name>
            <Object>p_fftOutData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_08_din</name>
            <Object>p_fftOutData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_08_full_n</name>
            <Object>p_fftOutData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_08_write</name>
            <Object>p_fftOutData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_09_din</name>
            <Object>p_fftOutData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_09_full_n</name>
            <Object>p_fftOutData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_09_write</name>
            <Object>p_fftOutData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_din</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_full_n</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_write</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_010_din</name>
            <Object>p_fftOutData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_010_full_n</name>
            <Object>p_fftOutData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_010_write</name>
            <Object>p_fftOutData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_011_din</name>
            <Object>p_fftOutData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_011_full_n</name>
            <Object>p_fftOutData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_011_write</name>
            <Object>p_fftOutData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_012_din</name>
            <Object>p_fftOutData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_012_full_n</name>
            <Object>p_fftOutData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_012_write</name>
            <Object>p_fftOutData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>18</Best-caseLatency>
            <Average-caseLatency>18</Average-caseLatency>
            <Worst-caseLatency>18</Worst-caseLatency>
            <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>18</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>19</FF>
            <LUT>287</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_2_dout</name>
            <Object>fftOutStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_2_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_2_read</name>
            <Object>fftOutStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_2_dout</name>
            <Object>fftOutStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_2_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_2_read</name>
            <Object>fftOutStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_1_dout</name>
            <Object>fftOutStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_1_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_1_read</name>
            <Object>fftOutStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_1_dout</name>
            <Object>fftOutStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_1_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_1_read</name>
            <Object>fftOutStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_0_dout</name>
            <Object>fftOutStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_0_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_0_read</name>
            <Object>fftOutStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_0_dout</name>
            <Object>fftOutStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_0_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_0_read</name>
            <Object>fftOutStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_3_dout</name>
            <Object>fftOutStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_3_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_3_read</name>
            <Object>fftOutStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_3_dout</name>
            <Object>fftOutStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_3_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_3_read</name>
            <Object>fftOutStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_address0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_ce0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_we0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_d0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_address0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_ce0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_we0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_d0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_address0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_ce0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_we0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_d0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_address0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_ce0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_we0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_d0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_address0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_ce0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_we0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_d0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_address0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_ce0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_we0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_d0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_address0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_ce0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_we0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_d0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_address0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_ce0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_we0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_d0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>4</Average-caseLatency>
            <Worst-caseLatency>5</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>9</FF>
            <LUT>97</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>convertArrayToSuperStream&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>convertArrayToSuperStream&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>convertArrayToSuperStream&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>convertArrayToSuperStream&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>convertArrayToSuperStream&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>convertArrayToSuperStream&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>convertArrayToSuperStream&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>convertArrayToSuperStream&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>convertArrayToSuperStream&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>convertArrayToSuperStream&lt;-1, 40001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_din</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_full_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_write</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_address0</name>
            <Object>p_inDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_ce0</name>
            <Object>p_inDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_q0</name>
            <Object>p_inDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real1_address0</name>
            <Object>p_inDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real1_ce0</name>
            <Object>p_inDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real1_q0</name>
            <Object>p_inDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real2_address0</name>
            <Object>p_inDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real2_ce0</name>
            <Object>p_inDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real2_q0</name>
            <Object>p_inDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real3_address0</name>
            <Object>p_inDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real3_ce0</name>
            <Object>p_inDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real3_q0</name>
            <Object>p_inDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_address0</name>
            <Object>p_inDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_ce0</name>
            <Object>p_inDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_q0</name>
            <Object>p_inDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag4_address0</name>
            <Object>p_inDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag4_ce0</name>
            <Object>p_inDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag4_q0</name>
            <Object>p_inDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag5_address0</name>
            <Object>p_inDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag5_ce0</name>
            <Object>p_inDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag5_q0</name>
            <Object>p_inDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag6_address0</name>
            <Object>p_inDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag6_ce0</name>
            <Object>p_inDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag6_q0</name>
            <Object>p_inDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernelBody_3</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>10542</FF>
            <LUT>12450</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernelBody.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernelBody.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernelBody.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernelBody.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernelBody.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernelBody.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernelBody.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernelBody.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernelBody.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernelBody.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_dout</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_empty_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_read</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_din</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_full_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_write</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernel_3</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>10554</FF>
            <LUT>12548</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernel.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_dout</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_empty_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_read</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_din</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_full_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_write</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>33</Best-caseLatency>
            <Average-caseLatency>33</Average-caseLatency>
            <Worst-caseLatency>34</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>32</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1109</FF>
            <LUT>3209</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_dout</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_empty_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_read</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_01_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_01_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_01_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_02_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_02_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_02_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_03_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_03_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_03_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_04_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_04_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_04_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_05_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_05_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_05_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_06_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_06_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_06_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_07_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_07_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_07_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_016_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_016_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_016_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_017_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_017_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_017_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_018_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_018_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_018_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_019_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_019_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_019_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_020_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_020_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_020_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_021_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_021_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_021_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_022_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_022_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_022_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>genMemWideFFTKernel1DArray_3</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>13590</FF>
            <LUT>17707</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_01_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_01_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_01_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_02_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_02_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_02_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_03_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_03_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_03_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_04_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_04_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_04_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_05_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_05_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_05_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_06_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_06_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_06_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_07_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_07_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_07_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_016_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_016_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_016_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_017_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_017_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_017_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_018_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_018_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_018_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_019_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_019_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_019_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_020_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_020_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_020_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_021_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_021_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_021_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_022_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_022_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_022_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_030_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_030</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_030_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_030</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_030_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_030</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_031_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_031</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_031_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_031</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_031_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_031</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_032_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_032</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_032_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_032</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_032_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_032</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_033_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_033</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_033_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_033</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_033_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_033</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_034_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_034</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_034_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_034</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_034_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_034</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_035_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_035</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_035_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_035</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_035_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_035</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_036_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_036</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_036_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_036</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_036_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_036</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_044_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_044</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_044_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_044</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_044_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_044</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_045_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_045</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_045_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_045</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_045_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_045</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_046_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_046</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_046_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_046</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_046_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_046</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_047_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_047</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_047_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_047</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_047_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_047</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_048_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_048</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_048_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_048</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_048_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_048</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_049_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_049</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_049_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_049</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_049_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_049</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_050_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_050</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_050_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_050</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_050_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_050</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>genMemWideFFTKernel1DArray.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>genMemWideFFTKernel1DArray.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>genMemWideFFTKernel1DArray.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>genMemWideFFTKernel1DArray.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>genMemWideFFTKernel1DArray.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>genMemWideFFTKernel1DArray.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>genMemWideFFTKernel1DArray.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>genMemWideFFTKernel1DArray.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>genMemWideFFTKernel1DArray.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>genMemWideFFTKernel1DArray.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>genMemWideFFTKernel1DArray_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>27183</FF>
            <LUT>35455</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_start</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>genMemWideFFTKernel1DArray.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_01_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_01_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_01_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_02_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_02_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_02_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_03_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_03_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_03_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_04_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_04_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_04_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_05_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_05_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_05_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_06_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_06_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_06_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_07_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_07_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_07_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_018_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_018_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_018_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_019_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_019_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_019_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0110_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0110_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0110_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0111_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0111_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0111_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0112_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0112_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0112_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0113_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0113_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0113_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0114_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0114_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0114_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0115_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0115_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0115_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_016_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_016_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_016_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_017_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_017_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_017_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_018_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_018_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_018_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_019_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_019_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_019_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_020_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_020_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_020_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_021_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_021_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_021_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_022_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_022_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_022_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_02_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_02_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_02_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0223_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0223_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0223_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0224_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0224_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0224_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0225_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0225_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0225_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0226_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0226_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0226_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0227_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0227_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0227_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0228_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0228_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0228_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0229_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0229_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0229_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_030_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_030</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_030_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_030</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_030_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_030</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_031_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_031</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_031_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_031</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_031_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_031</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_032_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_032</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_032_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_032</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_032_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_032</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_033_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_033</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_033_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_033</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_033_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_033</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_034_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_034</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_034_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_034</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_034_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_034</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_035_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_035</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_035_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_035</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_035_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_035</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_036_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_036</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_036_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_036</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_036_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_036</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_03_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_03_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_03_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0337_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0337</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0337_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0337</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0337_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0337</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0338_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0338</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0338_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0338</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0338_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0338</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0339_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0339</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0339_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0339</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0339_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0339</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0340_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0340</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0340_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0340</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0340_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0340</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0341_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0341</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0341_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0341</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0341_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0341</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0342_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0342</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0342_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0342</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0342_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0342</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0343_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0343</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0343_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0343</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0343_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0343</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_044_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_044</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_044_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_044</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_044_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_044</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_045_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_045</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_045_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_045</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_045_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_045</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_046_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_046</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_046_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_046</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_046_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_046</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_047_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_047</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_047_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_047</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_047_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_047</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_048_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_048</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_048_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_048</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_048_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_048</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_049_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_049</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_049_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_049</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_049_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_049</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_050_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_050</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_050_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_050</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_050_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_050</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_04_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_04_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_04_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0451_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0451</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0451_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0451</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0451_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0451</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0452_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0452</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0452_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0452</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0452_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0452</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0453_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0453</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0453_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0453</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0453_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0453</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0454_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0454</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0454_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0454</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0454_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0454</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0455_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0455</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0455_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0455</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0455_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0455</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0456_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0456</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0456_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0456</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0456_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0456</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0457_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0457</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0457_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0457</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0457_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0457</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.857</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>32</Best-caseLatency>
            <Average-caseLatency>32</Average-caseLatency>
            <Worst-caseLatency>33</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>32</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>17</FF>
            <LUT>644</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_01_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_01_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_01_read</name>
            <Object>p_inWideStream_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_02_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_02_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_02_read</name>
            <Object>p_inWideStream_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_03_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_03_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_03_read</name>
            <Object>p_inWideStream_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_04_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_04_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_04_read</name>
            <Object>p_inWideStream_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_05_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_05_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_05_read</name>
            <Object>p_inWideStream_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_06_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_06_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_06_read</name>
            <Object>p_inWideStream_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_07_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_07_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_07_read</name>
            <Object>p_inWideStream_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_016_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_016_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_016_read</name>
            <Object>p_inWideStream_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_017_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_017_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_017_read</name>
            <Object>p_inWideStream_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_018_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_018_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_018_read</name>
            <Object>p_inWideStream_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_019_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_019_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_019_read</name>
            <Object>p_inWideStream_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_020_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_020_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_020_read</name>
            <Object>p_inWideStream_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_021_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_021_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_021_read</name>
            <Object>p_inWideStream_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_022_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_022_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_022_read</name>
            <Object>p_inWideStream_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_018_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_018_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_018_read</name>
            <Object>p_inWideStream_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_019_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_019_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_019_read</name>
            <Object>p_inWideStream_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0110_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0110_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0110_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0111_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0111_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0111_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0112_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0112_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0112_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0113_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0113_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0113_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0114_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0114_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0114_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0115_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0115_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0115_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_02_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_02_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_02_read</name>
            <Object>p_inWideStream_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0223_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0223_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0223_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0224_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0224_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0224_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0225_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0225_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0225_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0226_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0226_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0226_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0227_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0227_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0227_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0228_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0228_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0228_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0229_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0229_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0229_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_rowProcOutStream_din</name>
            <Object>l_rowProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_rowProcOutStream_full_n</name>
            <Object>l_rowProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_rowProcOutStream_write</name>
            <Object>l_rowProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>sliceProcessor_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>34163</FF>
            <LUT>40711</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_start</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>sliceProcessor.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transBlkMatrixStream_dout</name>
            <Object>l_transBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transBlkMatrixStream_empty_n</name>
            <Object>l_transBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transBlkMatrixStream_read</name>
            <Object>l_transBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_rowProcOutStream_din</name>
            <Object>l_rowProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_rowProcOutStream_full_n</name>
            <Object>l_rowProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_rowProcOutStream_write</name>
            <Object>l_rowProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.793</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>104</Best-caseLatency>
            <Average-caseLatency>104</Average-caseLatency>
            <Worst-caseLatency>104</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.416 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.416 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.416 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>104</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>45</FF>
            <LUT>594</LUT>
            <URAM>16</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_rowProcOutStream_dout</name>
            <Object>l_rowProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_rowProcOutStream_empty_n</name>
            <Object>l_rowProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_rowProcOutStream_read</name>
            <Object>l_rowProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_invTranspBlkMatrixStream_din</name>
            <Object>l_invTranspBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_invTranspBlkMatrixStream_full_n</name>
            <Object>l_invTranspBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_invTranspBlkMatrixStream_write</name>
            <Object>l_invTranspBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.495</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>70</Best-caseLatency>
            <Average-caseLatency>70</Average-caseLatency>
            <Worst-caseLatency>70</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>70</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>962</FF>
            <LUT>2223</LUT>
            <URAM>16</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_invTranspBlkMatrixStream_dout</name>
            <Object>l_invTranspBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_invTranspBlkMatrixStream_empty_n</name>
            <Object>l_invTranspBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_invTranspBlkMatrixStream_read</name>
            <Object>l_invTranspBlkMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpMatrixStream_din</name>
            <Object>l_transpMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpMatrixStream_full_n</name>
            <Object>l_transpMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpMatrixStream_write</name>
            <Object>l_transpMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.793</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>104</Best-caseLatency>
            <Average-caseLatency>104</Average-caseLatency>
            <Worst-caseLatency>104</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.416 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.416 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.416 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>104</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>45</FF>
            <LUT>594</LUT>
            <URAM>16</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>transpWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpMatrixStream_dout</name>
            <Object>l_transpMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpMatrixStream_empty_n</name>
            <Object>l_transpMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpMatrixStream_read</name>
            <Object>l_transpMatrixStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpBlkMatrixStream2_din</name>
            <Object>l_transpBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpBlkMatrixStream2_full_n</name>
            <Object>l_transpBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpBlkMatrixStream2_write</name>
            <Object>l_transpBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>1.322</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>32</Best-caseLatency>
            <Average-caseLatency>32</Average-caseLatency>
            <Worst-caseLatency>33</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>32</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>450</FF>
            <LUT>429</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>demuxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpBlkMatrixStream2_dout</name>
            <Object>l_transpBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpBlkMatrixStream2_empty_n</name>
            <Object>l_transpBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpBlkMatrixStream2_read</name>
            <Object>l_transpBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_01_din</name>
            <Object>p_outWideStream_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_01_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_01_write</name>
            <Object>p_outWideStream_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_02_din</name>
            <Object>p_outWideStream_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_02_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_02_write</name>
            <Object>p_outWideStream_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_03_din</name>
            <Object>p_outWideStream_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_03_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_03_write</name>
            <Object>p_outWideStream_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_04_din</name>
            <Object>p_outWideStream_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_04_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_04_write</name>
            <Object>p_outWideStream_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_05_din</name>
            <Object>p_outWideStream_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_05_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_05_write</name>
            <Object>p_outWideStream_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_06_din</name>
            <Object>p_outWideStream_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_06_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_06_write</name>
            <Object>p_outWideStream_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_07_din</name>
            <Object>p_outWideStream_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_07_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_07_write</name>
            <Object>p_outWideStream_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_016_din</name>
            <Object>p_outWideStream_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_016_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_016_write</name>
            <Object>p_outWideStream_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_017_din</name>
            <Object>p_outWideStream_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_017_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_017_write</name>
            <Object>p_outWideStream_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_018_din</name>
            <Object>p_outWideStream_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_018_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_018_write</name>
            <Object>p_outWideStream_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_019_din</name>
            <Object>p_outWideStream_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_019_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_019_write</name>
            <Object>p_outWideStream_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_020_din</name>
            <Object>p_outWideStream_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_020_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_020_write</name>
            <Object>p_outWideStream_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_021_din</name>
            <Object>p_outWideStream_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_021_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_021_write</name>
            <Object>p_outWideStream_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_022_din</name>
            <Object>p_outWideStream_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_022_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_022_write</name>
            <Object>p_outWideStream_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_018_din</name>
            <Object>p_outWideStream_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_018_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_018_write</name>
            <Object>p_outWideStream_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_019_din</name>
            <Object>p_outWideStream_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_019_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_019_write</name>
            <Object>p_outWideStream_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0110_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0110_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0110_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0111_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0111_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0111_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0112_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0112_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0112_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0113_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0113_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0113_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0114_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0114_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0114_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0115_din</name>
            <Object>p_outWideStream_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0115_full_n</name>
            <Object>p_outWideStream_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_0_0_0_0115_write</name>
            <Object>p_outWideStream_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_02_din</name>
            <Object>p_outWideStream_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_02_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_02_write</name>
            <Object>p_outWideStream_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0223_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0223_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0223_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0224_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0224_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0224_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0225_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0225_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0225_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0226_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0226_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0226_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0227_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0227_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0227_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0228_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0228_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0228_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0229_din</name>
            <Object>p_outWideStream_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0229_full_n</name>
            <Object>p_outWideStream_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outWideStream_0_0_1_0_0_0229_write</name>
            <Object>p_outWideStream_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.72</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>32</Best-caseLatency>
            <Average-caseLatency>32</Average-caseLatency>
            <Worst-caseLatency>33</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>32</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>457</FF>
            <LUT>1246</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.189</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_018_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_018_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_018_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_019_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_019_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_019_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0110_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0110_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0110_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0111_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0111_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0111_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0112_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0112_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0112_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0113_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0113_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0113_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0114_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0114_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0114_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0115_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0115_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0115_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_02_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_02_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_02_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0223_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0223_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0223_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0224_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0224_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0224_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0225_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0225_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0225_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0226_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0226_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0226_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0227_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0227_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0227_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0228_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0228_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0228_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0229_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0229_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0229_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_din</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_full_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_write</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>convertSuperStreamToArray_1_80002_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>5</FF>
            <LUT>70</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>convertSuperStreamToArray&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>convertSuperStreamToArray&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>convertSuperStreamToArray&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>convertSuperStreamToArray&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>convertSuperStreamToArray&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>convertSuperStreamToArray&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>convertSuperStreamToArray&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>convertSuperStreamToArray&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>convertSuperStreamToArray&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>convertSuperStreamToArray&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_dout</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_empty_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_read</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_address0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_ce0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_we0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_d0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_address0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_ce0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_we0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_d0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_address0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_ce0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_we0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_d0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_address0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_ce0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_we0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_d0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_address0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_ce0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_we0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_d0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_address0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_ce0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_we0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_d0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_address0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_ce0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_we0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_d0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_address0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_ce0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_we0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_d0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>18</Best-caseLatency>
            <Average-caseLatency>18</Average-caseLatency>
            <Worst-caseLatency>18</Worst-caseLatency>
            <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>18</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>17</FF>
            <LUT>274</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_2_din</name>
            <Object>fftInStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_2_full_n</name>
            <Object>fftInStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_2_write</name>
            <Object>fftInStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_2_din</name>
            <Object>fftInStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_2_full_n</name>
            <Object>fftInStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_2_write</name>
            <Object>fftInStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_1_din</name>
            <Object>fftInStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_1_full_n</name>
            <Object>fftInStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_1_write</name>
            <Object>fftInStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_1_din</name>
            <Object>fftInStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_1_full_n</name>
            <Object>fftInStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_1_write</name>
            <Object>fftInStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_0_din</name>
            <Object>fftInStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_0_full_n</name>
            <Object>fftInStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_0_write</name>
            <Object>fftInStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_0_din</name>
            <Object>fftInStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_0_full_n</name>
            <Object>fftInStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_0_write</name>
            <Object>fftInStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_3_din</name>
            <Object>fftInStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_3_full_n</name>
            <Object>fftInStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_3_write</name>
            <Object>fftInStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_3_din</name>
            <Object>fftInStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_3_full_n</name>
            <Object>fftInStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_3_write</name>
            <Object>fftInStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_0_address0</name>
            <Object>p_inDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_0_ce0</name>
            <Object>p_inDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_0_q0</name>
            <Object>p_inDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_1_address0</name>
            <Object>p_inDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_1_ce0</name>
            <Object>p_inDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_1_q0</name>
            <Object>p_inDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_2_address0</name>
            <Object>p_inDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_2_ce0</name>
            <Object>p_inDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_2_q0</name>
            <Object>p_inDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_3_address0</name>
            <Object>p_inDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_3_ce0</name>
            <Object>p_inDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_3_q0</name>
            <Object>p_inDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_0_address0</name>
            <Object>p_inDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_0_ce0</name>
            <Object>p_inDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_0_q0</name>
            <Object>p_inDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_1_address0</name>
            <Object>p_inDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_1_ce0</name>
            <Object>p_inDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_1_q0</name>
            <Object>p_inDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_2_address0</name>
            <Object>p_inDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_2_ce0</name>
            <Object>p_inDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_2_q0</name>
            <Object>p_inDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_3_address0</name>
            <Object>p_inDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_3_ce0</name>
            <Object>p_inDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_3_q0</name>
            <Object>p_inDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_88</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.603</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>5</FF>
            <LUT>150</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >88</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >88</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >88</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >88</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >88</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >88</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >88</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >88</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >88</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >88</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_dout</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_empty_n</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_read</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_dout</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_empty_n</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_read</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_dout</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_empty_n</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_read</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_dout</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_empty_n</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_read</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_dout</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_empty_n</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_read</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_dout</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_empty_n</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_read</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_dout</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_empty_n</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_read</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_dout</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_empty_n</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_read</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_din</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_full_n</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_write</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>11</Best-caseLatency>
            <Average-caseLatency>11</Average-caseLatency>
            <Worst-caseLatency>12</Worst-caseLatency>
            <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>10</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1036</FF>
            <LUT>815</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_dout</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_empty_n</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_read</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_din</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_full_n</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_write</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.829</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>4</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineType>yes</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>3475</FF>
            <LUT>1962</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ce</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_0</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>30</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_1</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>30</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_2</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>30</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_3</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>30</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_4</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>30</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_5</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>30</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_6</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>30</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_return_7</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>30</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>twiddleFactorMulS2S&lt;16, 4, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read</name>
            <Object>p_read</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>29</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read1</name>
            <Object>p_read1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>29</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read2</name>
            <Object>p_read2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>29</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read3</name>
            <Object>p_read3</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>29</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read4</name>
            <Object>p_read4</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>29</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read5</name>
            <Object>p_read5</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>29</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read6</name>
            <Object>p_read6</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>29</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read7</name>
            <Object>p_read7</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>29</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address0</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce0</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q0</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address1</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce1</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q1</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address2</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce2</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q2</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address3</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce3</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q3</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address4</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce4</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q4</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address5</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce5</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q5</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_address6</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_ce6</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_twiddleTable_M_imag_0_0_0_q6</name>
            <Object>p_twiddleTable_M_imag_0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_k</name>
            <Object>p_k</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_87</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>4167</FF>
            <LUT>3428</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >87</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >87</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >87</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >87</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >87</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >87</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >87</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >87</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >87</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >87</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_dout</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_empty_n</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_read</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_din</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_full_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_write</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>streamingDataCommutor_complex_ap_fixed_30_16_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>11</Best-caseLatency>
            <Average-caseLatency>11</Average-caseLatency>
            <Worst-caseLatency>12</Worst-caseLatency>
            <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>10</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1084</FF>
            <LUT>815</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_dout</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_empty_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_read</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_din</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_full_n</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_write</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>491</FF>
            <LUT>1453</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >84</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_dout</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_empty_n</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_read</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_din</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_full_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_write</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_85</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.525</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>6</FF>
            <LUT>159</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >85</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_dout</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_empty_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_read</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_0_din</name>
            <Object>p_outDataArray_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_0_full_n</name>
            <Object>p_outDataArray_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_0_write</name>
            <Object>p_outDataArray_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_01_din</name>
            <Object>p_outDataArray_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_01_full_n</name>
            <Object>p_outDataArray_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_01_write</name>
            <Object>p_outDataArray_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_02_din</name>
            <Object>p_outDataArray_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_02_full_n</name>
            <Object>p_outDataArray_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_02_write</name>
            <Object>p_outDataArray_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_03_din</name>
            <Object>p_outDataArray_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_03_full_n</name>
            <Object>p_outDataArray_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_03_write</name>
            <Object>p_outDataArray_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_0_din</name>
            <Object>p_outDataArray_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_0_full_n</name>
            <Object>p_outDataArray_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_0_write</name>
            <Object>p_outDataArray_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_04_din</name>
            <Object>p_outDataArray_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_04_full_n</name>
            <Object>p_outDataArray_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_04_write</name>
            <Object>p_outDataArray_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_05_din</name>
            <Object>p_outDataArray_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_05_full_n</name>
            <Object>p_outDataArray_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_05_write</name>
            <Object>p_outDataArray_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_06_din</name>
            <Object>p_outDataArray_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_06_full_n</name>
            <Object>p_outDataArray_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_06_write</name>
            <Object>p_outDataArray_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>5</Best-caseLatency>
            <Average-caseLatency>5</Average-caseLatency>
            <Worst-caseLatency>6</Worst-caseLatency>
            <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>24.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>652</FF>
            <LUT>733</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>cacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_dout</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_empty_n</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_read</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_dout</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_empty_n</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_read</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_dout</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_empty_n</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_read</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_dout</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_empty_n</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_read</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_dout</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_empty_n</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_read</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_dout</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_empty_n</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_read</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_dout</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_empty_n</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_read</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_dout</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_empty_n</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_read</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_we0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_d0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real7_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real7_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real7_we0</name>
            <Object>p_digitReseversedOutputBuff_M_real7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real7_d0</name>
            <Object>p_digitReseversedOutputBuff_M_real7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real8_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real8_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real8_we0</name>
            <Object>p_digitReseversedOutputBuff_M_real8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real8_d0</name>
            <Object>p_digitReseversedOutputBuff_M_real8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real9_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real9_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real9_we0</name>
            <Object>p_digitReseversedOutputBuff_M_real9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real9_d0</name>
            <Object>p_digitReseversedOutputBuff_M_real9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_we0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_d0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag10_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag10_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag10_we0</name>
            <Object>p_digitReseversedOutputBuff_M_imag10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag10_d0</name>
            <Object>p_digitReseversedOutputBuff_M_imag10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag11_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag11_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag11_we0</name>
            <Object>p_digitReseversedOutputBuff_M_imag11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag11_d0</name>
            <Object>p_digitReseversedOutputBuff_M_imag11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag12_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag12_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag12_we0</name>
            <Object>p_digitReseversedOutputBuff_M_imag12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag12_d0</name>
            <Object>p_digitReseversedOutputBuff_M_imag12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>6</Best-caseLatency>
            <Average-caseLatency>6</Average-caseLatency>
            <Worst-caseLatency>7</Worst-caseLatency>
            <Best-caseRealTimeLatency>24.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>24.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>28.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>722</FF>
            <LUT>822</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>writeBackCacheDataDR&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_din</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_full_n</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_write</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_din</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_full_n</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_write</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_din</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_full_n</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_write</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_din</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_full_n</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_write</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_din</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_full_n</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_write</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_din</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_full_n</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_write</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_din</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_full_n</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_write</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_din</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_full_n</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_write</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real_q0</name>
            <Object>p_digitReseversedOutputBuff_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real1_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real1_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real1_q0</name>
            <Object>p_digitReseversedOutputBuff_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real2_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real2_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real2_q0</name>
            <Object>p_digitReseversedOutputBuff_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real3_address0</name>
            <Object>p_digitReseversedOutputBuff_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real3_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_real3_q0</name>
            <Object>p_digitReseversedOutputBuff_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag_q0</name>
            <Object>p_digitReseversedOutputBuff_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag4_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag4_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag4_q0</name>
            <Object>p_digitReseversedOutputBuff_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag5_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag5_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag5_q0</name>
            <Object>p_digitReseversedOutputBuff_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag6_address0</name>
            <Object>p_digitReseversedOutputBuff_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag6_ce0</name>
            <Object>p_digitReseversedOutputBuff_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_digitReseversedOutputBuff_M_imag6_q0</name>
            <Object>p_digitReseversedOutputBuff_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>14</Best-caseLatency>
            <Average-caseLatency>14</Average-caseLatency>
            <Worst-caseLatency>16</Worst-caseLatency>
            <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>56.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>64.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>14 ~ 16</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>1637</FF>
            <LUT>2302</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> >86</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> >86</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> >86</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> >86</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> >86</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> >86</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> >86</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> >86</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> >86</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> >86</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_dout</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_empty_n</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_read</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_dout</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_empty_n</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_read</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_dout</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_empty_n</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_read</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_dout</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_empty_n</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_read</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_dout</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_empty_n</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_read</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_dout</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_empty_n</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_read</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_dout</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_empty_n</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_read</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_dout</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_empty_n</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_read</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_din</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_full_n</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_write</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_din</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_full_n</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_write</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_din</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_full_n</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_write</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_din</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_full_n</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_write</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_din</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_full_n</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_write</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_din</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_full_n</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_write</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_din</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_full_n</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_write</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_din</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_full_n</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_write</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStage_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>3787</FF>
            <LUT>4921</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>fftOutData_local2_dout</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_empty_n</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_read</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_din</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_full_n</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_write</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_din</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_full_n</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_write</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_din</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_full_n</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_write</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_din</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_full_n</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_write</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_din</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_full_n</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_write</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_din</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_full_n</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_write</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_din</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_full_n</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_write</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_din</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_full_n</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_write</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStage</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>10602</FF>
            <LUT>10032</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>p_fftInData_reOrdered_dout</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_empty_n</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_read</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_din</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_full_n</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_write</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_din</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_full_n</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_write</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_din</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_full_n</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_write</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_din</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_full_n</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_write</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_din</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_full_n</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_write</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_din</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_full_n</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_write</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_din</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_full_n</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_write</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_din</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_full_n</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_write</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>innerFFT_16_4_80002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>13208</FF>
            <LUT>11874</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_start</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>innerFFT&lt;16, 4, 80002, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_0_dout</name>
            <Object>p_fftInData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_0_empty_n</name>
            <Object>p_fftInData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_0_read</name>
            <Object>p_fftInData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_01_dout</name>
            <Object>p_fftInData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_01_empty_n</name>
            <Object>p_fftInData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_01_read</name>
            <Object>p_fftInData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_02_dout</name>
            <Object>p_fftInData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_02_empty_n</name>
            <Object>p_fftInData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_02_read</name>
            <Object>p_fftInData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_03_dout</name>
            <Object>p_fftInData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_03_empty_n</name>
            <Object>p_fftInData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_03_read</name>
            <Object>p_fftInData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_0_dout</name>
            <Object>p_fftInData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_0_empty_n</name>
            <Object>p_fftInData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_0_read</name>
            <Object>p_fftInData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_04_dout</name>
            <Object>p_fftInData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_04_empty_n</name>
            <Object>p_fftInData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_04_read</name>
            <Object>p_fftInData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_05_dout</name>
            <Object>p_fftInData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_05_empty_n</name>
            <Object>p_fftInData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_05_read</name>
            <Object>p_fftInData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_06_dout</name>
            <Object>p_fftInData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_06_empty_n</name>
            <Object>p_fftInData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_06_read</name>
            <Object>p_fftInData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_din</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_full_n</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_write</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_07_din</name>
            <Object>p_fftOutData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_07_full_n</name>
            <Object>p_fftOutData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_07_write</name>
            <Object>p_fftOutData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_08_din</name>
            <Object>p_fftOutData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_08_full_n</name>
            <Object>p_fftOutData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_08_write</name>
            <Object>p_fftOutData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_09_din</name>
            <Object>p_fftOutData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_09_full_n</name>
            <Object>p_fftOutData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_09_write</name>
            <Object>p_fftOutData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_din</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_full_n</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_write</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_010_din</name>
            <Object>p_fftOutData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_010_full_n</name>
            <Object>p_fftOutData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_010_write</name>
            <Object>p_fftOutData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_011_din</name>
            <Object>p_fftOutData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_011_full_n</name>
            <Object>p_fftOutData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_011_write</name>
            <Object>p_fftOutData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_012_din</name>
            <Object>p_fftOutData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_012_full_n</name>
            <Object>p_fftOutData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_012_write</name>
            <Object>p_fftOutData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>18</Best-caseLatency>
            <Average-caseLatency>18</Average-caseLatency>
            <Worst-caseLatency>18</Worst-caseLatency>
            <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>18</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>19</FF>
            <LUT>287</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_2_dout</name>
            <Object>fftOutStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_2_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_2_read</name>
            <Object>fftOutStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_2_dout</name>
            <Object>fftOutStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_2_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_2_read</name>
            <Object>fftOutStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_1_dout</name>
            <Object>fftOutStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_1_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_1_read</name>
            <Object>fftOutStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_1_dout</name>
            <Object>fftOutStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_1_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_1_read</name>
            <Object>fftOutStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_0_dout</name>
            <Object>fftOutStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_0_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_0_read</name>
            <Object>fftOutStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_0_dout</name>
            <Object>fftOutStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_0_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_0_read</name>
            <Object>fftOutStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_3_dout</name>
            <Object>fftOutStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_3_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_3_read</name>
            <Object>fftOutStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_3_dout</name>
            <Object>fftOutStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_3_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_3_read</name>
            <Object>fftOutStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_address0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_ce0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_we0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_d0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_address0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_ce0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_we0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_d0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_address0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_ce0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_we0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_d0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_address0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_ce0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_we0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_d0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_address0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_ce0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_we0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_d0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_address0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_ce0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_we0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_d0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_address0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_ce0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_we0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_d0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_address0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_ce0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_we0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_d0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>convertArrayToSuperStream_1_80002_16_4_complex_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>4</Average-caseLatency>
            <Worst-caseLatency>5</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>9</FF>
            <LUT>97</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>convertArrayToSuperStream&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>convertArrayToSuperStream&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>convertArrayToSuperStream&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>convertArrayToSuperStream&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>convertArrayToSuperStream&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>convertArrayToSuperStream&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>convertArrayToSuperStream&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>convertArrayToSuperStream&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>convertArrayToSuperStream&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>convertArrayToSuperStream&lt;-1, 80002, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_din</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_full_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_write</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_address0</name>
            <Object>p_inDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_ce0</name>
            <Object>p_inDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_q0</name>
            <Object>p_inDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real1_address0</name>
            <Object>p_inDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real1_ce0</name>
            <Object>p_inDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real1_q0</name>
            <Object>p_inDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real2_address0</name>
            <Object>p_inDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real2_ce0</name>
            <Object>p_inDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real2_q0</name>
            <Object>p_inDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real3_address0</name>
            <Object>p_inDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real3_ce0</name>
            <Object>p_inDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real3_q0</name>
            <Object>p_inDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_address0</name>
            <Object>p_inDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_ce0</name>
            <Object>p_inDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_q0</name>
            <Object>p_inDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag4_address0</name>
            <Object>p_inDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag4_ce0</name>
            <Object>p_inDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag4_q0</name>
            <Object>p_inDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag5_address0</name>
            <Object>p_inDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag5_ce0</name>
            <Object>p_inDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag5_q0</name>
            <Object>p_inDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag6_address0</name>
            <Object>p_inDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag6_ce0</name>
            <Object>p_inDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag6_q0</name>
            <Object>p_inDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernelBody</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>13866</FF>
            <LUT>13776</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernelBody</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernelBody</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernelBody</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernelBody</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernelBody</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernelBody</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernelBody</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernelBody</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernelBody</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernelBody</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_dout</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_empty_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_read</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_din</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_full_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_write</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernel</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>13878</FF>
            <LUT>13874</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_dout</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_empty_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_read</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_din</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_full_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_write</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.706</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>33</Best-caseLatency>
            <Average-caseLatency>33</Average-caseLatency>
            <Worst-caseLatency>34</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>32</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1309</FF>
            <LUT>3384</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >.190</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >.190</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >.190</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >.190</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >.190</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >.190</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >.190</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >.190</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >.190</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >.190</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_dout</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_empty_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_read</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_018_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_018_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_018_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_019_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_019_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_019_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0110_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0110_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0110_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0111_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0111_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0111_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0112_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0112_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0112_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0113_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0113_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0113_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0114_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0114_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0114_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0115_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0115_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0115_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_02_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_02_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_02_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0223_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0223_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0223_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0224_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0224_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0224_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0225_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0225_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0225_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0226_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0226_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0226_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0227_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0227_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0227_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0228_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0228_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0228_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0229_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0229_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0229_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.72</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>32</Best-caseLatency>
            <Average-caseLatency>32</Average-caseLatency>
            <Worst-caseLatency>33</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>32</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>457</FF>
            <LUT>1246</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>wideToNarrowConverter&lt;8u, 4u, 16u, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_0_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_01_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_01_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_01_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_02_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_02_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_02_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_03_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_03_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_03_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_04_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_04_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_04_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_05_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_05_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_05_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_06_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_06_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_06_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_07_dout</name>
            <Object>p_wideStreamIn_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_07_empty_n</name>
            <Object>p_wideStreamIn_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_0_0_0_07_read</name>
            <Object>p_wideStreamIn_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_0_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_016_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_016_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_016_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_017_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_017_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_017_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_018_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_018_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_018_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_019_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_019_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_019_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_020_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_020_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_020_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_021_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_021_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_021_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_022_dout</name>
            <Object>p_wideStreamIn_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_022_empty_n</name>
            <Object>p_wideStreamIn_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamIn_0_0_1_0_0_022_read</name>
            <Object>p_wideStreamIn_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_din</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_full_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_write</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>convertSuperStreamToArray_1_80001_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>5</FF>
            <LUT>70</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>convertSuperStreamToArray&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_dout</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_empty_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_read</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_address0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_ce0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_we0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_d0</name>
            <Object>p_outDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_address0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_ce0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_we0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real1_d0</name>
            <Object>p_outDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_address0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_ce0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_we0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real2_d0</name>
            <Object>p_outDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_address0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_ce0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_we0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real3_d0</name>
            <Object>p_outDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_address0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_ce0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_we0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_d0</name>
            <Object>p_outDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_address0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_ce0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_we0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag4_d0</name>
            <Object>p_outDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_address0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_ce0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_we0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag5_d0</name>
            <Object>p_outDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_address0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_ce0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_we0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag6_d0</name>
            <Object>p_outDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>18</Best-caseLatency>
            <Average-caseLatency>18</Average-caseLatency>
            <Worst-caseLatency>18</Worst-caseLatency>
            <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>18</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>17</FF>
            <LUT>274</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_2_din</name>
            <Object>fftInStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_2_full_n</name>
            <Object>fftInStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_2_write</name>
            <Object>fftInStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_2_din</name>
            <Object>fftInStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_2_full_n</name>
            <Object>fftInStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_2_write</name>
            <Object>fftInStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_1_din</name>
            <Object>fftInStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_1_full_n</name>
            <Object>fftInStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_1_write</name>
            <Object>fftInStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_1_din</name>
            <Object>fftInStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_1_full_n</name>
            <Object>fftInStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_1_write</name>
            <Object>fftInStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_0_din</name>
            <Object>fftInStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_0_full_n</name>
            <Object>fftInStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_0_write</name>
            <Object>fftInStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_0_din</name>
            <Object>fftInStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_0_full_n</name>
            <Object>fftInStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_0_write</name>
            <Object>fftInStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_3_din</name>
            <Object>fftInStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_3_full_n</name>
            <Object>fftInStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_real_V_3_write</name>
            <Object>fftInStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_3_din</name>
            <Object>fftInStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_3_full_n</name>
            <Object>fftInStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_V_M_imag_V_3_write</name>
            <Object>fftInStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_0_address0</name>
            <Object>p_inDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_0_ce0</name>
            <Object>p_inDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_0_q0</name>
            <Object>p_inDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_1_address0</name>
            <Object>p_inDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_1_ce0</name>
            <Object>p_inDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_1_q0</name>
            <Object>p_inDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_2_address0</name>
            <Object>p_inDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_2_ce0</name>
            <Object>p_inDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_2_q0</name>
            <Object>p_inDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_3_address0</name>
            <Object>p_inDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_3_ce0</name>
            <Object>p_inDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_V_3_q0</name>
            <Object>p_inDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_0_address0</name>
            <Object>p_inDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_0_ce0</name>
            <Object>p_inDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_0_q0</name>
            <Object>p_inDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_1_address0</name>
            <Object>p_inDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_1_ce0</name>
            <Object>p_inDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_1_q0</name>
            <Object>p_inDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_2_address0</name>
            <Object>p_inDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_2_ce0</name>
            <Object>p_inDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_2_q0</name>
            <Object>p_inDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_3_address0</name>
            <Object>p_inDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_3_ce0</name>
            <Object>p_inDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_V_3_q0</name>
            <Object>p_inDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.603</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>5</FF>
            <LUT>150</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>castArrayS2Streaming&lt;16, 4, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_dout</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_empty_n</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_read</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_dout</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_empty_n</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_read</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_dout</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_empty_n</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_read</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_dout</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_empty_n</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_read</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_dout</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_empty_n</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_read</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_dout</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_empty_n</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_read</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_dout</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_empty_n</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_read</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_dout</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_empty_n</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_read</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_din</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_full_n</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_write</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>11</Best-caseLatency>
            <Average-caseLatency>11</Average-caseLatency>
            <Worst-caseLatency>12</Worst-caseLatency>
            <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>10</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1036</FF>
            <LUT>815</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_dout</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_empty_n</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>casted_output_read</name>
            <Object>casted_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_din</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_full_n</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_write</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>4167</FF>
            <LUT>3428</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStageKernelS2S&lt;16, 4, 0, 0, 0, 2, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_dout</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_empty_n</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_read</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_din</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_full_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_write</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>streamingDataCommutor_complex_ap_fixed_30_16_5_3_0_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>11</Best-caseLatency>
            <Average-caseLatency>11</Average-caseLatency>
            <Worst-caseLatency>12</Worst-caseLatency>
            <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>10</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1084</FF>
            <LUT>815</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>streamingDataCommutor&lt;complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> > >.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_dout</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_empty_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_read</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_din</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_full_n</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_write</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>0</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>491</FF>
            <LUT>1453</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStageKernelLastStageS2S&lt;16, 4, 0, 0, 0, 1, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;30, 16, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_dout</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_empty_n</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_read</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_din</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_full_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_write</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.525</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>3</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>6</FF>
            <LUT>159</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>convertSuperStreamToArrayNScale&lt;1, 0, 50000, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_dout</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_empty_n</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local_read</name>
            <Object>fftOutData_local</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_0_din</name>
            <Object>p_outDataArray_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_0_full_n</name>
            <Object>p_outDataArray_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_0_write</name>
            <Object>p_outDataArray_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_01_din</name>
            <Object>p_outDataArray_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_01_full_n</name>
            <Object>p_outDataArray_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_01_write</name>
            <Object>p_outDataArray_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_02_din</name>
            <Object>p_outDataArray_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_02_full_n</name>
            <Object>p_outDataArray_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_02_write</name>
            <Object>p_outDataArray_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_03_din</name>
            <Object>p_outDataArray_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_03_full_n</name>
            <Object>p_outDataArray_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_0_0_0_03_write</name>
            <Object>p_outDataArray_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_0_din</name>
            <Object>p_outDataArray_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_0_full_n</name>
            <Object>p_outDataArray_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_0_write</name>
            <Object>p_outDataArray_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_04_din</name>
            <Object>p_outDataArray_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_04_full_n</name>
            <Object>p_outDataArray_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_04_write</name>
            <Object>p_outDataArray_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_05_din</name>
            <Object>p_outDataArray_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_05_full_n</name>
            <Object>p_outDataArray_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_05_write</name>
            <Object>p_outDataArray_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_06_din</name>
            <Object>p_outDataArray_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_06_full_n</name>
            <Object>p_outDataArray_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_0_1_0_0_06_write</name>
            <Object>p_outDataArray_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>14</Best-caseLatency>
            <Average-caseLatency>14</Average-caseLatency>
            <Worst-caseLatency>16</Worst-caseLatency>
            <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>56.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>64.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>14 ~ 16</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>1637</FF>
            <LUT>2302</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>digitReversedDataReOrder&lt;16, 4, ap_fixed&lt;32, 18, 5, 3, 0>, ap_fixed&lt;32, 18, 5, 3, 0> ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_dout</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_empty_n</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_0_read</name>
            <Object>p_inData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_dout</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_empty_n</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_01_read</name>
            <Object>p_inData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_dout</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_empty_n</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_02_read</name>
            <Object>p_inData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_dout</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_empty_n</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_0_0_0_03_read</name>
            <Object>p_inData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_dout</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_empty_n</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_0_read</name>
            <Object>p_inData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_dout</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_empty_n</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_04_read</name>
            <Object>p_inData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_dout</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_empty_n</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_05_read</name>
            <Object>p_inData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_dout</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_empty_n</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inData_0_1_0_0_06_read</name>
            <Object>p_inData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_din</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_full_n</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_0_write</name>
            <Object>p_outData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_din</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_full_n</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_07_write</name>
            <Object>p_outData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_din</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_full_n</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_08_write</name>
            <Object>p_outData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_din</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_full_n</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_0_0_0_09_write</name>
            <Object>p_outData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_din</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_full_n</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_0_write</name>
            <Object>p_outData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_din</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_full_n</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_010_write</name>
            <Object>p_outData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_din</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_full_n</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_011_write</name>
            <Object>p_outData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_din</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_full_n</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outData_0_1_0_0_012_write</name>
            <Object>p_outData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStage_3</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>3787</FF>
            <LUT>4921</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>fftOutData_local2_dout</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_empty_n</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutData_local2_read</name>
            <Object>fftOutData_local2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_din</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_full_n</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_write</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_din</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_full_n</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_write</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_din</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_full_n</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_write</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_din</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_full_n</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_write</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_din</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_full_n</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_write</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_din</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_full_n</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_write</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_din</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_full_n</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_write</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_din</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_full_n</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_write</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStage_2</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>10602</FF>
            <LUT>10032</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>p_fftInData_reOrdered_dout</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_empty_n</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_reOrdered_read</name>
            <Object>p_fftInData_reOrdered</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_din</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_full_n</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_write</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_din</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_full_n</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_01_write</name>
            <Object>p_fftOutData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_din</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_full_n</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_02_write</name>
            <Object>p_fftOutData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_din</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_full_n</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_03_write</name>
            <Object>p_fftOutData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_din</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_full_n</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_write</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_din</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_full_n</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_04_write</name>
            <Object>p_fftOutData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_din</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_full_n</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_05_write</name>
            <Object>p_fftOutData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_din</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_full_n</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_06_write</name>
            <Object>p_fftOutData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>innerFFT_16_4_80001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>13208</FF>
            <LUT>11874</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_start</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>innerFFT&lt;16, 4, 80001, 0, 0, 0, 0, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;18, 2, 5, 3, 0> >, complex&lt;ap_fixed&lt;27, 13, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_0_dout</name>
            <Object>p_fftInData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_0_empty_n</name>
            <Object>p_fftInData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_0_read</name>
            <Object>p_fftInData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_01_dout</name>
            <Object>p_fftInData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_01_empty_n</name>
            <Object>p_fftInData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_01_read</name>
            <Object>p_fftInData_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_02_dout</name>
            <Object>p_fftInData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_02_empty_n</name>
            <Object>p_fftInData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_02_read</name>
            <Object>p_fftInData_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_03_dout</name>
            <Object>p_fftInData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_03_empty_n</name>
            <Object>p_fftInData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_0_0_0_03_read</name>
            <Object>p_fftInData_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_0_dout</name>
            <Object>p_fftInData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_0_empty_n</name>
            <Object>p_fftInData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_0_read</name>
            <Object>p_fftInData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_04_dout</name>
            <Object>p_fftInData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_04_empty_n</name>
            <Object>p_fftInData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_04_read</name>
            <Object>p_fftInData_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_05_dout</name>
            <Object>p_fftInData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_05_empty_n</name>
            <Object>p_fftInData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_05_read</name>
            <Object>p_fftInData_0_1_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_06_dout</name>
            <Object>p_fftInData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_06_empty_n</name>
            <Object>p_fftInData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_0_1_0_0_06_read</name>
            <Object>p_fftInData_0_1_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_din</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_full_n</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_0_write</name>
            <Object>p_fftOutData_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_07_din</name>
            <Object>p_fftOutData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_07_full_n</name>
            <Object>p_fftOutData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_07_write</name>
            <Object>p_fftOutData_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_08_din</name>
            <Object>p_fftOutData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_08_full_n</name>
            <Object>p_fftOutData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_08_write</name>
            <Object>p_fftOutData_0_0_0_0_08</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_09_din</name>
            <Object>p_fftOutData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_09_full_n</name>
            <Object>p_fftOutData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_0_0_0_09_write</name>
            <Object>p_fftOutData_0_0_0_0_09</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_din</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_full_n</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_0_write</name>
            <Object>p_fftOutData_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_010_din</name>
            <Object>p_fftOutData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_010_full_n</name>
            <Object>p_fftOutData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_010_write</name>
            <Object>p_fftOutData_0_1_0_0_010</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_011_din</name>
            <Object>p_fftOutData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_011_full_n</name>
            <Object>p_fftOutData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_011_write</name>
            <Object>p_fftOutData_0_1_0_0_011</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_012_din</name>
            <Object>p_fftOutData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_012_full_n</name>
            <Object>p_fftOutData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_0_1_0_0_012_write</name>
            <Object>p_fftOutData_0_1_0_0_012</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>18</Best-caseLatency>
            <Average-caseLatency>18</Average-caseLatency>
            <Worst-caseLatency>18</Worst-caseLatency>
            <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>18</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>19</FF>
            <LUT>287</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_2_dout</name>
            <Object>fftOutStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_2_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_2_read</name>
            <Object>fftOutStrm_V_M_real_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_2_dout</name>
            <Object>fftOutStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_2_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_2_read</name>
            <Object>fftOutStrm_V_M_imag_V_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_1_dout</name>
            <Object>fftOutStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_1_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_1_read</name>
            <Object>fftOutStrm_V_M_real_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_1_dout</name>
            <Object>fftOutStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_1_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_1_read</name>
            <Object>fftOutStrm_V_M_imag_V_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_0_dout</name>
            <Object>fftOutStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_0_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_0_read</name>
            <Object>fftOutStrm_V_M_real_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_0_dout</name>
            <Object>fftOutStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_0_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_0_read</name>
            <Object>fftOutStrm_V_M_imag_V_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_3_dout</name>
            <Object>fftOutStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_3_empty_n</name>
            <Object>fftOutStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_real_V_3_read</name>
            <Object>fftOutStrm_V_M_real_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_3_dout</name>
            <Object>fftOutStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_3_empty_n</name>
            <Object>fftOutStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_V_M_imag_V_3_read</name>
            <Object>fftOutStrm_V_M_imag_V_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_address0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_ce0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_we0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_0_d0</name>
            <Object>p_outDataArray_M_real_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_address0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_ce0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_we0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_1_d0</name>
            <Object>p_outDataArray_M_real_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_address0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_ce0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_we0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_2_d0</name>
            <Object>p_outDataArray_M_real_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_address0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_ce0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_we0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_real_V_3_d0</name>
            <Object>p_outDataArray_M_real_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_address0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_ce0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_we0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_0_d0</name>
            <Object>p_outDataArray_M_imag_V_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_address0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_ce0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_we0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_1_d0</name>
            <Object>p_outDataArray_M_imag_V_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_address0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_ce0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_we0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_2_d0</name>
            <Object>p_outDataArray_M_imag_V_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_address0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_ce0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_we0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outDataArray_M_imag_V_3_d0</name>
            <Object>p_outDataArray_M_imag_V_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>convertArrayToSuperStream_1_80001_16_4_complex_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>4</Average-caseLatency>
            <Worst-caseLatency>5</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>9</FF>
            <LUT>97</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>convertArrayToSuperStream&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>convertArrayToSuperStream&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>convertArrayToSuperStream&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>convertArrayToSuperStream&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>convertArrayToSuperStream&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>convertArrayToSuperStream&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>convertArrayToSuperStream&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>convertArrayToSuperStream&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>convertArrayToSuperStream&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>convertArrayToSuperStream&lt;-1, 80001, 16, 4, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_din</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_full_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_write</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_address0</name>
            <Object>p_inDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_ce0</name>
            <Object>p_inDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real_q0</name>
            <Object>p_inDataArray_M_real</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real1_address0</name>
            <Object>p_inDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real1_ce0</name>
            <Object>p_inDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real1_q0</name>
            <Object>p_inDataArray_M_real1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real2_address0</name>
            <Object>p_inDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real2_ce0</name>
            <Object>p_inDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real2_q0</name>
            <Object>p_inDataArray_M_real2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real3_address0</name>
            <Object>p_inDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real3_ce0</name>
            <Object>p_inDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_real3_q0</name>
            <Object>p_inDataArray_M_real3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_address0</name>
            <Object>p_inDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_ce0</name>
            <Object>p_inDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag_q0</name>
            <Object>p_inDataArray_M_imag</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag4_address0</name>
            <Object>p_inDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag4_ce0</name>
            <Object>p_inDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag4_q0</name>
            <Object>p_inDataArray_M_imag4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag5_address0</name>
            <Object>p_inDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag5_ce0</name>
            <Object>p_inDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag5_q0</name>
            <Object>p_inDataArray_M_imag5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag6_address0</name>
            <Object>p_inDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag6_ce0</name>
            <Object>p_inDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inDataArray_M_imag6_q0</name>
            <Object>p_inDataArray_M_imag6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernelBody_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>13866</FF>
            <LUT>13776</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernelBody.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernelBody.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernelBody.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernelBody.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernelBody.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernelBody.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernelBody.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernelBody.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernelBody.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernelBody.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_dout</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_empty_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_read</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_din</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_full_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_write</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fftStreamingKernel_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>13878</FF>
            <LUT>13874</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fftStreamingKernel.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_dout</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_empty_n</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelIn_read</name>
            <Object>ssrWideStream4kernelIn</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_din</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_full_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_write</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.706</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>33</Best-caseLatency>
            <Average-caseLatency>33</Average-caseLatency>
            <Worst-caseLatency>34</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>32</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1309</FF>
            <LUT>3384</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>narrowToWideConverter&lt;4u, 8u, 16u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_dout</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_empty_n</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ssrWideStream4kernelOut_read</name>
            <Object>ssrWideStream4kernelOut</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_0_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_01_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_01_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_01_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_02_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_02_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_02_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_03_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_03_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_03_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_04_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_04_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_04_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_05_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_05_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_05_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_06_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_06_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_06_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_07_din</name>
            <Object>p_wideStreamOut_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_07_full_n</name>
            <Object>p_wideStreamOut_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_0_0_0_07_write</name>
            <Object>p_wideStreamOut_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_0_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_016_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_016_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_016_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_017_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_017_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_017_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_018_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_018_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_018_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_019_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_019_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_019_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_020_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_020_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_020_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_021_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_021_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_021_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_022_din</name>
            <Object>p_wideStreamOut_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_022_full_n</name>
            <Object>p_wideStreamOut_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_wideStreamOut_0_0_1_0_0_022_write</name>
            <Object>p_wideStreamOut_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>genMemWideFFTKernel1DArray_2</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>17194</FF>
            <LUT>19358</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_01_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_01_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_01_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_02_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_02_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_02_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_03_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_03_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_03_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_04_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_04_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_04_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_05_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_05_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_05_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_06_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_06_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_06_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_07_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_07_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_07_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_016_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_016_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_016_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_017_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_017_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_017_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_018_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_018_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_018_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_019_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_019_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_019_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_020_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_020_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_020_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_021_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_021_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_021_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_022_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_022_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_022_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_030_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_030</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_030_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_030</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_030_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_030</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_031_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_031</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_031_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_031</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_031_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_031</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_032_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_032</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_032_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_032</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_032_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_032</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_033_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_033</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_033_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_033</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_033_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_033</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_034_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_034</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_034_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_034</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_034_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_034</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_035_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_035</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_035_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_035</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_035_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_035</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_036_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_036</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_036_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_036</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_036_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_036</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_044_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_044</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_044_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_044</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_044_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_044</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_045_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_045</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_045_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_045</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_045_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_045</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_046_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_046</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_046_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_046</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_046_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_046</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_047_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_047</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_047_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_047</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_047_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_047</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_048_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_048</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_048_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_048</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_048_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_048</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_049_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_049</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_049_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_049</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_049_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_049</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_050_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_050</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_050_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_050</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_050_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_050</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>genMemWideFFTKernel1DArray.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>genMemWideFFTKernel1DArray.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>genMemWideFFTKernel1DArray.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>genMemWideFFTKernel1DArray.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>genMemWideFFTKernel1DArray.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>genMemWideFFTKernel1DArray.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>genMemWideFFTKernel1DArray.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>genMemWideFFTKernel1DArray.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>genMemWideFFTKernel1DArray.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>genMemWideFFTKernel1DArray.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>genMemWideFFTKernel1DArray</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>34391</FF>
            <LUT>38757</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_start</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>genMemWideFFTKernel1DArray</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_01_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_01_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_01_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_02_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_02_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_02_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_03_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_03_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_03_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_04_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_04_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_04_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_05_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_05_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_05_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_06_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_06_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_06_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_07_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_07_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_07_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_018_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_018_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_018_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_019_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_019_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_019_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0110_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0110_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0110_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0111_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0111_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0111_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0112_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0112_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0112_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0113_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0113_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0113_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0114_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0114_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0114_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0115_dout</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0115_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_0_0_0_0115_read</name>
            <Object>p_inMemWideStreamArray_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_016_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_016_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_016_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_017_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_017_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_017_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_018_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_018_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_018_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_019_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_019_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_019_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_020_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_020_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_020_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_021_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_021_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_021_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_022_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_022_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_022_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_02_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_02_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_02_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0223_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0223_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0223_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0224_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0224_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0224_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0225_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0225_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0225_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0226_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0226_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0226_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0227_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0227_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0227_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0228_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0228_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0228_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0229_dout</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>27</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0229_empty_n</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inMemWideStreamArray_0_0_1_0_0_0229_read</name>
            <Object>p_inMemWideStreamArray_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_030_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_030</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_030_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_030</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_030_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_030</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_031_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_031</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_031_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_031</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_031_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_031</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_032_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_032</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_032_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_032</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_032_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_032</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_033_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_033</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_033_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_033</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_033_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_033</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_034_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_034</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_034_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_034</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_034_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_034</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_035_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_035</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_035_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_035</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_035_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_035</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_036_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_036</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_036_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_036</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_036_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_036</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_03_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_03_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_03_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0337_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0337</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0337_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0337</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0337_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0337</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0338_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0338</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0338_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0338</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0338_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0338</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0339_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0339</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0339_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0339</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0339_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0339</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0340_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0340</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0340_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0340</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0340_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0340</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0341_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0341</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0341_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0341</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0341_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0341</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0342_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0342</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0342_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0342</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0342_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0342</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0343_din</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0343</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0343_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0343</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_0_0_0_0343_write</name>
            <Object>p_outMemWideStreamArray_0_0_0_0_0_0343</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_044_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_044</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_044_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_044</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_044_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_044</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_045_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_045</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_045_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_045</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_045_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_045</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_046_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_046</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_046_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_046</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_046_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_046</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_047_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_047</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_047_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_047</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_047_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_047</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_048_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_048</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_048_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_048</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_048_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_048</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_049_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_049</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_049_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_049</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_049_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_049</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_050_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_050</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_050_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_050</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_050_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_050</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_04_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_04_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_04_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0451_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0451</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0451_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0451</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0451_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0451</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0452_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0452</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0452_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0452</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0452_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0452</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0453_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0453</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0453_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0453</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0453_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0453</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0454_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0454</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0454_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0454</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0454_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0454</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0455_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0455</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0455_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0455</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0455_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0455</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0456_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0456</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0456_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0456</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0456_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0456</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0457_din</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0457</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0457_full_n</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0457</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_outMemWideStreamArray_0_0_1_0_0_0457_write</name>
            <Object>p_outMemWideStreamArray_0_0_1_0_0_0457</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.857</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>32</Best-caseLatency>
            <Average-caseLatency>32</Average-caseLatency>
            <Worst-caseLatency>33</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>32</PipelineInitiationInterval>
            <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>17</FF>
            <LUT>644</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>muxWideStreaming&lt;2u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_01_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_01_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_01_read</name>
            <Object>p_inWideStream_0_0_0_0_0_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_02_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_02_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_02_read</name>
            <Object>p_inWideStream_0_0_0_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_03_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_03_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_03_read</name>
            <Object>p_inWideStream_0_0_0_0_0_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_04_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_04_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_04_read</name>
            <Object>p_inWideStream_0_0_0_0_0_04</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_05_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_05_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_05_read</name>
            <Object>p_inWideStream_0_0_0_0_0_05</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_06_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_06_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_06_read</name>
            <Object>p_inWideStream_0_0_0_0_0_06</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_07_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_07_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_07_read</name>
            <Object>p_inWideStream_0_0_0_0_0_07</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_016_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_016_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_016_read</name>
            <Object>p_inWideStream_0_0_1_0_0_016</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_017_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_017_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_017_read</name>
            <Object>p_inWideStream_0_0_1_0_0_017</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_018_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_018_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_018_read</name>
            <Object>p_inWideStream_0_0_1_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_019_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_019_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_019_read</name>
            <Object>p_inWideStream_0_0_1_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_020_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_020_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_020_read</name>
            <Object>p_inWideStream_0_0_1_0_0_020</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_021_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_021_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_021_read</name>
            <Object>p_inWideStream_0_0_1_0_0_021</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_022_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_022_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_022_read</name>
            <Object>p_inWideStream_0_0_1_0_0_022</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_018_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_018_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_018_read</name>
            <Object>p_inWideStream_0_0_0_0_0_018</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_019_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_019_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_019_read</name>
            <Object>p_inWideStream_0_0_0_0_0_019</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0110_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0110_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0110_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0110</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0111_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0111_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0111_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0111</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0112_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0112_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0112_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0112</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0113_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0113_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0113_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0113</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0114_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0114_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0114_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0114</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0115_dout</name>
            <Object>p_inWideStream_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0115_empty_n</name>
            <Object>p_inWideStream_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_0_0_0_0115_read</name>
            <Object>p_inWideStream_0_0_0_0_0_0115</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_02_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_02_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_02_read</name>
            <Object>p_inWideStream_0_0_1_0_0_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0223_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0223_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0223_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0223</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0224_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0224_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0224_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0224</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0225_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0225_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0225_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0225</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0226_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0226_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0226_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0226</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0227_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0227_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0227_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0227</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0228_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0228_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0228_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0228</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0229_dout</name>
            <Object>p_inWideStream_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0229_empty_n</name>
            <Object>p_inWideStream_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_inWideStream_0_0_1_0_0_0229_read</name>
            <Object>p_inWideStream_0_0_1_0_0_0229</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_colProcOutStream_din</name>
            <Object>l_colProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_colProcOutStream_full_n</name>
            <Object>l_colProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_colProcOutStream_write</name>
            <Object>l_colProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>sliceProcessor</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>41451</FF>
            <LUT>44013</LUT>
            <URAM>0</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_start</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>sliceProcessor</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpBlkMatrixStream2_dout</name>
            <Object>l_transpBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpBlkMatrixStream2_empty_n</name>
            <Object>l_transpBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_transpBlkMatrixStream2_read</name>
            <Object>l_transpBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_colProcOutStream_din</name>
            <Object>l_colProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_colProcOutStream_full_n</name>
            <Object>l_colProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_colProcOutStream_write</name>
            <Object>l_colProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.793</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>104</Best-caseLatency>
            <Average-caseLatency>104</Average-caseLatency>
            <Worst-caseLatency>104</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.416 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.416 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.416 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>104</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>45</FF>
            <LUT>594</LUT>
            <URAM>16</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_full_n</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_out</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>start_write</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_colProcOutStream_dout</name>
            <Object>l_colProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_colProcOutStream_empty_n</name>
            <Object>l_colProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_colProcOutStream_read</name>
            <Object>l_colProcOutStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_invTranspBlkMatrixStream2_din</name>
            <Object>l_invTranspBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_invTranspBlkMatrixStream2_full_n</name>
            <Object>l_invTranspBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_invTranspBlkMatrixStream2_write</name>
            <Object>l_invTranspBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.495</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>70</Best-caseLatency>
            <Average-caseLatency>70</Average-caseLatency>
            <Worst-caseLatency>70</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>70</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>1121</FF>
            <LUT>2214</LUT>
            <URAM>16</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>transpMemBlocks&lt;1u, 16u, 16u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_invTranspBlkMatrixStream2_dout</name>
            <Object>l_invTranspBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_invTranspBlkMatrixStream2_empty_n</name>
            <Object>l_invTranspBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>l_invTranspBlkMatrixStream2_read</name>
            <Object>l_invTranspBlkMatrixStream2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_din</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_full_n</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_write</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fft2dProc</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>88678</FF>
            <LUT>97263</LUT>
            <URAM>96</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>fftInStrm_dout</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_empty_n</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_read</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_din</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_full_n</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_write</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fft2dProc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fft2dProc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fft2dProc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fft2dProc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fft2dProc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fft2dProc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fft2dProc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fft2dProc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fft2dProc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fft2dProc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_Loop_VITIS_LOOP_126_1_proc</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>88748</FF>
            <LUT>97409</LUT>
            <URAM>96</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >_Loop_VITIS_LOOP_126_1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >_Loop_VITIS_LOOP_126_1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >_Loop_VITIS_LOOP_126_1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >_Loop_VITIS_LOOP_126_1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >_Loop_VITIS_LOOP_126_1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >_Loop_VITIS_LOOP_126_1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >_Loop_VITIS_LOOP_126_1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >_Loop_VITIS_LOOP_126_1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >_Loop_VITIS_LOOP_126_1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > >_Loop_VITIS_LOOP_126_1_proc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_dout</name>
            <Object>n_images</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_empty_n</name>
            <Object>n_images</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_read</name>
            <Object>n_images</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_dout</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_empty_n</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftInStrm_read</name>
            <Object>fftInStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_din</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_full_n</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_write</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_c_din</name>
            <Object>n_images_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_c_full_n</name>
            <Object>n_images_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_c_write</name>
            <Object>n_images_c</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>636</FF>
            <LUT>1732</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > >_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_dout</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_empty_n</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_read</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>bound5</name>
            <Object>bound5</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>37</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read</name>
            <Object>p_read</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>2.92</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>705</FF>
            <LUT>1816</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>writeImages&lt;512u, 16u, 16u, 4096u, 32u, 8u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, SuperSampleContainer&lt;8, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_dout</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_empty_n</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>fftOutStrm_read</name>
            <Object>fftOutStrm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_read</name>
            <Object>p_read</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_dout</name>
            <Object>n_images</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_empty_n</name>
            <Object>n_images</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_read</name>
            <Object>n_images</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_s</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>dataflow</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>93219</FF>
            <LUT>101664</LUT>
            <URAM>96</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData</name>
            <Object>p_fftInData</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftInData_ap_vld</name>
            <Object>p_fftInData</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData</name>
            <Object>p_fftOutData</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>p_fftOutData_ap_vld</name>
            <Object>p_fftOutData</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images</name>
            <Object>n_images</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>n_images_ap_vld</name>
            <Object>n_images</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_continue</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>fft2dKernel&lt;512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex&lt;ap_fixed&lt;22, 8, 5, 3, 0> >, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0> > ></Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>fft2DKernel</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>4</TargetClockPeriod>
            <ClockUncertainty>1.08</ClockUncertainty>
            <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>30</BRAM_18K>
            <FF>94860</FF>
            <LUT>103689</LUT>
            <URAM>96</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>event_done</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>interrupt</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>event_start</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_start_ext</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_done_ext</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_start_str</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_done_str</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_start_int</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_done_int</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
    </ModuleInformation>
    <FIFOInformation>
      <FIFOInst>
        <Name>fftOutData_local_U</Name>
        <ParentInst>fftStage_5_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_0_U</Name>
        <ParentInst>fftStage_5_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_1_U</Name>
        <ParentInst>fftStage_5_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_2_U</Name>
        <ParentInst>fftStage_5_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_3_U</Name>
        <ParentInst>fftStage_5_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_0_U</Name>
        <ParentInst>fftStage_5_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_1_U</Name>
        <ParentInst>fftStage_5_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_2_U</Name>
        <ParentInst>fftStage_5_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_3_U</Name>
        <ParentInst>fftStage_5_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local_U</Name>
        <ParentInst>fftStage_4_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_U</Name>
        <ParentInst>fftStage_4_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>casted_output_U</Name>
        <ParentInst>innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>p_fftInData_reOrdered_U</Name>
        <ParentInst>innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local_U</Name>
        <ParentInst>fftStage_7_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_0_U</Name>
        <ParentInst>fftStage_7_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_1_U</Name>
        <ParentInst>fftStage_7_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_2_U</Name>
        <ParentInst>fftStage_7_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_3_U</Name>
        <ParentInst>fftStage_7_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_0_U</Name>
        <ParentInst>fftStage_7_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_1_U</Name>
        <ParentInst>fftStage_7_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_2_U</Name>
        <ParentInst>fftStage_7_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_3_U</Name>
        <ParentInst>fftStage_7_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local_U</Name>
        <ParentInst>fftStage_6_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_U</Name>
        <ParentInst>fftStage_6_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>casted_output_U</Name>
        <ParentInst>innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>p_fftInData_reOrdered_U</Name>
        <ParentInst>innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>ssrWideStream4kernelIn_U</Name>
        <ParentInst>genMemWideFFTKernel1DArray_3_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>ssrWideStream4kernelOut_U</Name>
        <ParentInst>genMemWideFFTKernel1DArray_3_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>ssrWideStream4kernelIn_U</Name>
        <ParentInst>genMemWideFFTKernel1DArray_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>ssrWideStream4kernelOut_U</Name>
        <ParentInst>genMemWideFFTKernel1DArray_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_0_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_1_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_2_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_3_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_4_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_5_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_6_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_7_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_0_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_1_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_2_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_3_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_4_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_5_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_6_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_7_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_0_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_1_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_2_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_3_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_4_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_5_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_6_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_7_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_0_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_1_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_2_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_3_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_4_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_5_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_6_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_7_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_U</Name>
        <ParentInst>sliceProcessor_1_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local_U</Name>
        <ParentInst>fftStage_1_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_0_U</Name>
        <ParentInst>fftStage_1_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_1_U</Name>
        <ParentInst>fftStage_1_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_2_U</Name>
        <ParentInst>fftStage_1_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_3_U</Name>
        <ParentInst>fftStage_1_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_0_U</Name>
        <ParentInst>fftStage_1_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_1_U</Name>
        <ParentInst>fftStage_1_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_2_U</Name>
        <ParentInst>fftStage_1_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_3_U</Name>
        <ParentInst>fftStage_1_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local_U</Name>
        <ParentInst>fftStage_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_U</Name>
        <ParentInst>fftStage_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>casted_output_U</Name>
        <ParentInst>innerFFT_16_4_80002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>p_fftInData_reOrdered_U</Name>
        <ParentInst>innerFFT_16_4_80002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local_U</Name>
        <ParentInst>fftStage_3_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_0_U</Name>
        <ParentInst>fftStage_3_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_1_U</Name>
        <ParentInst>fftStage_3_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_2_U</Name>
        <ParentInst>fftStage_3_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_real_V_3_U</Name>
        <ParentInst>fftStage_3_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_0_U</Name>
        <ParentInst>fftStage_3_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_1_U</Name>
        <ParentInst>fftStage_3_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_2_U</Name>
        <ParentInst>fftStage_3_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_V_M_imag_V_3_U</Name>
        <ParentInst>fftStage_3_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local_U</Name>
        <ParentInst>fftStage_2_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutData_local2_U</Name>
        <ParentInst>fftStage_2_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>casted_output_U</Name>
        <ParentInst>innerFFT_16_4_80001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>p_fftInData_reOrdered_U</Name>
        <ParentInst>innerFFT_16_4_80001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</ParentInst>
        <StaticDepth>8</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_real_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_V_M_imag_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_real_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_0_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_1_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_2_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_V_M_imag_V_3_U</Name>
        <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
        <StaticDepth>4</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>ssrWideStream4kernelIn_U</Name>
        <ParentInst>genMemWideFFTKernel1DArray_2_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>ssrWideStream4kernelOut_U</Name>
        <ParentInst>genMemWideFFTKernel1DArray_2_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>ssrWideStream4kernelIn_U</Name>
        <ParentInst>genMemWideFFTKernel1DArray_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>ssrWideStream4kernelOut_U</Name>
        <ParentInst>genMemWideFFTKernel1DArray_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_0_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_1_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_2_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_3_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_4_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_5_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_6_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_7_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_0_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_1_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_2_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_3_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_4_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_5_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_6_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_7_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_0_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_1_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_2_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_3_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_4_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_5_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_6_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_7_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_0_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_1_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_2_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_3_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_4_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_5_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_6_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_7_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_U</Name>
        <ParentInst>sliceProcessor_U0</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>l_transBlkMatrixStream_U</Name>
        <ParentInst>grp_fft2dProc_fu_276</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>l_rowProcOutStream_U</Name>
        <ParentInst>grp_fft2dProc_fu_276</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>l_invTranspBlkMatrixStream_U</Name>
        <ParentInst>grp_fft2dProc_fu_276</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>l_transpMatrixStream_U</Name>
        <ParentInst>grp_fft2dProc_fu_276</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>l_transpBlkMatrixStream2_U</Name>
        <ParentInst>grp_fft2dProc_fu_276</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>l_colProcOutStream_U</Name>
        <ParentInst>grp_fft2dProc_fu_276</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>l_invTranspBlkMatrixStream2_U</Name>
        <ParentInst>grp_fft2dProc_fu_276</ParentInst>
        <StaticDepth>2</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftInStrm_U</Name>
        <ParentInst>grp_fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_s_fu_286</ParentInst>
        <StaticDepth>16</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
      <FIFOInst>
        <Name>fftOutStrm_U</Name>
        <ParentInst>grp_fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_s_fu_286</ParentInst>
        <StaticDepth>16</StaticDepth>
        <RuntimeDepth>mOutPtr</RuntimeDepth>
        <InterfaceList>
          <Interface>clk</Interface>
          <Interface>reset</Interface>
          <Interface>if_write</Interface>
          <Interface>if_din</Interface>
          <Interface>if_full_n</Interface>
          <Interface>if_read</Interface>
          <Interface>if_empty_n</Interface>
        </InterfaceList>
      </FIFOInst>
    </FIFOInformation>
  </profile>
</root>
