

================================================================
== Vitis HLS Report for 'hls_dijkstra'
================================================================
* Date:           Fri Sep 13 03:24:44 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_dijastra
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      321|      321|  3.210 us|  3.210 us|  322|  322|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_hls_dijkstra_Pipeline_VITIS_LOOP_24_2_fu_168  |hls_dijkstra_Pipeline_VITIS_LOOP_24_2  |      309|      309|  3.090 us|  3.090 us|  309|  309|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        2|   -|   1196|   2551|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    149|    -|
|Register         |        -|   -|     14|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        2|   0|   1210|   2700|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        2|   0|      2|     12|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |CONTROL_BUS_s_axi_U                               |CONTROL_BUS_s_axi                      |        2|   0|  234|   249|    0|
    |grp_hls_dijkstra_Pipeline_VITIS_LOOP_24_2_fu_168  |hls_dijkstra_Pipeline_VITIS_LOOP_24_2  |        0|   0|  962|  2302|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |Total                                             |                                       |        2|   0| 1196|  2551|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  57|         14|    1|         14|
    |dist_address0  |  49|         12|    4|         48|
    |dist_ce0       |  13|          3|    1|          3|
    |dist_d0        |  17|          4|   32|        128|
    |dist_we0       |  13|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          | 149|         36|   39|        196|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |  13|   0|   13|          0|
    |grp_hls_dijkstra_Pipeline_VITIS_LOOP_24_2_fu_168_ap_start_reg  |   1|   0|    1|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  14|   0|   14|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_AWADDR   |   in|   10|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_ARADDR   |   in|   10|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|   CONTROL_BUS|         array|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|   CONTROL_BUS|         array|
|ap_clk                     |   in|    1|  ap_ctrl_hs|  hls_dijkstra|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|  hls_dijkstra|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|  hls_dijkstra|  return value|
+---------------------------+-----+-----+------------+--------------+--------------+

