
TMU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000039c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  00800060  0000039c  00000430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000020  0080007c  0080007c  0000044c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000044c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000047c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000f8  00000000  00000000  000004b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f6a  00000000  00000000  000005b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008f7  00000000  00000000  0000151a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000008a9  00000000  00000000  00001e11  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001dc  00000000  00000000  000026bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005fb  00000000  00000000  00002898  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000084f  00000000  00000000  00002e93  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e0  00000000  00000000  000036e2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 cf 00 	jmp	0x19e	; 0x19e <__vector_5>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ec e9       	ldi	r30, 0x9C	; 156
  68:	f3 e0       	ldi	r31, 0x03	; 3
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	ac 37       	cpi	r26, 0x7C	; 124
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	ac e7       	ldi	r26, 0x7C	; 124
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ac 39       	cpi	r26, 0x9C	; 156
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 49 00 	call	0x92	; 0x92 <main>
  8a:	0c 94 cc 01 	jmp	0x398	; 0x398 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <main>:

#define  F_CPU  (16000000UL)	 
	 

int main(){
	SREG|=(1<<7);
  92:	8f b7       	in	r24, 0x3f	; 63
  94:	80 68       	ori	r24, 0x80	; 128
  96:	8f bf       	out	0x3f, r24	; 63
	PORTA_DIR = 0xFF;
  98:	8f ef       	ldi	r24, 0xFF	; 255
  9a:	8a bb       	out	0x1a, r24	; 26
	//PORTA_DATA = 0x80;
	
	
	Tmu_Init(&ConfigPtr);
  9c:	8a e7       	ldi	r24, 0x7A	; 122
  9e:	90 e0       	ldi	r25, 0x00	; 0
  a0:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <Tmu_Init>


	Tmu_Start(&TMU_Cfg_start_Fun1);
  a4:	82 e7       	ldi	r24, 0x72	; 114
  a6:	90 e0       	ldi	r25, 0x00	; 0
  a8:	0e 94 12 01 	call	0x224	; 0x224 <Tmu_Start>
	Tmu_Start(&TMU_Cfg_start_Fun2);
  ac:	8a e6       	ldi	r24, 0x6A	; 106
  ae:	90 e0       	ldi	r25, 0x00	; 0
  b0:	0e 94 12 01 	call	0x224	; 0x224 <Tmu_Start>
	Tmu_Start(&TMU_Cfg_start_Fun3);
  b4:	82 e6       	ldi	r24, 0x62	; 98
  b6:	90 e0       	ldi	r25, 0x00	; 0
  b8:	0e 94 12 01 	call	0x224	; 0x224 <Tmu_Start>
	
	while(1)
	{
		
		TMU_Dispatch();
  bc:	0e 94 6d 01 	call	0x2da	; 0x2da <TMU_Dispatch>
  c0:	fd cf       	rjmp	.-6      	; 0xbc <main+0x2a>

000000c2 <Timer_Init>:
		while (!(TIFR & (1<<4)));
		Set_Bit(TIFR,4);
		Timer_Stop(TIMER_CH1);
	}

}
  c2:	fc 01       	movw	r30, r24
  c4:	89 2b       	or	r24, r25
  c6:	c9 f1       	breq	.+114    	; 0x13a <Timer_Init+0x78>
  c8:	80 81       	ld	r24, Z
  ca:	81 30       	cpi	r24, 0x01	; 1
  cc:	a1 f0       	breq	.+40     	; 0xf6 <Timer_Init+0x34>
  ce:	18 f0       	brcs	.+6      	; 0xd6 <Timer_Init+0x14>
  d0:	82 30       	cpi	r24, 0x02	; 2
  d2:	19 f1       	breq	.+70     	; 0x11a <Timer_Init+0x58>
  d4:	34 c0       	rjmp	.+104    	; 0x13e <Timer_Init+0x7c>
  d6:	93 b7       	in	r25, 0x33	; 51
  d8:	81 81       	ldd	r24, Z+1	; 0x01
  da:	89 2b       	or	r24, r25
  dc:	83 bf       	out	0x33, r24	; 51
  de:	99 b7       	in	r25, 0x39	; 57
  e0:	82 81       	ldd	r24, Z+2	; 0x02
  e2:	89 2b       	or	r24, r25
  e4:	89 bf       	out	0x39, r24	; 57
  e6:	83 81       	ldd	r24, Z+3	; 0x03
  e8:	90 e0       	ldi	r25, 0x00	; 0
  ea:	90 93 97 00 	sts	0x0097, r25	; 0x800097 <prescaler_Timer0+0x1>
  ee:	80 93 96 00 	sts	0x0096, r24	; 0x800096 <prescaler_Timer0>
  f2:	80 e0       	ldi	r24, 0x00	; 0
  f4:	08 95       	ret
  f6:	8e b5       	in	r24, 0x2e	; 46
  f8:	9f b5       	in	r25, 0x2f	; 47
  fa:	21 81       	ldd	r18, Z+1	; 0x01
  fc:	82 2b       	or	r24, r18
  fe:	9f bd       	out	0x2f, r25	; 47
 100:	8e bd       	out	0x2e, r24	; 46
 102:	99 b7       	in	r25, 0x39	; 57
 104:	82 81       	ldd	r24, Z+2	; 0x02
 106:	89 2b       	or	r24, r25
 108:	89 bf       	out	0x39, r24	; 57
 10a:	83 81       	ldd	r24, Z+3	; 0x03
 10c:	90 e0       	ldi	r25, 0x00	; 0
 10e:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <prescaler_Timer1+0x1>
 112:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <prescaler_Timer1>
 116:	80 e0       	ldi	r24, 0x00	; 0
 118:	08 95       	ret
 11a:	95 b5       	in	r25, 0x25	; 37
 11c:	81 81       	ldd	r24, Z+1	; 0x01
 11e:	89 2b       	or	r24, r25
 120:	85 bd       	out	0x25, r24	; 37
 122:	99 b7       	in	r25, 0x39	; 57
 124:	82 81       	ldd	r24, Z+2	; 0x02
 126:	89 2b       	or	r24, r25
 128:	89 bf       	out	0x39, r24	; 57
 12a:	83 81       	ldd	r24, Z+3	; 0x03
 12c:	90 e0       	ldi	r25, 0x00	; 0
 12e:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <prescaler_Timer2+0x1>
 132:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <prescaler_Timer2>
 136:	80 e0       	ldi	r24, 0x00	; 0
 138:	08 95       	ret
 13a:	81 e0       	ldi	r24, 0x01	; 1
 13c:	08 95       	ret
 13e:	81 e0       	ldi	r24, 0x01	; 1
 140:	08 95       	ret

00000142 <Timer_Start>:
 142:	81 30       	cpi	r24, 0x01	; 1
 144:	71 f0       	breq	.+28     	; 0x162 <Timer_Start+0x20>
 146:	18 f0       	brcs	.+6      	; 0x14e <Timer_Start+0xc>
 148:	82 30       	cpi	r24, 0x02	; 2
 14a:	e9 f0       	breq	.+58     	; 0x186 <Timer_Start+0x44>
 14c:	26 c0       	rjmp	.+76     	; 0x19a <Timer_Start+0x58>
 14e:	82 b7       	in	r24, 0x32	; 50
 150:	68 2b       	or	r22, r24
 152:	62 bf       	out	0x32, r22	; 50
 154:	93 b7       	in	r25, 0x33	; 51
 156:	80 91 96 00 	lds	r24, 0x0096	; 0x800096 <prescaler_Timer0>
 15a:	89 2b       	or	r24, r25
 15c:	83 bf       	out	0x33, r24	; 51
 15e:	80 e0       	ldi	r24, 0x00	; 0
 160:	08 95       	ret
 162:	8c b5       	in	r24, 0x2c	; 44
 164:	9d b5       	in	r25, 0x2d	; 45
 166:	68 2b       	or	r22, r24
 168:	79 2b       	or	r23, r25
 16a:	7d bd       	out	0x2d, r23	; 45
 16c:	6c bd       	out	0x2c, r22	; 44
 16e:	2e b5       	in	r18, 0x2e	; 46
 170:	3f b5       	in	r19, 0x2f	; 47
 172:	80 91 9a 00 	lds	r24, 0x009A	; 0x80009a <prescaler_Timer1>
 176:	90 91 9b 00 	lds	r25, 0x009B	; 0x80009b <prescaler_Timer1+0x1>
 17a:	82 2b       	or	r24, r18
 17c:	93 2b       	or	r25, r19
 17e:	9f bd       	out	0x2f, r25	; 47
 180:	8e bd       	out	0x2e, r24	; 46
 182:	80 e0       	ldi	r24, 0x00	; 0
 184:	08 95       	ret
 186:	84 b5       	in	r24, 0x24	; 36
 188:	68 2b       	or	r22, r24
 18a:	64 bd       	out	0x24, r22	; 36
 18c:	95 b5       	in	r25, 0x25	; 37
 18e:	80 91 98 00 	lds	r24, 0x0098	; 0x800098 <prescaler_Timer2>
 192:	89 2b       	or	r24, r25
 194:	85 bd       	out	0x25, r24	; 37
 196:	80 e0       	ldi	r24, 0x00	; 0
 198:	08 95       	ret
 19a:	81 e0       	ldi	r24, 0x01	; 1
 19c:	08 95       	ret

0000019e <__vector_5>:


ISR(TIMER2_OVF_vect){
 19e:	1f 92       	push	r1
 1a0:	0f 92       	push	r0
 1a2:	0f b6       	in	r0, 0x3f	; 63
 1a4:	0f 92       	push	r0
 1a6:	11 24       	eor	r1, r1
 1a8:	8f 93       	push	r24
 1aa:	9f 93       	push	r25
	//here we need to make counter instead of flag due to more than one dispature and handle overflow in counter
	TMU_FLag_Fun = 1;
 1ac:	81 e0       	ldi	r24, 0x01	; 1
 1ae:	90 e0       	ldi	r25, 0x00	; 0
 1b0:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <TMU_FLag_Fun+0x1>
 1b4:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <TMU_FLag_Fun>
	//PORTA_DATA = 0x01;
	
}
 1b8:	9f 91       	pop	r25
 1ba:	8f 91       	pop	r24
 1bc:	0f 90       	pop	r0
 1be:	0f be       	out	0x3f, r0	; 63
 1c0:	0f 90       	pop	r0
 1c2:	1f 90       	pop	r1
 1c4:	18 95       	reti

000001c6 <func1>:
 ********************************************/

void func1(void)
{
	
	PORTA_DATA^=0x01;
 1c6:	9b b3       	in	r25, 0x1b	; 27
 1c8:	81 e0       	ldi	r24, 0x01	; 1
 1ca:	89 27       	eor	r24, r25
 1cc:	8b bb       	out	0x1b, r24	; 27
 1ce:	08 95       	ret

000001d0 <func2>:
}

void func2(void)
{
	PORTA_DATA^=0x04;
 1d0:	9b b3       	in	r25, 0x1b	; 27
 1d2:	84 e0       	ldi	r24, 0x04	; 4
 1d4:	89 27       	eor	r24, r25
 1d6:	8b bb       	out	0x1b, r24	; 27
 1d8:	08 95       	ret

000001da <func3>:
}

void func3(void)
{
	PORTA_DATA^=0x02;
 1da:	9b b3       	in	r25, 0x1b	; 27
 1dc:	82 e0       	ldi	r24, 0x02	; 2
 1de:	89 27       	eor	r24, r25
 1e0:	8b bb       	out	0x1b, r24	; 27
 1e2:	08 95       	ret

000001e4 <Tmu_Init>:
 * 				  - E_OK : successful									   *
 *				  - E_NOK : not successful				
 *
 * Description	: Initialize (timer channel ,resolution of the tmu)
 */
 uint8_t Tmu_Init(const TMU_ConfigType * ConfigPtr){
 1e4:	cf 93       	push	r28
 1e6:	df 93       	push	r29
 1e8:	00 d0       	rcall	.+0      	; 0x1ea <Tmu_Init+0x6>
 1ea:	00 d0       	rcall	.+0      	; 0x1ec <Tmu_Init+0x8>
 1ec:	cd b7       	in	r28, 0x3d	; 61
 1ee:	de b7       	in	r29, 0x3e	; 62
	 uint8_t Err_status  = E_OK;
	 if (ConfigPtr == NULL)
 1f0:	00 97       	sbiw	r24, 0x00	; 0
 1f2:	81 f0       	breq	.+32     	; 0x214 <Tmu_Init+0x30>
 1f4:	fc 01       	movw	r30, r24
	 {
		 //create an object for timer structure
		 Timer_Cfg_S Timer_Cfg;
		 
		 //Declaring TMU_Ch_TimerNo to store timer channel
		 TMU_Ch_TimerNo  = ConfigPtr->Tmu_Ch_Timer;
 1f6:	80 81       	ld	r24, Z
 1f8:	80 93 7d 00 	sts	0x007D, r24	; 0x80007d <TMU_Ch_TimerNo>
		 
		 //Definition of timer
		 Timer_Cfg.Timer_CH_NO = TMU_Ch_TimerNo;
 1fc:	89 83       	std	Y+1, r24	; 0x01
		 Timer_Cfg.Timer_Mode  = 0;
 1fe:	1a 82       	std	Y+2, r1	; 0x02
		 Timer_Cfg.Timer_Polling_Or_Interrupt = 0x40;   //T2_INTERRUPT_NORMAL=0x40;
 200:	80 e4       	ldi	r24, 0x40	; 64
 202:	8b 83       	std	Y+3, r24	; 0x03
		 Timer_Cfg.Timer_Prescaler = T2_PRESCALER_64;
 204:	84 e0       	ldi	r24, 0x04	; 4
 206:	8c 83       	std	Y+4, r24	; 0x04
		 Timer_Init(&Timer_Cfg);
 208:	ce 01       	movw	r24, r28
 20a:	01 96       	adiw	r24, 0x01	; 1
 20c:	0e 94 61 00 	call	0xc2	; 0xc2 <Timer_Init>
 *				  - E_NOK : not successful				
 *
 * Description	: Initialize (timer channel ,resolution of the tmu)
 */
 uint8_t Tmu_Init(const TMU_ConfigType * ConfigPtr){
	 uint8_t Err_status  = E_OK;
 210:	80 e0       	ldi	r24, 0x00	; 0
 212:	01 c0       	rjmp	.+2      	; 0x216 <Tmu_Init+0x32>
	 if (ConfigPtr == NULL)
	 {
		 Err_status = NULL_PTR;
 214:	82 e0       	ldi	r24, 0x02	; 2
		 Timer_Cfg.Timer_Polling_Or_Interrupt = 0x40;   //T2_INTERRUPT_NORMAL=0x40;
		 Timer_Cfg.Timer_Prescaler = T2_PRESCALER_64;
		 Timer_Init(&Timer_Cfg);
	 }
	return Err_status;
 }
 216:	0f 90       	pop	r0
 218:	0f 90       	pop	r0
 21a:	0f 90       	pop	r0
 21c:	0f 90       	pop	r0
 21e:	df 91       	pop	r29
 220:	cf 91       	pop	r28
 222:	08 95       	ret

00000224 <Tmu_Start>:
 * Description	: Start the TMU (one shot or period , delay time, call back function)
 */

uint8_t Tmu_Start(TMU_Cfg_start * TMUStartPtr){
	uint8_t Err_Status =E_OK;
	if (TMUStartPtr==NULL)
 224:	00 97       	sbiw	r24, 0x00	; 0
 226:	e9 f0       	breq	.+58     	; 0x262 <Tmu_Start+0x3e>
 228:	fc 01       	movw	r30, r24
		Err_Status=NULL_PTR;
	} 
	else
	{
	/*****Fill  the elements of the array to start the  tasks ******/
	TMU_CBK_Arr_Struct[arr_counter] = *TMUStartPtr;
 22a:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__data_end>
 22e:	a8 2f       	mov	r26, r24
 230:	b0 e0       	ldi	r27, 0x00	; 0
 232:	aa 0f       	add	r26, r26
 234:	bb 1f       	adc	r27, r27
 236:	aa 0f       	add	r26, r26
 238:	bb 1f       	adc	r27, r27
 23a:	aa 0f       	add	r26, r26
 23c:	bb 1f       	adc	r27, r27
 23e:	a2 58       	subi	r26, 0x82	; 130
 240:	bf 4f       	sbci	r27, 0xFF	; 255
 242:	98 e0       	ldi	r25, 0x08	; 8
 244:	01 90       	ld	r0, Z+
 246:	0d 92       	st	X+, r0
 248:	9a 95       	dec	r25
 24a:	e1 f7       	brne	.-8      	; 0x244 <Tmu_Start+0x20>
	
	/*******Increment the arr_counter to move to the next elemnt of the array and reinitialized in Deinit function****/
	arr_counter++;
 24c:	8f 5f       	subi	r24, 0xFF	; 255
 24e:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__data_end>
	
	//start timer to count delay
	Timer_Start(TMU_Ch_TimerNo,0);
 252:	60 e0       	ldi	r22, 0x00	; 0
 254:	70 e0       	ldi	r23, 0x00	; 0
 256:	80 91 7d 00 	lds	r24, 0x007D	; 0x80007d <TMU_Ch_TimerNo>
 25a:	0e 94 a1 00 	call	0x142	; 0x142 <Timer_Start>
 *
 * Description	: Start the TMU (one shot or period , delay time, call back function)
 */

uint8_t Tmu_Start(TMU_Cfg_start * TMUStartPtr){
	uint8_t Err_Status =E_OK;
 25e:	80 e0       	ldi	r24, 0x00	; 0
 260:	08 95       	ret
	if (TMUStartPtr==NULL)
	{
		Err_Status=NULL_PTR;
 262:	82 e0       	ldi	r24, 0x02	; 2
	
	//start timer to count delay
	Timer_Start(TMU_Ch_TimerNo,0);
	}
	return Err_Status;
}
 264:	08 95       	ret

00000266 <TMU_Stop_Timer>:
 *				  - E_NOK : not successful				
 *
 * Description	: stop(call back function)
 */
 
void TMU_Stop_Timer (void(*ptr)(void)){
 266:	cf 93       	push	r28
 268:	df 93       	push	r29
 26a:	bc 01       	movw	r22, r24
	
	/***********initilaize arr_counter**********/
	 uint8_t S_Arr_counter; 
	 //arr_counter
	 for(S_Arr_counter = 0;S_Arr_counter<arr_counter;S_Arr_counter++){
 26c:	20 91 7c 00 	lds	r18, 0x007C	; 0x80007c <__data_end>
 270:	22 23       	and	r18, r18
 272:	81 f1       	breq	.+96     	; 0x2d4 <TMU_Stop_Timer+0x6e>
 274:	90 e0       	ldi	r25, 0x00	; 0
		
		if(TMU_CBK_Arr_Struct[S_Arr_counter].Tmu_Cbk_ptr==ptr){
 276:	a9 2f       	mov	r26, r25
 278:	b0 e0       	ldi	r27, 0x00	; 0
 27a:	fd 01       	movw	r30, r26
 27c:	ee 0f       	add	r30, r30
 27e:	ff 1f       	adc	r31, r31
 280:	ee 0f       	add	r30, r30
 282:	ff 1f       	adc	r31, r31
 284:	ee 0f       	add	r30, r30
 286:	ff 1f       	adc	r31, r31
 288:	e2 58       	subi	r30, 0x82	; 130
 28a:	ff 4f       	sbci	r31, 0xFF	; 255
 28c:	46 81       	ldd	r20, Z+6	; 0x06
 28e:	57 81       	ldd	r21, Z+7	; 0x07
 290:	46 17       	cp	r20, r22
 292:	57 07       	cpc	r21, r23
 294:	d1 f4       	brne	.+52     	; 0x2ca <TMU_Stop_Timer+0x64>
			
			TMU_CBK_Arr_Struct[S_Arr_counter] = TMU_CBK_Arr_Struct[arr_counter-1];
 296:	c2 2f       	mov	r28, r18
 298:	d0 e0       	ldi	r29, 0x00	; 0
 29a:	df 01       	movw	r26, r30
 29c:	cc 0f       	add	r28, r28
 29e:	dd 1f       	adc	r29, r29
 2a0:	cc 0f       	add	r28, r28
 2a2:	dd 1f       	adc	r29, r29
 2a4:	cc 0f       	add	r28, r28
 2a6:	dd 1f       	adc	r29, r29
 2a8:	ca 58       	subi	r28, 0x8A	; 138
 2aa:	df 4f       	sbci	r29, 0xFF	; 255
 2ac:	88 e0       	ldi	r24, 0x08	; 8
 2ae:	fe 01       	movw	r30, r28
 2b0:	01 90       	ld	r0, Z+
 2b2:	0d 92       	st	X+, r0
 2b4:	8a 95       	dec	r24
 2b6:	e1 f7       	brne	.-8      	; 0x2b0 <TMU_Stop_Timer+0x4a>
			
			TMU_CBK_Arr_Struct[arr_counter-1].Tmu_Cbk_ptr = NULL;
 2b8:	1f 82       	std	Y+7, r1	; 0x07
 2ba:	1e 82       	std	Y+6, r1	; 0x06
			TMU_CBK_Arr_Struct[arr_counter-1].Tmu_delay = 0;
 2bc:	19 82       	std	Y+1, r1	; 0x01
 2be:	18 82       	st	Y, r1
			TMU_CBK_Arr_Struct[arr_counter-1].Tmu_periodicity = 0;
 2c0:	1b 82       	std	Y+3, r1	; 0x03
 2c2:	1a 82       	std	Y+2, r1	; 0x02
			
			/*************Decrement the structures of the array*******************/
			arr_counter--;
 2c4:	21 50       	subi	r18, 0x01	; 1
 2c6:	20 93 7c 00 	sts	0x007C, r18	; 0x80007c <__data_end>
void TMU_Stop_Timer (void(*ptr)(void)){
	
	/***********initilaize arr_counter**********/
	 uint8_t S_Arr_counter; 
	 //arr_counter
	 for(S_Arr_counter = 0;S_Arr_counter<arr_counter;S_Arr_counter++){
 2ca:	9f 5f       	subi	r25, 0xFF	; 255
 2cc:	20 91 7c 00 	lds	r18, 0x007C	; 0x80007c <__data_end>
 2d0:	92 17       	cp	r25, r18
 2d2:	88 f2       	brcs	.-94     	; 0x276 <TMU_Stop_Timer+0x10>
			/*************Decrement the structures of the array*******************/
			arr_counter--;
			
		} 
	 }
 }
 2d4:	df 91       	pop	r29
 2d6:	cf 91       	pop	r28
 2d8:	08 95       	ret

000002da <TMU_Dispatch>:
 *				  - E_NOK : not successful				
 *
 * Description	: 
 */
 
 uint8_t TMU_Dispatch(){
 2da:	ef 92       	push	r14
 2dc:	ff 92       	push	r15
 2de:	0f 93       	push	r16
 2e0:	1f 93       	push	r17
 2e2:	cf 93       	push	r28
		
		uint8_t Err_Status = E_OK;
		
		if (TMU_FLag_Fun == 1)
 2e4:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <TMU_FLag_Fun>
 2e8:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <TMU_FLag_Fun+0x1>
 2ec:	01 97       	sbiw	r24, 0x01	; 1
 2ee:	09 f0       	breq	.+2      	; 0x2f2 <TMU_Dispatch+0x18>
 2f0:	48 c0       	rjmp	.+144    	; 0x382 <TMU_Dispatch+0xa8>
		{
			
			TMU_CBK_Arr_Struct[0].Tmu_Counter++;
 2f2:	ee e7       	ldi	r30, 0x7E	; 126
 2f4:	f0 e0       	ldi	r31, 0x00	; 0
 2f6:	84 81       	ldd	r24, Z+4	; 0x04
 2f8:	95 81       	ldd	r25, Z+5	; 0x05
 2fa:	01 96       	adiw	r24, 0x01	; 1
 2fc:	95 83       	std	Z+5, r25	; 0x05
 2fe:	84 83       	std	Z+4, r24	; 0x04
			TMU_CBK_Arr_Struct[1].Tmu_Counter++;
 300:	84 85       	ldd	r24, Z+12	; 0x0c
 302:	95 85       	ldd	r25, Z+13	; 0x0d
 304:	01 96       	adiw	r24, 0x01	; 1
 306:	95 87       	std	Z+13, r25	; 0x0d
 308:	84 87       	std	Z+12, r24	; 0x0c
			TMU_CBK_Arr_Struct[2].Tmu_Counter++;
 30a:	84 89       	ldd	r24, Z+20	; 0x14
 30c:	95 89       	ldd	r25, Z+21	; 0x15
 30e:	01 96       	adiw	r24, 0x01	; 1
 310:	95 8b       	std	Z+21, r25	; 0x15
 312:	84 8b       	std	Z+20, r24	; 0x14
			TMU_FLag_Fun=0;
 314:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <TMU_FLag_Fun+0x1>
 318:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <TMU_FLag_Fun>
		else
		{
			//do Nothing
		}
		
		if (arr_counter==0)
 31c:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__data_end>
 320:	88 23       	and	r24, r24
 322:	59 f1       	breq	.+86     	; 0x37a <TMU_Dispatch+0xa0>
 *				  - E_NOK : not successful				
 *
 * Description	: 
 */
 
 uint8_t TMU_Dispatch(){
 324:	c0 e0       	ldi	r28, 0x00	; 0
		else
		{
		for (uint8_t i=0; i<arr_counter ; i++)
		{
			
			if (TMU_CBK_Arr_Struct[i].Tmu_Counter==TMU_CBK_Arr_Struct[i].Tmu_delay)
 326:	0c 2f       	mov	r16, r28
 328:	10 e0       	ldi	r17, 0x00	; 0
 32a:	f8 01       	movw	r30, r16
 32c:	ee 0f       	add	r30, r30
 32e:	ff 1f       	adc	r31, r31
 330:	ee 0f       	add	r30, r30
 332:	ff 1f       	adc	r31, r31
 334:	ee 0f       	add	r30, r30
 336:	ff 1f       	adc	r31, r31
 338:	e2 58       	subi	r30, 0x82	; 130
 33a:	ff 4f       	sbci	r31, 0xFF	; 255
 33c:	24 81       	ldd	r18, Z+4	; 0x04
 33e:	35 81       	ldd	r19, Z+5	; 0x05
 340:	80 81       	ld	r24, Z
 342:	91 81       	ldd	r25, Z+1	; 0x01
 344:	28 17       	cp	r18, r24
 346:	39 07       	cpc	r19, r25
 348:	89 f4       	brne	.+34     	; 0x36c <TMU_Dispatch+0x92>
			{
								
				TMU_CBK_Arr_Struct[i].Tmu_Cbk_ptr();
 34a:	7f 01       	movw	r14, r30
 34c:	06 80       	ldd	r0, Z+6	; 0x06
 34e:	f7 81       	ldd	r31, Z+7	; 0x07
 350:	e0 2d       	mov	r30, r0
 352:	09 95       	icall
				TMU_CBK_Arr_Struct[i].Tmu_Counter=0;
 354:	f7 01       	movw	r30, r14
 356:	15 82       	std	Z+5, r1	; 0x05
 358:	14 82       	std	Z+4, r1	; 0x04
				
				if (TMU_CBK_Arr_Struct[i].Tmu_periodicity == 0)
 35a:	82 81       	ldd	r24, Z+2	; 0x02
 35c:	93 81       	ldd	r25, Z+3	; 0x03
 35e:	89 2b       	or	r24, r25
 360:	29 f4       	brne	.+10     	; 0x36c <TMU_Dispatch+0x92>
				{
					TMU_Stop_Timer(TMU_CBK_Arr_Struct[i].Tmu_Cbk_ptr);
 362:	f7 01       	movw	r30, r14
 364:	86 81       	ldd	r24, Z+6	; 0x06
 366:	97 81       	ldd	r25, Z+7	; 0x07
 368:	0e 94 33 01 	call	0x266	; 0x266 <TMU_Stop_Timer>
			
			Err_Status = EMPTY_BUFFER;
		} 
		else
		{
		for (uint8_t i=0; i<arr_counter ; i++)
 36c:	cf 5f       	subi	r28, 0xFF	; 255
 36e:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__data_end>
 372:	c8 17       	cp	r28, r24
 374:	c0 f2       	brcs	.-80     	; 0x326 <TMU_Dispatch+0x4c>
 * Description	: 
 */
 
 uint8_t TMU_Dispatch(){
		
		uint8_t Err_Status = E_OK;
 376:	80 e0       	ldi	r24, 0x00	; 0
 378:	09 c0       	rjmp	.+18     	; 0x38c <TMU_Dispatch+0xb2>
		}
		
		if (arr_counter==0)
		{
			
			Err_Status = EMPTY_BUFFER;
 37a:	8a e0       	ldi	r24, 0x0A	; 10
 37c:	07 c0       	rjmp	.+14     	; 0x38c <TMU_Dispatch+0xb2>
 37e:	8a e0       	ldi	r24, 0x0A	; 10
			{
				//do Nothing
			}
		}
			}
	  return Err_Status;
 380:	05 c0       	rjmp	.+10     	; 0x38c <TMU_Dispatch+0xb2>
		else
		{
			//do Nothing
		}
		
		if (arr_counter==0)
 382:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__data_end>
 386:	88 23       	and	r24, r24
 388:	d1 f3       	breq	.-12     	; 0x37e <TMU_Dispatch+0xa4>
 38a:	cc cf       	rjmp	.-104    	; 0x324 <TMU_Dispatch+0x4a>
				//do Nothing
			}
		}
			}
	  return Err_Status;
 }
 38c:	cf 91       	pop	r28
 38e:	1f 91       	pop	r17
 390:	0f 91       	pop	r16
 392:	ff 90       	pop	r15
 394:	ef 90       	pop	r14
 396:	08 95       	ret

00000398 <_exit>:
 398:	f8 94       	cli

0000039a <__stop_program>:
 39a:	ff cf       	rjmp	.-2      	; 0x39a <__stop_program>
