{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355626419905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355626419905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 13:53:39 2012 " "Processing started: Sun Dec 16 13:53:39 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355626419905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355626419905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Em_Robot -c Em_Robot " "Command: quartus_map --read_settings_files=on --write_settings_files=off Em_Robot -c Em_Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355626419905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1355626420335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "Fifo.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Tx " "Found entity 1: Uart_Tx" {  } { { "Uart_Tx.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Uart_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Rx " "Found entity 1: Uart_Rx" {  } { { "Uart_Rx.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Uart_Rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swdebounce.v 1 1 " "Found 1 design units, including 1 entities, in source file swdebounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwDebounce " "Found entity 1: SwDebounce" {  } { { "SwDebounce.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SwDebounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_robot.v 1 1 " "Found 1 design units, including 1 entities, in source file em_robot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Em_Robot " "Found entity 1: Em_Robot" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_segcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_segcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_SegControl " "Found entity 1: EmRobot_SegControl" {  } { { "EmRobot_SegControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_SegControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdrive.v 1 1 " "Found 1 design units, including 1 entities, in source file segdrive.v" { { "Info" "ISGN_ENTITY_NAME" "1 SegDrive " "Found entity 1: SegDrive" {  } { { "SegDrive.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegDrive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_top.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_TOP " "Found entity 1: EmRobot_TOP" {  } { { "EmRobot_TOP.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seglut.v 1 1 " "Found 1 design units, including 1 entities, in source file seglut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SegLut.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegLut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_lcdcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_lcdcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_LCDCtrol " "Found entity 1: EmRobot_LCDCtrol" {  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_Uart " "Found entity 1: EmRobot_Uart" {  } { { "EmRobot_Uart.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_FSM " "Found entity 1: EmRobot_FSM" {  } { { "EmRobot_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_FSM.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_control.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_Control " "Found entity 1: EmRobot_Control" {  } { { "EmRobot_Control.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "Control_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Control_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw.v 1 1 " "Found 1 design units, including 1 entities, in source file sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 SW " "Found entity 1: SW" {  } { { "SW.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file segdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SegDisplay " "Found entity 1: SegDisplay" {  } { { "SegDisplay.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmdparse.v 1 1 " "Found 1 design units, including 1 entities, in source file cmdparse.v" { { "Info" "ISGN_ENTITY_NAME" "1 CmdParse " "Found entity 1: CmdParse" {  } { { "CmdParse.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/CmdParse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swlut.v 1 1 " "Found 1 design units, including 1 entities, in source file swlut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SWLUT " "Found entity 1: SWLUT" {  } { { "SWLUT.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SWLUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robotiolut.v 1 1 " "Found 1 design units, including 1 entities, in source file robotiolut.v" { { "Info" "ISGN_ENTITY_NAME" "1 RobotIOLUT " "Found entity 1: RobotIOLUT" {  } { { "RobotIOLUT.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/RobotIOLUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wirelessmode.v 1 1 " "Found 1 design units, including 1 entities, in source file wirelessmode.v" { { "Info" "ISGN_ENTITY_NAME" "1 WirelessMode " "Found entity 1: WirelessMode" {  } { { "WirelessMode.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/WirelessMode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_display.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_Display " "Found entity 1: EmRobot_Display" {  } { { "EmRobot_Display.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emrobot_communicate.v 1 1 " "Found 1 design units, including 1 entities, in source file emrobot_communicate.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmRobot_Communicate " "Found entity 1: EmRobot_Communicate" {  } { { "EmRobot_Communicate.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Communicate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIN2BCD " "Found entity 1: BIN2BCD" {  } { { "Ctrl_BIN2BCD.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Ctrl_BIN2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626420485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626420485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y SwDebounce.v(16) " "Verilog HDL Implicit Net warning at SwDebounce.v(16): created implicit net for \"Y\"" {  } { { "SwDebounce.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SwDebounce.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1355626420485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset EmRobot_TOP.v(58) " "Verilog HDL Implicit Net warning at EmRobot_TOP.v(58): created implicit net for \"reset\"" {  } { { "EmRobot_TOP.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1355626420485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTN_FUSH EmRobot_TOP.v(59) " "Verilog HDL Implicit Net warning at EmRobot_TOP.v(59): created implicit net for \"BTN_FUSH\"" {  } { { "EmRobot_TOP.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1355626420485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTN_STORE EmRobot_TOP.v(60) " "Verilog HDL Implicit Net warning at EmRobot_TOP.v(60): created implicit net for \"BTN_STORE\"" {  } { { "EmRobot_TOP.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1355626420485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTN_MODE EmRobot_TOP.v(61) " "Verilog HDL Implicit Net warning at EmRobot_TOP.v(61): created implicit net for \"BTN_MODE\"" {  } { { "EmRobot_TOP.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1355626420485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Em_Robot " "Elaborating entity \"Em_Robot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1355626420655 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR Em_Robot.v(393) " "Output port \"DRAM_ADDR\" at Em_Robot.v(393) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA Em_Robot.v(394) " "Output port \"DRAM_BA\" at Em_Robot.v(394) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 394 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM Em_Robot.v(400) " "Output port \"DRAM_DQM\" at Em_Robot.v(400) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR Em_Robot.v(406) " "Output port \"SRAM_ADDR\" at Em_Robot.v(406) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR Em_Robot.v(415) " "Output port \"FL_ADDR\" at Em_Robot.v(415) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_TX_D_P Em_Robot.v(443) " "Output port \"HSMC_TX_D_P\" at Em_Robot.v(443) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS Em_Robot.v(286) " "Output port \"UART_CTS\" at Em_Robot.v(286) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N Em_Robot.v(395) " "Output port \"DRAM_CAS_N\" at Em_Robot.v(395) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 395 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE Em_Robot.v(396) " "Output port \"DRAM_CKE\" at Em_Robot.v(396) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 396 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK Em_Robot.v(397) " "Output port \"DRAM_CLK\" at Em_Robot.v(397) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N Em_Robot.v(398) " "Output port \"DRAM_CS_N\" at Em_Robot.v(398) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 398 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N Em_Robot.v(401) " "Output port \"DRAM_RAS_N\" at Em_Robot.v(401) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N Em_Robot.v(402) " "Output port \"DRAM_WE_N\" at Em_Robot.v(402) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N Em_Robot.v(407) " "Output port \"SRAM_CE_N\" at Em_Robot.v(407) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N Em_Robot.v(409) " "Output port \"SRAM_LB_N\" at Em_Robot.v(409) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 409 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N Em_Robot.v(410) " "Output port \"SRAM_OE_N\" at Em_Robot.v(410) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 410 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N Em_Robot.v(411) " "Output port \"SRAM_UB_N\" at Em_Robot.v(411) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 411 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N Em_Robot.v(412) " "Output port \"SRAM_WE_N\" at Em_Robot.v(412) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 412 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N Em_Robot.v(416) " "Output port \"FL_CE_N\" at Em_Robot.v(416) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 416 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N Em_Robot.v(418) " "Output port \"FL_OE_N\" at Em_Robot.v(418) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 418 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N Em_Robot.v(419) " "Output port \"FL_RST_N\" at Em_Robot.v(419) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 419 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N Em_Robot.v(421) " "Output port \"FL_WE_N\" at Em_Robot.v(421) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 421 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N Em_Robot.v(422) " "Output port \"FL_WP_N\" at Em_Robot.v(422) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 422 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P1 Em_Robot.v(436) " "Output port \"HSMC_CLKOUT_P1\" at Em_Robot.v(436) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 436 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P2 Em_Robot.v(437) " "Output port \"HSMC_CLKOUT_P2\" at Em_Robot.v(437) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 437 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 Em_Robot.v(438) " "Output port \"HSMC_CLKOUT0\" at Em_Robot.v(438) has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 438 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmRobot_TOP EmRobot_TOP:top " "Elaborating entity \"EmRobot_TOP\" for hierarchy \"EmRobot_TOP:top\"" {  } { { "Em_Robot.v" "top" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420655 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS EmRobot_TOP.v(31) " "Output port \"UART_CTS\" at EmRobot_TOP.v(31) has no driver" {  } { { "EmRobot_TOP.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1355626420655 "|Em_Robot|EmRobot_TOP:top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwDebounce EmRobot_TOP:top\|SwDebounce:sd " "Elaborating entity \"SwDebounce\" for hierarchy \"EmRobot_TOP:top\|SwDebounce:sd\"" {  } { { "EmRobot_TOP.v" "sd" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 SwDebounce.v(19) " "Verilog HDL assignment warning at SwDebounce.v(19): truncated value with size 32 to match size of target (17)" {  } { { "SwDebounce.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SwDebounce.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420665 "|Em_Robot|EmRobot_TOP:top|SwDebounce:sd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmRobot_FSM EmRobot_TOP:top\|EmRobot_FSM:fsm " "Elaborating entity \"EmRobot_FSM\" for hierarchy \"EmRobot_TOP:top\|EmRobot_FSM:fsm\"" {  } { { "EmRobot_TOP.v" "fsm" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmRobot_Control EmRobot_TOP:top\|EmRobot_Control:control " "Elaborating entity \"EmRobot_Control\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Control:control\"" {  } { { "EmRobot_TOP.v" "control" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO EmRobot_TOP:top\|EmRobot_Control:control\|FIFO:commands " "Elaborating entity \"FIFO\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Control:control\|FIFO:commands\"" {  } { { "EmRobot_Control.v" "commands" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Control.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Fifo.v(38) " "Verilog HDL assignment warning at Fifo.v(38): truncated value with size 32 to match size of target (4)" {  } { { "Fifo.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Fifo.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420665 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|FIFO:commands"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Fifo.v(45) " "Verilog HDL assignment warning at Fifo.v(45): truncated value with size 32 to match size of target (4)" {  } { { "Fifo.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Fifo.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420665 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|FIFO:commands"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Fifo.v(55) " "Verilog HDL assignment warning at Fifo.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Fifo.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Fifo.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420665 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|FIFO:commands"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Fifo.v(56) " "Verilog HDL assignment warning at Fifo.v(56): truncated value with size 32 to match size of target (4)" {  } { { "Fifo.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Fifo.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420665 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|FIFO:commands"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM EmRobot_TOP:top\|EmRobot_Control:control\|Control_FSM:fsm " "Elaborating entity \"Control_FSM\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Control:control\|Control_FSM:fsm\"" {  } { { "EmRobot_Control.v" "fsm" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Control.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420675 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode Control_FSM.v(49) " "Verilog HDL Always Construct warning at Control_FSM.v(49): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Control_FSM.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1355626420675 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btns Control_FSM.v(56) " "Verilog HDL Always Construct warning at Control_FSM.v(56): variable \"btns\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Control_FSM.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1355626420675 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btns Control_FSM.v(68) " "Verilog HDL Always Construct warning at Control_FSM.v(68): variable \"btns\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Control_FSM.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1355626420675 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "btns Control_FSM.v(72) " "Verilog HDL Always Construct warning at Control_FSM.v(72): variable \"btns\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Control_FSM.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1355626420675 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "storecmd Control_FSM.v(42) " "Verilog HDL Always Construct warning at Control_FSM.v(42): inferring latch(es) for variable \"storecmd\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Control_FSM.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1355626420675 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fush Control_FSM.v(42) " "Verilog HDL Always Construct warning at Control_FSM.v(42): inferring latch(es) for variable \"fush\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Control_FSM.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1355626420675 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fush Control_FSM.v(42) " "Inferred latch for \"fush\" at Control_FSM.v(42)" {  } { { "Control_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Control_FSM.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1355626420675 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storecmd Control_FSM.v(42) " "Inferred latch for \"storecmd\" at Control_FSM.v(42)" {  } { { "Control_FSM.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Control_FSM.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1355626420675 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CmdParse EmRobot_TOP:top\|EmRobot_Control:control\|CmdParse:cmdparse " "Elaborating entity \"CmdParse\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Control:control\|CmdParse:cmdparse\"" {  } { { "EmRobot_Control.v" "cmdparse" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Control.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CmdParse.v(45) " "Verilog HDL assignment warning at CmdParse.v(45): truncated value with size 32 to match size of target (8)" {  } { { "CmdParse.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/CmdParse.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420675 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|CmdParse:cmdparse"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CmdParse.v(51) " "Verilog HDL assignment warning at CmdParse.v(51): truncated value with size 32 to match size of target (8)" {  } { { "CmdParse.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/CmdParse.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420675 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|CmdParse:cmdparse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RobotIOLUT EmRobot_TOP:top\|EmRobot_Control:control\|CmdParse:cmdparse\|RobotIOLUT:robotlut " "Elaborating entity \"RobotIOLUT\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Control:control\|CmdParse:cmdparse\|RobotIOLUT:robotlut\"" {  } { { "CmdParse.v" "robotlut" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/CmdParse.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 EmRobot_TOP:top\|EmRobot_Control:control\|MUX2:mux " "Elaborating entity \"MUX2\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Control:control\|MUX2:mux\"" {  } { { "EmRobot_Control.v" "mux" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Control.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW EmRobot_TOP:top\|EmRobot_Control:control\|SW:sw " "Elaborating entity \"SW\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Control:control\|SW:sw\"" {  } { { "EmRobot_Control.v" "sw" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Control.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIN2BCD EmRobot_TOP:top\|EmRobot_Control:control\|SW:sw\|BIN2BCD:bin2bcd " "Elaborating entity \"BIN2BCD\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Control:control\|SW:sw\|BIN2BCD:bin2bcd\"" {  } { { "SW.v" "bin2bcd" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SW.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Ctrl_BIN2BCD.v(24) " "Verilog HDL assignment warning at Ctrl_BIN2BCD.v(24): truncated value with size 32 to match size of target (4)" {  } { { "Ctrl_BIN2BCD.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Ctrl_BIN2BCD.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420685 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|SW:sw|BIN2BCD:bin2bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Ctrl_BIN2BCD.v(22) " "Verilog HDL assignment warning at Ctrl_BIN2BCD.v(22): truncated value with size 32 to match size of target (4)" {  } { { "Ctrl_BIN2BCD.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Ctrl_BIN2BCD.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420685 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|SW:sw|BIN2BCD:bin2bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDisplay EmRobot_TOP:top\|EmRobot_Control:control\|SegDisplay:seg " "Elaborating entity \"SegDisplay\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Control:control\|SegDisplay:seg\"" {  } { { "EmRobot_Control.v" "seg" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Control.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WirelessMode EmRobot_TOP:top\|EmRobot_Control:control\|WirelessMode:wireless " "Elaborating entity \"WirelessMode\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Control:control\|WirelessMode:wireless\"" {  } { { "EmRobot_Control.v" "wireless" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Control.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmRobot_Display EmRobot_TOP:top\|EmRobot_Display:display " "Elaborating entity \"EmRobot_Display\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Display:display\"" {  } { { "EmRobot_TOP.v" "display" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmRobot_SegControl EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol " "Elaborating entity \"EmRobot_SegControl\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\"" {  } { { "EmRobot_Display.v" "em_segcontrol" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Display.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDrive EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0 " "Elaborating entity \"SegDrive\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\"" {  } { { "EmRobot_SegControl.v" "u0" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_SegControl.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|SEG7_LUT:sl " "Elaborating entity \"SEG7_LUT\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|SEG7_LUT:sl\"" {  } { { "SegDrive.v" "sl" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegDrive.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmRobot_LCDCtrol EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol " "Elaborating entity \"EmRobot_LCDCtrol\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\"" {  } { { "EmRobot_Display.v" "em_lcdctrol" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Display.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420695 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "EmRobot_LCDControl.v(129) " "Verilog HDL Case Statement warning at EmRobot_LCDControl.v(129): case item expression covers a value already covered by a previous case item" {  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 129 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1355626420705 "|Em_Robot|EmRobot_TOP:top|EmRobot_Display:display|EmRobot_LCDCtrol:em_lcdctrol"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "EmRobot_LCDControl.v(134) " "Verilog HDL Case Statement warning at EmRobot_LCDControl.v(134): case item expression covers a value already covered by a previous case item" {  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 134 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1355626420705 "|Em_Robot|EmRobot_TOP:top|EmRobot_Display:display|EmRobot_LCDCtrol:em_lcdctrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EmRobot_Communicate EmRobot_TOP:top\|EmRobot_Communicate:communicate " "Elaborating entity \"EmRobot_Communicate\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Communicate:communicate\"" {  } { { "EmRobot_TOP.v" "communicate" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_TOP.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ReadFlag EmRobot_Communicate.v(57) " "Verilog HDL or VHDL warning at EmRobot_Communicate.v(57): object \"ReadFlag\" assigned a value but never read" {  } { { "EmRobot_Communicate.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Communicate.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1355626420705 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART EmRobot_TOP:top\|EmRobot_Communicate:communicate\|UART:uart " "Elaborating entity \"UART\" for hierarchy \"EmRobot_TOP:top\|EmRobot_Communicate:communicate\|UART:uart\"" {  } { { "EmRobot_Communicate.v" "uart" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_Communicate.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1355626420725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transmitstate UART.v(59) " "Verilog HDL or VHDL warning at UART.v(59): object \"transmitstate\" assigned a value but never read" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neg_rx UART.v(63) " "Verilog HDL or VHDL warning at UART.v(63): object \"neg_rx\" assigned a value but never read" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(37) " "Verilog HDL assignment warning at UART.v(37): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(38) " "Verilog HDL assignment warning at UART.v(38): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(88) " "Verilog HDL assignment warning at UART.v(88): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(90) " "Verilog HDL assignment warning at UART.v(90): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UART.v(91) " "Verilog HDL assignment warning at UART.v(91): truncated value with size 32 to match size of target (6)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(93) " "Verilog HDL assignment warning at UART.v(93): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(95) " "Verilog HDL assignment warning at UART.v(95): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 UART.v(96) " "Verilog HDL assignment warning at UART.v(96): truncated value with size 32 to match size of target (6)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(107) " "Verilog HDL assignment warning at UART.v(107): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(136) " "Verilog HDL assignment warning at UART.v(136): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 UART.v(182) " "Verilog HDL assignment warning at UART.v(182): truncated value with size 32 to match size of target (11)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(192) " "Verilog HDL assignment warning at UART.v(192): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/UART.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355626420725 "|Em_Robot|EmRobot_TOP:top|EmRobot_Communicate:communicate|UART:uart"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ou14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ou14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ou14 " "Found entity 1: altsyncram_ou14" {  } { { "db/altsyncram_ou14.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/altsyncram_ou14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626422165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626422165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/mux_0tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626422305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626422305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626422385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626422385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626422495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626422495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626422555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626422555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6j " "Found entity 1: cntr_h6j" {  } { { "db/cntr_h6j.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/cntr_h6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626422625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626422625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626422715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626422715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626422775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626422775 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "UartDetect " "Analysis and Synthesis generated SignalTap II or debug node instance \"UartDetect\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1355626422855 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "EmRobot_TOP:top\|EmRobot_Communicate:communicate\|FIFO:tx_fifo\|ram_rtl_0 " "Inferred RAM node \"EmRobot_TOP:top\|EmRobot_Communicate:communicate\|FIFO:tx_fifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1355626423825 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "EmRobot_TOP:top\|EmRobot_Control:control\|FIFO:commands\|ram_rtl_0 " "Inferred RAM node \"EmRobot_TOP:top\|EmRobot_Control:control\|FIFO:commands\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1355626423825 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "EmRobot_TOP:top\|EmRobot_Communicate:communicate\|FIFO:tx_fifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"EmRobot_TOP:top\|EmRobot_Communicate:communicate\|FIFO:tx_fifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1355626424485 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "EmRobot_TOP:top\|EmRobot_Control:control\|FIFO:commands\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"EmRobot_TOP:top\|EmRobot_Control:control\|FIFO:commands\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1355626424485 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1355626424485 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1355626424485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EmRobot_TOP:top\|EmRobot_Communicate:communicate\|FIFO:tx_fifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"EmRobot_TOP:top\|EmRobot_Communicate:communicate\|FIFO:tx_fifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1355626424515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EmRobot_TOP:top\|EmRobot_Communicate:communicate\|FIFO:tx_fifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"EmRobot_TOP:top\|EmRobot_Communicate:communicate\|FIFO:tx_fifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1355626424515 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1355626424515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9c1 " "Found entity 1: altsyncram_u9c1" {  } { { "db/altsyncram_u9c1.tdf" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/db/altsyncram_u9c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355626424575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355626424575 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1355626425325 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1355626425415 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1355626425415 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "Bidir \"HSMC_D\[0\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "Bidir \"HSMC_D\[1\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "Bidir \"HSMC_D\[2\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "Bidir \"HSMC_D\[3\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Bidir \"EX_IO\[0\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Bidir \"EX_IO\[1\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Bidir \"EX_IO\[2\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Bidir \"EX_IO\[3\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Bidir \"EX_IO\[4\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Bidir \"EX_IO\[5\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Bidir \"EX_IO\[6\]\" has no driver" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1355626425415 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1355626425415 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1355626426475 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1355626426475 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1355626426475 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1355626426475 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1355626426475 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1355626426475 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1355626426475 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1355626426475 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1355626426475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] VCC " "Pin \"LEDG\[1\]\" is stuck at VCC" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 278 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 393 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 394 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 395 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 398 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 410 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 411 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 412 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 416 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 418 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 419 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 421 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 422 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P1 GND " "Pin \"HSMC_CLKOUT_P1\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 436 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_CLKOUT_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P2 GND " "Pin \"HSMC_CLKOUT_P2\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 437 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_CLKOUT_P2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 438 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[0\] GND " "Pin \"HSMC_TX_D_P\[0\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[1\] GND " "Pin \"HSMC_TX_D_P\[1\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[2\] GND " "Pin \"HSMC_TX_D_P\[2\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[3\] GND " "Pin \"HSMC_TX_D_P\[3\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[4\] GND " "Pin \"HSMC_TX_D_P\[4\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[5\] GND " "Pin \"HSMC_TX_D_P\[5\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[6\] GND " "Pin \"HSMC_TX_D_P\[6\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[7\] GND " "Pin \"HSMC_TX_D_P\[7\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[8\] GND " "Pin \"HSMC_TX_D_P\[8\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[9\] GND " "Pin \"HSMC_TX_D_P\[9\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[10\] GND " "Pin \"HSMC_TX_D_P\[10\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[11\] GND " "Pin \"HSMC_TX_D_P\[11\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[12\] GND " "Pin \"HSMC_TX_D_P\[12\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[13\] GND " "Pin \"HSMC_TX_D_P\[13\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[14\] GND " "Pin \"HSMC_TX_D_P\[14\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[15\] GND " "Pin \"HSMC_TX_D_P\[15\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[16\] GND " "Pin \"HSMC_TX_D_P\[16\]\" is stuck at GND" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 443 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626426475 "|Em_Robot|HSMC_TX_D_P[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1355626426475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1355626426675 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1355626427645 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1355626427695 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1355626427695 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1355626427785 "|Em_Robot|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1355626427785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1355626427915 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default " "Ignored assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626428245 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1355626428245 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "UartDetect 37 39 0 0 2 " "Partially connected in-system debug instance \"UartDetect\" to 37 of its 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "" 0 -1 1355626428995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1355626429055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1355626429055 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 287 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 420 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 431 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 432 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 433 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[0\] " "No output dependent on input pin \"HSMC_RX_D_P\[0\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[1\] " "No output dependent on input pin \"HSMC_RX_D_P\[1\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[2\] " "No output dependent on input pin \"HSMC_RX_D_P\[2\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[3\] " "No output dependent on input pin \"HSMC_RX_D_P\[3\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[4\] " "No output dependent on input pin \"HSMC_RX_D_P\[4\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[5\] " "No output dependent on input pin \"HSMC_RX_D_P\[5\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[6\] " "No output dependent on input pin \"HSMC_RX_D_P\[6\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[7\] " "No output dependent on input pin \"HSMC_RX_D_P\[7\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[8\] " "No output dependent on input pin \"HSMC_RX_D_P\[8\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[9\] " "No output dependent on input pin \"HSMC_RX_D_P\[9\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[10\] " "No output dependent on input pin \"HSMC_RX_D_P\[10\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[11\] " "No output dependent on input pin \"HSMC_RX_D_P\[11\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[12\] " "No output dependent on input pin \"HSMC_RX_D_P\[12\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[13\] " "No output dependent on input pin \"HSMC_RX_D_P\[13\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[14\] " "No output dependent on input pin \"HSMC_RX_D_P\[14\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[15\] " "No output dependent on input pin \"HSMC_RX_D_P\[15\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[16\] " "No output dependent on input pin \"HSMC_RX_D_P\[16\]\"" {  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 441 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1355626429365 "|Em_Robot|HSMC_RX_D_P[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1355626429365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1892 " "Implemented 1892 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1355626429365 ""} { "Info" "ICUT_CUT_TM_OPINS" "189 " "Implemented 189 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1355626429365 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Implemented 111 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1355626429365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1507 " "Implemented 1507 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1355626429365 ""} { "Info" "ICUT_CUT_TM_RAMS" "35 " "Implemented 35 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1355626429365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1355626429365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 378 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 378 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355626429435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 13:53:49 2012 " "Processing ended: Sun Dec 16 13:53:49 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355626429435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355626429435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355626429435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355626429435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355626430685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355626430685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 13:53:50 2012 " "Processing started: Sun Dec 16 13:53:50 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355626430685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355626430685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Em_Robot -c Em_Robot " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Em_Robot -c Em_Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355626430685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1355626430835 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Em_Robot EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Em_Robot\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1355626430875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1355626430955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1355626430955 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1355626431265 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1355626431275 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355626431865 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355626431865 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355626431865 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355626431865 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355626431865 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355626431865 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355626431865 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355626431865 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1355626431865 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1355626431865 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4577 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1355626431875 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4579 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1355626431875 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4581 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1355626431875 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4583 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1355626431875 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4585 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1355626431875 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1355626431875 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1355626431875 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1355626431905 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1355626434885 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1355626434885 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1355626434885 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1355626434885 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1355626434885 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Em_Robot.sdc " "Synopsys Design Constraints File file not found: 'Em_Robot.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1355626434925 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626434935 "|Em_Robot|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] " "Node: EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626434935 "|Em_Robot|EmRobot_TOP:top|EmRobot_Display:display|EmRobot_SegControl:em_segcontrol|SegDrive:u0|cnt[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k " "Node: EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626434935 "|Em_Robot|EmRobot_TOP:top|EmRobot_Display:display|EmRobot_LCDCtrol:em_lcdctrol|clk_1k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_Control:control\|Control_FSM:fsm\|State.DONE " "Node: EmRobot_TOP:top\|EmRobot_Control:control\|Control_FSM:fsm\|State.DONE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626434935 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm|State.DONE"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1355626434945 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1355626434945 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1355626434945 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1355626434945 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1355626434945 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1355626434945 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1355626434945 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1355626434945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1355626435065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:UartDetect\|acq_trigger_in_reg\[16\] " "Destination node sld_signaltap:UartDetect\|acq_trigger_in_reg\[16\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_signaltap.vhd" 280 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|acq_trigger_in_reg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 3252 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1355626435065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:UartDetect\|acq_data_in_reg\[16\] " "Destination node sld_signaltap:UartDetect\|acq_data_in_reg\[16\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_signaltap.vhd" 280 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|acq_data_in_reg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 3271 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1355626435065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1355626435065 ""}  } { { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 248 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 4558 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1355626435065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1355626435075 ""}  } { { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 2338 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1355626435075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k  " "Automatically promoted node EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1355626435075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k~0 " "Destination node EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k~0" {  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 23 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmRobot_TOP:top|EmRobot_Display:display|EmRobot_LCDCtrol:em_lcdctrol|clk_1k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 1636 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1355626435075 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1355626435075 ""}  } { { "EmRobot_LCDControl.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/EmRobot_LCDControl.v" 23 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmRobot_TOP:top|EmRobot_Display:display|EmRobot_LCDCtrol:em_lcdctrol|clk_1k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 872 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1355626435075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\]  " "Automatically promoted node EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1355626435075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\]~49 " "Destination node EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\]~49" {  } { { "SegDrive.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegDrive.v" 18 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmRobot_TOP:top|EmRobot_Display:display|EmRobot_SegControl:em_segcontrol|SegDrive:u0|cnt[16]~49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 1756 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1355626435075 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1355626435075 ""}  } { { "SegDrive.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/SegDrive.v" 18 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EmRobot_TOP:top|EmRobot_Display:display|EmRobot_SegControl:em_segcontrol|SegDrive:u0|cnt[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 931 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1355626435075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1355626435075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 3663 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1355626435075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:UartDetect\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 2814 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1355626435075 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1355626435075 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/industrysoftware/altera/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:UartDetect|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 3216 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1355626435075 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1355626436185 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1355626436185 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1355626436185 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1355626436195 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1355626436205 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1355626436205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1355626436205 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1355626436215 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1355626436305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1355626436315 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1355626436315 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1355626436855 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1355626436855 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355626436875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1355626445027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355626445627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1355626445647 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1355626447088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355626447088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1355626450318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1355626457278 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1355626457278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355626457968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1355626457968 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1355626457968 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1355626457968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1355626458128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1355626458968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1355626459058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1355626459948 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1355626461128 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1355626464302 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "111 " "Following 111 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 199 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 201 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 203 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 206 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 207 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 208 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 209 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 210 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 211 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 212 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 213 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 214 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 215 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 216 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 217 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 218 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 219 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 220 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 221 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 222 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 223 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 224 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 225 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 226 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 227 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 228 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 399 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 229 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 254 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 256 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 257 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 258 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 259 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 260 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 261 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 262 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 263 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 264 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 265 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 266 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 267 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 408 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 269 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 293 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 294 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 295 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 296 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 297 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 298 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 299 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 417 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 300 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 301 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 302 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 303 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 304 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[4] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 305 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[5] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 306 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[6] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 307 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[7] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 308 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[8] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 309 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[9] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 310 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[10] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 311 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[11] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 312 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[12] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 313 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[13] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 314 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[14] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 315 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[15] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 316 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[16] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 317 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[17] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 318 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[18] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 319 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[19] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[20] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 321 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[21] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 322 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[22] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 323 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[23] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 324 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[24] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 325 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[25] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 326 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[26] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 327 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[27] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 328 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[28] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 329 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[29] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 330 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[30] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 331 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[31] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 332 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[32] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 333 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[33] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 334 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[34] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 335 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { GPIO[35] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 425 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 336 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { HSMC_D[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 337 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { HSMC_D[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 338 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { HSMC_D[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 339 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { HSMC_D[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 439 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 375 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 376 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 377 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 378 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 379 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 380 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 446 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 381 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 176 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 178 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 179 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 180 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 181 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/industrysoftware/altera/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/industrysoftware/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Em_Robot.v" "" { Text "C:/MyLibriary/project_real/IROBOT/Project_Verilog/Em_Robot.v" 279 0 0 } } { "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/industrysoftware/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyLibriary/project_real/IROBOT/Project_Verilog/" { { 0 { 0 ""} 0 182 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1355626464402 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1355626464402 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MyLibriary/project_real/IROBOT/Project_Verilog/output_files/Em_Robot.fit.smsg " "Generated suppressed messages file C:/MyLibriary/project_real/IROBOT/Project_Verilog/output_files/Em_Robot.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1355626464962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 194 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 194 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355626466331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 13:54:26 2012 " "Processing ended: Sun Dec 16 13:54:26 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355626466331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355626466331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355626466331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355626466331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355626469391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355626469391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 13:54:28 2012 " "Processing started: Sun Dec 16 13:54:28 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355626469391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355626469391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Em_Robot -c Em_Robot " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Em_Robot -c Em_Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355626469391 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1355626476091 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1355626476301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355626479613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 13:54:39 2012 " "Processing ended: Sun Dec 16 13:54:39 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355626479613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355626479613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355626479613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355626479613 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1355626480513 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355626481275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355626481275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 13:54:40 2012 " "Processing started: Sun Dec 16 13:54:40 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355626481275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355626481275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Em_Robot -c Em_Robot " "Command: quartus_sta Em_Robot -c Em_Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355626481275 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1355626481365 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default " "Ignored assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1355626481545 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1355626481545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1355626481695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1355626481765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1355626481765 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1355626482355 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1355626482465 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1355626482465 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1355626482465 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1355626482465 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Em_Robot.sdc " "Synopsys Design Constraints File file not found: 'Em_Robot.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1355626482475 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626482485 "|Em_Robot|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] " "Node: EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626482485 "|Em_Robot|EmRobot_TOP:top|EmRobot_Display:display|EmRobot_SegControl:em_segcontrol|SegDrive:u0|cnt[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k " "Node: EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626482485 "|Em_Robot|EmRobot_TOP:top|EmRobot_Display:display|EmRobot_LCDCtrol:em_lcdctrol|clk_1k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_Control:control\|Control_FSM:fsm\|State.DONE " "Node: EmRobot_TOP:top\|EmRobot_Control:control\|Control_FSM:fsm\|State.DONE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626482485 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm|State.DONE"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1355626484459 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1355626484459 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1355626484459 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1355626484469 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1355626484589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.878 " "Worst-case setup slack is 43.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.878         0.000 altera_reserved_tck  " "   43.878         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626484679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 altera_reserved_tck  " "    0.402         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626484709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.173 " "Worst-case recovery slack is 48.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.173         0.000 altera_reserved_tck  " "   48.173         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626484741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.023 " "Worst-case removal slack is 1.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023         0.000 altera_reserved_tck  " "    1.023         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626484765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.567 " "Worst-case minimum pulse width slack is 49.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.567         0.000 altera_reserved_tck  " "   49.567         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626484780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626484780 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1355626485333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1355626485578 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1355626486845 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626487005 "|Em_Robot|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] " "Node: EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626487005 "|Em_Robot|EmRobot_TOP:top|EmRobot_Display:display|EmRobot_SegControl:em_segcontrol|SegDrive:u0|cnt[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k " "Node: EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626487005 "|Em_Robot|EmRobot_TOP:top|EmRobot_Display:display|EmRobot_LCDCtrol:em_lcdctrol|clk_1k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_Control:control\|Control_FSM:fsm\|State.DONE " "Node: EmRobot_TOP:top\|EmRobot_Control:control\|Control_FSM:fsm\|State.DONE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626487005 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm|State.DONE"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1355626487015 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1355626487015 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1355626487015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.535 " "Worst-case setup slack is 44.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.535         0.000 altera_reserved_tck  " "   44.535         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626487035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 altera_reserved_tck  " "    0.353         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626487045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.439 " "Worst-case recovery slack is 48.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.439         0.000 altera_reserved_tck  " "   48.439         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626487055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.923 " "Worst-case removal slack is 0.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.923         0.000 altera_reserved_tck  " "    0.923         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626487055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.490 " "Worst-case minimum pulse width slack is 49.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490         0.000 altera_reserved_tck  " "   49.490         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626487065 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1355626487175 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626487705 "|Em_Robot|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] " "Node: EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_SegControl:em_segcontrol\|SegDrive:u0\|cnt\[16\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626487705 "|Em_Robot|EmRobot_TOP:top|EmRobot_Display:display|EmRobot_SegControl:em_segcontrol|SegDrive:u0|cnt[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k " "Node: EmRobot_TOP:top\|EmRobot_Display:display\|EmRobot_LCDCtrol:em_lcdctrol\|clk_1k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626487705 "|Em_Robot|EmRobot_TOP:top|EmRobot_Display:display|EmRobot_LCDCtrol:em_lcdctrol|clk_1k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EmRobot_TOP:top\|EmRobot_Control:control\|Control_FSM:fsm\|State.DONE " "Node: EmRobot_TOP:top\|EmRobot_Control:control\|Control_FSM:fsm\|State.DONE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1355626487705 "|Em_Robot|EmRobot_TOP:top|EmRobot_Control:control|Control_FSM:fsm|State.DONE"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1355626487705 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1355626487705 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1355626487705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.264 " "Worst-case setup slack is 47.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.264         0.000 altera_reserved_tck  " "   47.264         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626487715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 altera_reserved_tck  " "    0.181         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626487735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.291 " "Worst-case recovery slack is 49.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.291         0.000 altera_reserved_tck  " "   49.291         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626487745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.499 " "Worst-case removal slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 altera_reserved_tck  " "    0.499         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626487755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.456 " "Worst-case minimum pulse width slack is 49.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456         0.000 altera_reserved_tck  " "   49.456         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1355626487765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1355626487765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1355626492170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1355626492170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 48 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355626492520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 13:54:52 2012 " "Processing ended: Sun Dec 16 13:54:52 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355626492520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355626492520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355626492520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355626492520 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 620 s " "Quartus II Full Compilation was successful. 0 errors, 620 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355626493846 ""}
