id,name,delivery_date,datasheet,foundry,tag,metric,customer,delivery_contact,product,gds_name,drm_name,drm_version,drc_name,drc_version,lvs_name,lvs_version,spice_name,spice_version,cpa_nr,project_lead,node,technology,flavour,domain
1,SFX_50_33_Powerprotection_4kV_55,2015-10-22,,TSMC,SV2015_017,0.0,Nordic,per.christian.adresen@nordicsemi.no,SOFICS_TSMC_55Flash_ESD_5033PowerProtection,SFX_50_33_Powerprotection_4kV_55_V1.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,46,IB,55nm,CMOS,Flash,5V
2,SFX_33_LC_2KV,2016-03-10,,TSMC,SV2016_007,0.0,Creative Chips,Stefan Franck,SOFICS_TSMC_90Flash_ESD_Local_Clamp,SFX_33_LC_2KV_20160310.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,104,VeV,90nm,CMOS,,
3,SFX_33_PC_2KV,2016-03-08,,TSMC,SV2016_008,0.0,Creative Chips,Stefan Franck,SOFICS_TSMC_90Flash_ESD_DualDiode_PC,SFX_33_PC_2KV_20160308.gds,,,,,,,,,104,VeV,90nm,CMOS,,3V3
4,Sofics_0V9_Secondary_Protection_HSRX,2017-04-12,,TSMC,SV2016_017,20170412.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_Secondary_Protection_12_04_2017.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,0V9
5,SF130_1V2_CDM,2016-02-24,,TSMC,v1,0.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,138,HM,130nm,CMOS,G,1V2
6,SF130_1V2_FULL_LOCAL,2016-02-24,,TSMC,v1,0.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,138,HM,130nm,CMOS,G,1V2
7,SF130_1V2_OVT,2016-02-24,,TSMC,v1,0.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,138,HM,130nm,CMOS,G,1V2
8,SF130_1V2_OVT_NOB2B,2016-02-24,,TSMC,v1,0.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,138,HM,130nm,CMOS,G,1V2
9,SF130_1V2_POWER_CLAMP_CORE_GROUND,2016-02-24,,TSMC,v1,0.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,138,HM,130nm,CMOS,G,1V2
10,SF130_1V2_POWER_CLAMP_CORE_SUPPLY,2016-02-24,,TSMC,v1,0.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,138,HM,130nm,CMOS,G,1V2
11,SF130_1V2_POWER_CLAMP_IO_GROUND,2016-02-24,,TSMC,v1,0.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,138,HM,130nm,CMOS,G,1V2
12,SF130_1V2_POWER_CLAMP_IO_SUPPLY,2016-02-24,,TSMC,v1,0.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,138,HM,130nm,CMOS,G,1V2
13,SF130_POWERCUT,2016-02-24,,TSMC,V1,0.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N130_ESD_1V2,SOFICS_TSMC_CL013G_1V2_ESD.gds,T-013-LO_DR_001,2.5,T-013-LO-DR-001-C1,2.5a,T-013-LO-SP-004-C1,,T-013-LO-SP-004,2.5,138,HM,130nm,CMOS,G,
14,SF_GF130_1V2_1V5_POWER_CLAMP_VDD,2016-07-08,,GF,SV2016_019,20160708.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,1.8.0.4DM,,,,,144,JVDB,130nm,CMOS,,1V2/1V5
15,SF_GF130_1V2_1V5_POWER_CLAMP_GND,2016-07-08,,GF,SV2016_019,20160708.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,144,JVDB,130nm,CMOS,,1V2/1V5
16,SF_GF130_1V2_1V5_POWER_CLAMP_DVDD,2016-07-08,,GF,SV2016_019,20160708.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,144,JVDB,130nm,CMOS,,1V2/1V5
17,SF_GF130_1V2_1V5_POWER_CLAMP_DVSS,2016-07-08,,GF,SV2016_019,20160708.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,144,JVDB,130nm,CMOS,,1V2/1V5
18,SF_GF130_1V2_1V5_LOCAL_CLAMP_OVT,2016-07-08,,GF,SV2016_019,20160708.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,144,JVDB,130nm,CMOS,,1V2/1V5
19,SF_GF130_1V2_1V5_LOCAL_CLAMP_FULL_VDD,2016-07-08,,GF,SV2016_019,20160708.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,144,JVDB,130nm,CMOS,,1V2/1V5
20,SF_GF130_1V2_1V5_LOCAL_CLAMP_FULL_DVDD,2016-07-08,,GF,SV2016_019,20160708.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,144,JVDB,130nm,CMOS,,1V2/1V5
21,SF_GF130_1V2_1V5_LOCAL_CLAMP_CDM_VDD,2016-07-08,,GF,SV2016_019,20160708.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,144,JVDB,130nm,CMOS,,1V2/1V5
22,SF_GF130_1V2_1V5_LOCAL_CLAMP_CDM_DVDD,2016-07-08,,GF,SV2016_019,20160708.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,144,JVDB,130nm,CMOS,,1V2/1V5
23,SF_GF130_POWER_BREAKER_DVDD_VDD,2016-07-08,,GF,SV2016_019,20160708.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,144,JVDB,130nm,CMOS,,
24,SF_GF130_POWER_BREAKER_FULL,2016-07-08,,GF,SV2016_019,20160708.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,144,JVDB,130nm,CMOS,,
25,SF_GF130_POWER_BREAKER_VDD,2016-07-08,,GF,SV2016_019,20160708.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_GF_130CMRF8SF_ESD,,,,,,,,,,144,JVDB,130nm,CMOS,,
26,SF_33_LC_2V5_ESDONSCR_ISO_2kV,2016-06-30,,TSMC,SV2016_020,20160630.0,Hilight,patrick.richard@hilight-semi.com ,SOFICS_TSMC_N28HPC+_ESD_2V5,SST_clamp_20160630.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3l,tn28clsp081,1.0_2p1,132,WV,28nm,CMOS,HPC+,2V5
27,SF_33_LC_2V5_ESDONSCR_ISO_2kV,2016-07-13,,TSMC,SV2016_020,20160713.0,Hilight,patrick.richard@hilight-semi.com,SOFICS_TSMC_N28HPC+_ESD_2V5,to_Hilight_20160713.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3l,tn28clsp081,1.0_2p1,132,WV,28nm,CMOS,HPC+,2V5
28,SF_33_LC_2V5_ESDONSCR_ISO_2kV_30u,2016-07-13,,TSMC,SV2016_020,20160713.0,Hilight,patrick.richard@hilight-semi.com,SOFICS_TSMC_N28HPC+_ESD_2V5,to_Hilight_20160713.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3l,tn28clsp081,1.0_2p1,132,WV,28nm,CMOS,HPC+,2V5
29,SF_33_LC_2V5_ESDONSCR_ISO_2kV_30u,2016-10-27,,TSMC,SV2016_020,20161027.0,Hilight,patrick.richard@hilight-semi.com,SOFICS_TSMC_N28HPC+_ESD_2V5,20161027_clamp_SST.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3l,tn28clsp081,1.0_2p1,132,WV,28nm,CMOS,HPC+,2V5
30,SFX_PSUB,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
31,SFX_GIPP,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
32,SFX_VBAT,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
33,SFX_VBAT_S,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
34,SFX_VCP,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
35,SFX_15V_BJT_substrateClamp,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_26082016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
36,SFX_TBA_ESD_primary,2016-11-02,,TSMC,SV2016_021,20161102.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_02112016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
37,SFX_TBA_ESD_secondary,2016-11-02,,TSMC,SV2016_021,20161102.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_02112016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
38,SFX_18_12_protection_4kV_55,2016-08-18,,TSMC,SV2016_022,20160818.0,Nordic,Ola.Bruset@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD,SFX_18_12_protection_4kV_55.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,"T-N55-CE-SP-001
T-N65-CE-SP-003","1.2
1.1",46,IB,55nm,CMOS,Flash,1V8
39,Sofics_0V9_Local_Clamp_HSTX_HSRX_iso,2019-01-16,,TSMC,SV2016_024,20190116.0,Analogix,,SOFICS_TSMC_N28HPC+_ESD_0V9_SV2016_024,TSMC_28nm_Analogix_ESD_cells_16_01_2019.gds,T-N28-CL-DR-002,1.8_R,T-N28-CL-DR-002-C1,1.8a,T-N28-CL-LS-002-C1,1.0_3o,"T-N28-CL-SP-079
T-N28-CR-SP-025
T-N28-CL-SP-002","1.0_2P6
1.0_2p2
1.0_2p2",147,OG,28nm ,CMOS,HPC+,0V9
40,Sofics_0V9_Powerclamp_Analog_iso,2019-01-16,,TSMC,SV2016_024,20190116.0,Analogix,,SOFICS_TSMC_N28HPC+_ESD_0V9_SV2016_024,TSMC_28nm_Analogix_ESD_cells_16_01_2019.gds,T-N28-CL-DR-002,1.8_R,T-N28-CL-DR-002-C1,1.8a,T-N28-CL-LS-002-C1,1.0_3o,"T-N28-CL-SP-079
T-N28-CR-SP-025
T-N28-CL-SP-002","1.0_2P6
1.0_2p2
1.0_2p2",147,OG,28nm ,CMOS,HPC+,0V9
41,Sofics_1V8_Powerclamp_Analog_iso,2019-01-16,,TSMC,SV2016_024,20190116.0,Analogix,,SOFICS_TSMC_N28HPC+_ESD_0V9_SV2016_024,TSMC_28nm_Analogix_ESD_cells_16_01_2019.gds,T-N28-CL-DR-002,1.8_R,T-N28-CL-DR-002-C1,1.8a,T-N28-CL-LS-002-C1,1.0_3o,"T-N28-CL-SP-079
T-N28-CR-SP-025
T-N28-CL-SP-002","1.0_2P6
1.0_2p2
1.0_2p2",147,OG,28nm ,CMOS,HPC+,1V8
42,Sofics_1V8_Local_Clamp_VX_DNW,2017-07-13,,TSMC,SV2016_024,20170713.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,TSMC_28nm_Analogix_ESD_Clamp_VX_13_07_2017.gds,T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,1V8
43,Sofics_Secondary_Protection_HSRX,2016-12-01,,TSMC,SV2016_024,20161201.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,
44,Sofics_016_LV_LC_ESDON_2kV,2017-01-25,,TSMC,SV2017_001,20170125.0,Etopus,emily.au@etopus.com,SOFICS_TSMC_N16FFC_ESD_LVIO,TSMC_16FFC_Etopus_cells_20170125.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.3
1.1",T-N16-CL-DR-032-C1,1.1a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,173,JVDB,16nm,FinFET,,
45,Sofics_016_0V9_PC_RCBDSCR,2017-01-25,,TSMC,SV2017_001,20170125.0,Etopus,emily.au@etopus.com,SOFICS_TSMC_N16FFC_ESD_0V9,TSMC_16FFC_Etopus_cells_20170125.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.3
1.1",T-N16-CL-DR-032-C1,1.1a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,173,JVDB,16nm,FinFET,,0V9
46,Sofics_016_1V1_PC_RCBDSCR,2017-01-25,,TSMC,SV2017_001,20170125.0,Etopus,emily.au@etopus.com,SOFICS_TSMC_N16FFC_ESD_1V1,TSMC_16FFC_Etopus_cells_20170125.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.3
1.1",T-N16-CL-DR-032-C1,1.1a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,173,JVDB,16nm,FinFET,,1V1
47,SF_4V_SMOS_4k,2017-02-09,,TSMC,SV2017_002,20170209.0,Advanced Bionics,Scott.Arfin@advancedbionics.com,SOFICS_TSMC_CV018LP_ESD_4V,SF_to_AB_2017_02_09.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,,,,79,WV,180nm,LDMOS,LP,18V
48,SF_DD_HV,2018-04-06,,TSMC,SV2017_002,20180405.0,Advanced Bionics,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_04_05.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,,,,79,WV,180nm,LDMOS,LP,18V
49,SF_18V_2kV_RCS2,2018-05-03,,TSMC,SV2017_002,20180503.0,Advanced Bionics,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_05_03.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,,,,79,WV,180nm,LDMOS,LP,18V
50,SF_4V_SMOS_G2_RC_NMOS,2018-05-03,,TSMC,SV2017_002,20180503.0,Advanced Bionics,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_4V_SV2017_002,SF_to_AB_2018_05_03.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,,,,79,WV,180nm,LDMOS,LP,4V
51,SF_18V_SMOS_OP1,2018-05-30,,TSMC,SV2017_002,20180530.0,Advanced Bionics,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_05_30.gds,T-018-LO-DR-001,2.15,T-018-LO-DR-001-C1,2.15a,T-018-CV-SP-018-C1,,,,79,WV,180nm,LDMOS,LP,18V
52,SF_18V_SMOS_OP3_LC,2018-05-30,,TSMC,SV2017_002,20180530.0,Advanced Bionics,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_05_30.gds,T-018-LO-DR-001,2.15,T-018-LO-DR-001-C1,2.15a,T-018-CV-SP-018-C1,,,,79,WV,180nm,LDMOS,LP,18V
53,SF_18V_SMOS_OP3_PC,2018-05-30,,TSMC,SV2017_002,20180530.0,Advanced Bionics,"Patel, Gaurang <Gaurang.Patel@advancedbionics.com>",SOFICS_TSMC_CV018LP_ESD_18V_SV2017_002,SF_to_AB_2018_05_30.gds,T-018-LO-DR-001,2.15,T-018-LO-DR-001-C1,2.15a,T-018-CV-SP-018-C1,,,,79,WV,180nm,LDMOS,LP,18V
54,SOFICS_TSMC180_GII_1V8_DTSCR,2017-02-14,,TSMC,SV2017_003,20170214.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_5V,SOFICS_EM_TSMC180_LV_clamps.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,151,HM,180nm,BCD,GEN III,1V8
55,SOFICS_TSMC180_GII_5V_SCRMOS,2017-02-14,,TSMC,SV2017_003,20170214.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_5V,SOFICS_EM_TSMC180_LV_clamps.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,151,HM,180nm,BCD,GEN III,5V
56,SOFICS_TSMC180_GII_1V8_DTSCR,2017-02-22,,TSMC,SV2017_003,20170222.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,151,HM,180nm,BCD,GEN III,1V8
57,SOFICS_TSMC180_GII_24V_ZT_HHISCR_RCS_2kV,2017-02-22,,TSMC,SV2017_003,20170222.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,151,HM,180nm,BCD,GEN III,24V
58,SOFICS_TSMC180_GII_24V_ZT_HHISCR_RCS_6kV,2017-02-22,,TSMC,SV2017_003,20170222.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,151,HM,180nm,BCD,GEN III,24V
59,SOFICS_TSMC180_GII_24V_ZT_HHISCR_RCS_6kV,2017-02-24,,TSMC,SV2017_003,20170224.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_240217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,151,HM,180nm,BCD,GEN III,24V
60,pdio_esd_ga_nbl_20_v2_3t_9f_w80_2kV_lowCAP,2017-03-23,,TSMC,SV2017_003,20170323.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,151,HM,180nm,BCD,GEN III,
61,pdio_esd_ga_nbl_20_v2_3t_18f_W120_6kV_lowCAP,2017-03-23,,TSMC,SV2017_003,20170323.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,151,HM,180nm,BCD,GEN III,
62,pdio_esd_ga_nbl_20_v2_3t_12f_w60_2kV_lowCAP,2017-03-24,,TSMC,SV2017_003,20170324.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_240217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,151,HM,180nm,BCD,GEN III,
63,pdio_esd_ga_nbl_20_v2_3t_9f_w80_2kV_nolowCAP,2017-03-29,,TSMC,SV2017_003,20170329.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,151,HM,180nm,BCD,GEN III,
64,pdio_esd_ga_nbl_20_v2_3t_18f_W120_6kV_nolowCAP,2017-03-29,,TSMC,SV2017_003,20170329.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,151,HM,180nm,BCD,GEN III,
65,pdio_esd_ga_nbl_20_v2_3t_9f_w80_2kV_lowCAP,2017-03-29,,TSMC,SV2017_003,20170329.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_240217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,151,HM,180nm,BCD,GEN III,
66,pdio_esd_ga_nbl_24_v2_3t_9f_w80_2kV,2017-03-30,,TSMC,SV2017_003,20170330.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,151,HM,180nm,BCD,GEN III,
67,pdio_esd_ga_nbl_24_v2_3t_12f_w60_2kV,2017-03-30,,TSMC,SV2017_003,20170330.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_220217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,151,HM,180nm,BCD,GEN III,
68,pdio_esd_ga_nbl_24_v2_3t_17f_w120_6kV,2017-03-30,,TSMC,SV2017_003,20170330.0,EM microelectronics,CaoThong.Tu@emmicroelectronic.com,SOFICS_TSMC_N180BCD2_ESD_24V,SOFICS_EM_TSMC180_240217.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.8a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.6,151,HM,180nm,BCD,GEN III,
69,SF_GF90_LOWCAP_ESD_200VHBM_10fF,2017-02-23,,GF,SV2017_004,20170223.0,Intel,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,150,IB,90nm,,,
70,SF_GF90_LOWCAP_4F_ESD_500VHBM_50fF,2017-02-23,,GF,SV2017_004,20170223.0,Intel,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,150,IB,90nm,,,
71,SF_GF90_DUALDIODE_8F_ESD_2kVHBM,2017-02-23,,GF,SV2017_004,20170223.0,Intel,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,150,IB,90nm,,,
72,SF_GF90_FULL_LOCAL_DTSCR_ESD_2kVHBM,2017-02-23,,GF,SV2017_004,20170223.0,Intel,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,150,IB,90nm,,,
73,SF_GF90_LOCAL_RCSCR_3V3_2KVHBM,2017-02-23,,GF,SV2017_004,20170223.0,Intel,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,150,IB,90nm,,,
74,SF_GF90_PC_RCSCR_3V3_2KVHBM,2017-02-23,,GF,SV2017_004,20170223.0,Intel,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,150,IB,90nm,,,
75,SF_GF90_B2BDIODES_ESD_2kVHBM,2017-02-23,,GF,SV2017_004,20170223.0,Intel,deepakx.pancholi@intel.com,SOFICS_GF_9HPBICMOS_ESD,Sofics_INTEL_GF90BiCMOS_ESD_Cells_2017FEB23.gds,,,,,,,,,150,IB,90nm,,,
76,SFX_12_MRX_RF_IN_protection_DIODES,2017-03-07,,TSMC,"v0.1 
(should be SV2017_005)",0.0,Nordic,"Hergot, Christian <Christian.Hergot@nordicsemi.no>",SOFICS_TSMC_55Flash_ESD_1V2end,SFX_12_MRX_RF_IN_protection.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,46,IB,55nm,CMOS,Flash,1V2
77,SFX_12_MRX_RF_IN_protection_DTSCR,2017-03-07,,TSMC,"v0.1
(should be SV2017_005)",0.0,Nordic,"Hergot, Christian <Christian.Hergot@nordicsemi.no>",SOFICS_TSMC_55Flash_ESD_1V2end,SFX_12_MRX_RF_IN_protection.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,46,IB,55nm,CMOS,Flash,1V2
78,Sofics_TSMC180_GII_HV_Dual_diode,2017-03-16,,TSMC,SV2017_006,20170316.0,Hiji (HHT),Yusuke Fukuda[HHT] <yusuke.fukuda@hht.co.jp>,SOFICS_TSMC_N180BCD2_ESD_HV,Sofics_TEG.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a, T-018-CV-SP-018-C1,1.6b, T-018-CV-SP-018,1.6,154,JVDB,180nm,BCD,GEN III,
79,Sofics_TSMC180_GII_HV_Dual_diode_SUB,2017-03-16,,TSMC,SV2017_006,20170316.0,Hiji (HHT),Yusuke Fukuda[HHT] <yusuke.fukuda@hht.co.jp>,SOFICS_TSMC_N180BCD2_ESD_HV,Sofics_TEG.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a, T-018-CV-SP-018-C1,1.6b, T-018-CV-SP-018,1.6,154,JVDB,180nm,BCD,GEN III,
80,Sofics_TSMC180_GII_T45_H20_2kV,2017-03-16,,TSMC,SV2017_006,20170316.0,Hiji (HHT),Yusuke Fukuda[HHT] <yusuke.fukuda@hht.co.jp>,SOFICS_TSMC_N180BCD2_ESD_45V,Sofics_TEG.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a, T-018-CV-SP-018-C1,1.6b, T-018-CV-SP-018,1.6,154,JVDB,180nm,BCD,GEN III,
81,Sofics_TSMC180_GII_T55_H20_2kV,2017-03-16,,TSMC,SV2017_006,20170316.0,Hiji (HHT),Yusuke Fukuda[HHT] <yusuke.fukuda@hht.co.jp>,SOFICS_TSMC_N180BCD2_ESD_55V,Sofics_TEG.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a, T-018-CV-SP-018-C1,1.6b, T-018-CV-SP-018,1.6,154,JVDB,180nm,BCD,GEN III,
82,BSCR36_IEC_ESD_SOFICS_RCS6_26f_SCR_6f,2017-03-28,,TSMC,SV2017_007,20170328.0,ADI,,SOFICS_TSMC_180nm_ESD_60V,BSCR36_IEC_ESD_SOFICS_updatesMAR17.gds,n/a,n/a,n/a,n/a,n/a,n/a,n/a,n/a,63,KD,180nm,BCD,GEN I,
83,BSCR36_IEC_ESD_SOFICS_RCS6_26f,2017-03-28,,TSMC,SV2017_007,20170328.0,ADI,"Casey, David' <David.Casey@analog.com>; 'White, Liam' <Liam.White@analog.com>; 'Finnan, Mark' <Mark.Finnan@analog.com>; 'Parthasarathy, Srivatsan' <Srivatsan.Parthasarathy@analog.com>; 'Zhou, Paul' <Paul.Zhou@analog.com>; 'Zhao, James' <James.Zhao@analog.com>; 'Clarke, Dave' <Dave.Clarke@analog.com>; 'Greaney, Sean' <Sean.Greaney@analog.com>; 'Hajjar, Jean-Jacques' <Jean-Jacques.Hajjar@analog.com>; 'Benjamin Van Camp' <bvancamp@sofics.com>; 'Moane, Brian' <Brian.Moane@analog.com>",SOFICS_TSMC_180nm_ESD_60V,BSCR36_IEC_ESD_SOFICS_updatesMAR17.gds,n/a,n/a,n/a,n/a,n/a,n/a,n/a,n/a,63,KD,180nm,BCD,GEN I,
84,Sofics_PC_RCBDSCR_W10_H,2017-06-21,,TSMC,SV2017_008,20170621.0,Graphcore,Phil Horsfield <Phil.Horsfield@graphcore.ai>,SOFICS_TSMC_N16FFP_ESD_0V8,TSMC_16FFP_Graphcore_cells_20170621.gds,T-N16-CL-DR-002,1.3,T-N16-CL-DR-002-C1,1.3a,T-N16-CL-LS-004-C1,1.0_1e,T-N16-CL-SP-010,1d0_2p2,157,OM,16nm,FinFETs,,
85,PLVDDH_ESD_1,2017-06-20,,HHGrace,SV2017_009,20170620.0,HHGrace,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,,131,WV,110nm,CMOS,ULL,
86,PLVSSH_ESD_1,2017-06-20,,HHGrace,SV2017_009,20170620.0,HHGrace,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,,131,WV,110nm,CMOS,ULL,
87,PLVDDH_ESD_2,2017-06-20,,HHGrace,SV2017_009,20170620.0,HHGrace,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,,131,WV,110nm,CMOS,ULL,
88,PLVSSH_ESD_2,2017-06-20,,HHGrace,SV2017_009,20170620.0,HHGrace,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,,131,WV,110nm,CMOS,ULL,
89,PLVDD_ESD,2017-06-20,,HHGrace,SV2017_009,20170620.0,HHGrace,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_1V5,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,,131,WV,110nm,CMOS,ULL,
90,PLBMUX_HVTIO_ESD,2017-06-20,,HHGrace,SV2017_009,20170620.0,HHGrace,Bin Lv (HHGrace DE) <Bin.Lv@hhgrace.com>,SOFICS_HHGrace_110nm_ESD_5V,Sofics_cells_HHGrace_110nm_20_06_2017.gds,DM-FS11Q7P6-TLR-1477-0061,0.61,HG_FS11Q7P6_DRC_Cal,1.5,HG_F011Q7E6_LVS_Cal,1.3,,,131,WV,110nm,CMOS,ULL,
91,Sofics_TSMC180_GII_T45_H40_2CR_min_area_Gen3_DPWonly,2017-08-18,,TSMC,SV2017_011,20170818.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,161,JVDB,180nm,BCD,GEN III,
92,Sofics_TSMC180_GII_T45_H40_2CR_min_area_Gen3_HVNWSHN,2017-08-18,,TSMC,SV2017_011,20170818.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,161,JVDB,180nm,BCD,GEN III,
93,Sofics_TSMC180_GII_T45_H40_2CR_min_area_Gen3_HVNW,2017-08-18,,TSMC,SV2017_011,20170818.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,161,JVDB,180nm,BCD,GEN III,
94,Sofics_TSMC180_GIII_SHNHVNW_T45_H20,2017-08-18,,TSMC,SV2017_011,20170818.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,161,JVDB,180nm,BCD,GEN III,
95,Sofics_TSMC180_GIII_SHNHVNW_T55_H40,2017-08-18,,TSMC,SV2017_011,20170818.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,161,JVDB,180nm,BCD,GEN III,
96,Sofics_TSMC180_GIII_SHNHVNW_T65_H40,2017-08-18,,TSMC,SV2017_011,20170818.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,161,JVDB,180nm,BCD,GEN III,
97,Sofics_TSMC180_GIII_SHNNDD_HV18_RCS_4CR_1k_8kV,2017-08-18,,TSMC,SV2017_011,20170818.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,161,JVDB,180nm,BCD,GEN III,
98,Sofics_TSMC180_GIII_NDD_HV18_RCS_4CR_1k_8kV,2017-08-18,,TSMC,SV2017_011,20170818.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD,Sofics_TSMC180_GenIII_cells.gds,T-018-CV-DR-032,1.1,T-018-CV-DR-032-C1,1.1a,nn,nn,nn,nn,161,JVDB,180nm,BCD,GEN III,
99,Sofics_016_LV_LC_ESDON_UP_ISO_100V,2017-11-22,,TSMC,SV2017_012,20171122.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,162,JVDB,16nm,FinFET,FFC,
100,Sofics_016_1V8_2V5_3V3_LC_DD_ISO_2kV,2017-11-22,,TSMC,SV2017_012,20171122.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_HV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,162,JVDB,16nm,FinFET,,
101,Sofics_016_1V8_LC_ESDON_2HD_ISO_1kV,2018-02-14,S:\3 - Technical\1 - Projects\GlobalUnichip\16nmFinFET\D2 - TDK 20180208,TSMC,SV2018_001,20180214.0,GUC,Tony Chen <tony.chen@guc-asic.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2008_001,TSMC_16FFC_GUC_cells_20180214.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,116,JVDB,16nm,finFET,,1V8
102,SFX_TSMC40ULP_ESD_ANT,2018-03-06,,TSMC,SV2018_002,20180306.0,DecaWave,Paul Grogan <paul.grogan@decawave.com>,SOFICS_TSMC_CLN40ULP_ESD_RF_SV2018_002,Sofics_TSMC40ULP_Decawave_v1.0.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,163,BS,40nm,CMOS,,
103,SFX_TSMC40ULP_ESD_ANT,2018-03-13,,TSMC,SV2018_002,20180313.0,DecaWave,Paul Grogan <paul.grogan@decawave.com>,SOFICS_TSMC_CLN40ULP_ESD_RF_SV2018_002,Sofics_TSMC40ULP_Decawave_v1.1.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,163,BS,40nm,CMOS,,
104,SFX_TSMC40ULP_ESD_ANT,2018-03-16,,TSMC,SV2018_002,20180316.0,DecaWave,Paul Grogan <paul.grogan@decawave.com>,SOFICS_TSMC_CLN40ULP_ESD_RF_SV2018_002,Sofics_TSMC40ULP_Decawave_v1.1.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,163,BS,40nm,CMOS,,
105,SFX_TSMC40ULP_ESD_ANT,2018-03-16,,TSMC,SV2018_002,20180322.0,DecaWave,Paul Grogan <paul.grogan@decawave.com>,SOFICS_TSMC_CLN40ULP_ESD_RF_SV2018_002,Sofics_TSMC40ULP_Decawave_v1.1.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,163,BS,40nm,CMOS,,
106,Sofics_TSMC180_GIII_SHN_HV18_RCS_4CR_1k_8kV_withBP,2018-04-18,,TSMC,SV2018_003,20180418.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,,161,JVDB,180nm,BCD,GEN III,
107,Sofics_TSMC180_GIII_T45_H40_2CR_DPW_GBx2_withBP,2018-04-18,,TSMC,SV2018_003,20180418.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_40_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,,161,JVDB,180nm,BCD,GEN III,
108,Sofics_TSMC180_GIII_T45_H40_2CR_DPW_noPsub_withBP,2018-04-18,,TSMC,SV2018_003,20180418.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_40_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,,161,JVDB,180nm,BCD,GEN III,
109,Sofics_TSMC180_GIII_T45_H40_2CR_HVNW_noPsub_withBP,2018-04-18,,TSMC,SV2018_003,20180418.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_40_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,,161,JVDB,180nm,BCD,GEN III,
110,Sofics_TSMC180_GIII_T45_H40_2CR_HVNW_withBP,2018-04-18,,TSMC,SV2018_003,20180418.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_40_SV2018_003,Sofics_TSMC180_GenIII_cells_20180418.gds,T-018-CV-DR-032,1.2_2,T-018-CV-DR-032-C1,1.2_2a,,,,,161,JVDB,180nm,BCD,GEN III,
111,SFX_Bi_H150,2018-05-23,,TSMC,SV2018_004,20180523.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,SFX_Bi_H150.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
112,SF_1V2_POWER_CLAMP_CORE_SUPPLY_SMALL,2018-05-25,S:\3 - Technical\1 - Projects\CERN\CPA167 - Consulting TSMC 65nm\1 - Deliverables,TSMC,SV2018_005,20180525.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N65LP_ESD_1V2,,T-N65-CL-DR-001,2.0,T-N65-CL-DR-001-C1,2.0b,T-N65-CL-LS-001-C1,1.5a,T-N65-CM-SP-007,1.7,167,SVW,65nm,CMOS,,1V2
113,Sofics_028_1V8_LowCap_200V,2018-08-20,,TSMC,SV2018_006,20180820.0,Tektronix,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_1V8_SV2018_006,SOFICS_TSMC28_ESD_TEKTRONIX_20180820.gds,T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,168,IB,28nm,CMOS,,1V8
114,Sofics_28n_1V_LowCap_200V,2018-09-04,,TSMC,SV2018_007,20180904.0,Phoelex,amir@phoelex.com,SOFICS_TSMC_CLN28HP_ESD_1V_SV2018_007,SOFICS_TSMC28_ESD_PHOELEX_20180904.gds,T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,169,OG,28nm,CMOS,,1V
115,Sofics_TSMC180_GIII_SHN_HV18_RCS_4CR_1k_8kV_withBP,2018-09-07,,TSMC,SV2018_008,20180907.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,,161,JVDB,180nm,BCD,GEN III,
116,Sofics_TSMC180_GIII_T45_H40_2CR_DPW_GBx2_withBP,2018-09-07,,TSMC,SV2018_008,20180907.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,,161,JVDB,180nm,BCD,GEN III,
117,Sofics_TSMC180_GIII_T45_H40_2CR_DPW_noPsub_withBP,2018-09-07,,TSMC,SV2018_008,20180907.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,,161,JVDB,180nm,BCD,GEN III,
118,Sofics_TSMC180_GIII_T45_H40_2CR_HVNW_noPsub_withBP,2018-09-07,,TSMC,SV2018_008,20180907.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,,161,JVDB,180nm,BCD,GEN III,
119,Sofics_TSMC180_GIII_T45_H40_2CR_HVNW_withBP,2018-09-07,,TSMC,SV2018_008,20180907.0,IDT,Michael Laube; Jon Williamson,SOFICS_TSMC_180BCD3_ESD_18_SV2018_008,Sofics_TSMC180_GenIII_cells_20180907.gds,T-018-CV-DR-032,1.3_1,T-018-CV-DR-032-C1,1.3_1a,T-018-CV-SP-027-C1,1.3a,,,161,JVDB,180nm,BCD,GEN III,
120,SFX_Lowcap_ANT_12_DTSCR_LC_4kV_55,2018-09-24,,TSMC,SV2018_009,20181005.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_55Flash_ESD_12_SV2018_009,Sofics_TSMC_55Flash_ESD_12LOWCAPLC_20181005.gds,"T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,46,IB,55nm,CMOS,Flash,1V2
121,SF_1V8_LC_ESDON_HD,2018-10-30,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20181030.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2018_10_30.gds,T-018-CV-DR-007,1.1,T-018-CV-DR-007-C1,1.1a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,1V8
122,SF_1V8_PC_RCBDSCR_13,2018-10-30,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20181030.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2018_10_30.gds,T-018-CV-DR-007,1.1,T-018-CV-DR-007-C1,1.1a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,1V8
123,SF_18V_LC,2018-10-30,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20181030.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_18V_SV2018_010,SF_to_HCL_2018_10_30.gds,T-018-CV-DR-007,1.1,T-018-CV-DR-007-C1,1.1a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
124,SF_18V_PC,2018-10-30,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20181030.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_18V_SV2018_010,SF_to_HCL_2018_10_30.gds,T-018-CV-DR-007,1.1,T-018-CV-DR-007-C1,1.1a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
125,SF_18V_LC,2018-11-05,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20181105.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2018_11_05.gds,T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
126,SF_18V_PC,2018-11-05,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20181105.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2018_11_05.gds,T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
127,SF_18V_LC_v3,2019-07-29,,TSMC,SV2018_010,20190729.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,SF_to_HCL_2019_07_29.gds,T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
128,Sofics_1Vneg_ESDprot_buscell,2019-01-09,,TSMC,SV2019_001,20190109.0,AMS,,SOFICS_TSMC_CLN40ULP_ESD_1V_SV2019_001,Sofics_1Vneg_ESDprot_buscell.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,174,HM,,,,
129,LC_1OUT_8kV_W200,2023-06-04,,TSMC,SV2019_002,20190607.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,Cell_Delivery_30_01_2019,T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,
130,LC_OUT_4kV_W100,2023-08-23,,TSMC,SV2019_002,20190607.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,IO_RING_XS_Sofics.gds,T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,
131,Sofics_075_090_V_RCBDSCR_HV_ISO,2019-03-12,,TSMC,SV2019_003,20190312.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V75/0V9
132,Sofics_090_V_LC_ESDON_ISO_1KV_HVT,2019-03-12,,TSMC,SV2019_003,20190312.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V9
133,Sofics_090_V_LC_ESDON_ISO_1KV,2019-03-12,,TSMC,SV2019_003,20190312.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V9
134,Sofics_090_V_LC_ESDON_ISO_15FF,2019-03-12,,TSMC,SV2019_003,20190312.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V9
135,Sofics_180_V_RCMBDSCR_ISO,2019-09-19,,TSMC,SV2019_003,20190919.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,1V8
136,Sofics_VSS_B2B_Diode,2019-03-12,,TSMC,SV2019_003,20190312.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,SOFICS_TSMC_N7FF_ESD_LV,Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V
137,SF_33_LC_Dual_diode,2019-02-19,,TSMC,SV2019_004,20190219.0,Semtech,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190219.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,175,WV,40nm,CMOS,,3V3
138,SF_33_PC_DTSCR,2019-02-19,,TSMC,SV2019_004,20190219.0,Semtech,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190219.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,175,WV,40nm,CMOS,,3V3
139,SF_33_LC_Dual_diode,2019-02-27,,TSMC,SV2019_004,20190227.0,Semtech,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,175,WV,40nm,CMOS,,3V3
140,SF_33_PC_DTSCR,2019-02-27,,TSMC,SV2019_004,20190227.0,Semtech,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,175,WV,40nm,CMOS,,3V3
141,SF_33_LC_RCSCR,2019-02-27,,TSMC,SV2019_004,20190227.0,Semtech,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,175,WV,40nm,CMOS,,3V3
142,SF_10_PC_RCBDSCR,2019-02-27,,TSMC,SV2019_004,20190227.0,Semtech,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_1V0_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,175,WV,40nm,CMOS,,1V
143,SF_antipar_diodes,2019-02-27,,TSMC,SV2019_004,20190227.0,Semtech,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_1V0_SV2019_004,SF_to_Semtech_20190227.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,175,WV,40nm,CMOS,,0V
144,SF_33_sec_DD,2019-03-06,,TSMC,SV2019_004,20190306.0,Semtech,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190306.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,175,WV,40nm,CMOS,,3V3
145,SF_33_sec_DTSCR,2019-03-06,,TSMC,SV2019_004,20190306.0,Semtech,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190306.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,175,WV,40nm,CMOS,,3V3
146,SF_33_LC_DTSCR_RF,2019-03-06,,TSMC,SV2019_004,20190306.0,Semtech,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190306.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,175,WV,40nm,CMOS,,3V3
147,SF_33_LC_Dual_dioe_RF_1kV,2019-03-06,,TSMC,SV2019_004,20190306.0,Semtech,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190306.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,175,WV,40nm,CMOS,,3V3
148,SF_33_LC_RCSCR_RF,2019-03-12,,TSMC,SV2019_004,20190312.0,Semtech,Chris Zelley <CZelley@semtech.com>,SOFICS_TSMC_CRN40G_ESD_3V3_SV2019_004,SF_to_Semtech_20190312.gds,T-N45-CL-DR-001,2.5,T-N45-CL-DR-001-C1,2.5a,T-N45-CL-LS-002-C1,2.0a,T-N40-CM-SP-003,2.0_2,175,WV,40nm,CMOS,,3V3
149,Katamarom,2019-03-22,,TSMC,SV2019_005,20190321.0,Sofics,Feng-Mei Yang ,SOFICS_TSMC_N7FF_ESD_TEG,TMKW72_C11.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,,,,,,
150,SFX_LC_CDM_DD,2019-07-12,,TSMC,SV2019_006,20190614.0,Avera,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,183,BS,7nm,FinFET,,1V2
151,XSR_DD_10x10,2019-07-12,,TSMC,SV2019_006,20190614.0,Avera,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,183,BS,7nm,FinFET,,1V2
152,XSR_DD_NPGR,2019-07-12,,TSMC,SV2019_006,20190619.0,Avera,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,183,BS,7nm,FinFET,,1V2
153,SFX_090_V_RCMBDSCR_HV_M1_9,2019-07-12,,TSMC,SV2019_006,20190619.0,Avera,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_0V9_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,183,BS,7nm,FinFET,,0V9
154,SFX_120_V_RCBDSCR_M1_9,2019-07-12,,TSMC,SV2019_006,20190619.0,Avera,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,183,BS,7nm,FinFET,,1V2
155,SFX_180_V_RCBDSCR_M1_9,2019-07-12,,TSMC,SV2019_006,20190619.0,Avera,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V8_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,183,BS,7nm,FinFET,,1V8
156,SFX_Analog_IO_M1_9,2019-07-12,,TSMC,SV2019_006,20190619.0,Avera,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,183,BS,7nm,FinFET,,
157,SFX_GND_anti_parallel_diode_M1_9,2019-07-12,,TSMC,SV2019_006,20190619.0,Avera,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_0V0_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,183,BS,7nm,FinFET,,0V
158,SFX_12_Powerclamp_4kV,2019-07-05,,TSMC,SV2019_007,20190705.0,Allegro Micro Systems,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_SV2019_007,SFX_12_Powerclamp_4kV.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001,185,SVW,55,CMOS,LP,1V2
159,SFX_12_Powerclamp_4kV_55,2019-07-12,,TSMC,SV2019_008,20190712.0,Allegro Micro Systems,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001,185,SVW,55,CMOS,LP,1V2
160,SFX_33_Powerclamp_4kV_55,2019-07-12,,TSMC,SV2019_008,20190712.0,Allegro Micro Systems,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001,185,SVW,55,CMOS,LP,3V3
161,SFX_33_Dualdiode_PC_4kV_55,2019-07-12,,TSMC,SV2019_008,20190712.0,Allegro Micro Systems,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001,185,SVW,55,CMOS,LP,3V3
162,SFX_50_Localclamp_DD_4kV_55,2019-07-18,,TSMC,SV2019_008,20190718.0,Allegro Micro Systems,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001,185,SVW,55,CMOS,LP,5V
163,SFX_50_Powerclamp_4kV_55,2019-07-18,,TSMC,SV2019_008,20190718.0,Allegro Micro Systems,"Allegrini, Gianluca <gallegrini@ALLEGROMICRO.com>",SOFICS_TSMC_CEN55LP_ESD_1V2_3V3_SV2019_008,Allegro_clamps_55nm.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1,1.2a,T-N55-CL-LS-001-C1,1.2n,T-N55-CE-SP-001,1.1000000000000001,185,SVW,55,CMOS,LP,5V
164,Sofics_080_V_LC_ESDON_FULL,2019-07-23,,TSMC,SV2019_009,20190723.0,GUC,Tony Chen <tony.chen@guc-asic.com>,SOFICS_TSMC_N12FFC_ESD_0V8_SV2019_009,Sofics_TSMC_N12FFC_GUC_cell_20190723.gds,T-N12-CL-DR-001,1.2,T-N12-CL-DR-001-C1,1.2a,T-N12-CL-LS-001-C1,1.0b,T-N12-CL-SP-001,1.0_2p3,116,JVDB,16nm,finFET,,0V8
165,Marsupilami,2019-08-01,,TSMC,SV2019_010,20190801.0,Sofics,Feng-Mei Yang ,SOFICS_TSMC_N5FF_ESD_TEG,TMKW98_C50.gds,T-N05-CL-DR-001,1.0_1,T-N05-CL-DR-001-C1,1.0_1a,T-N05-CL-LS-001-C1,1.0b,T-N05-CL-SP-001,1.0_2p2,RPA152,,,,,
166,SF_20V_RCS_TSMC180BCDGENIII,2019-10-09,,TSMC,SV2019_011,20191009.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_20_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,20V
167,SF_5V_DUALDIODE_PROTECTION_TSMC180BCDGENIII,2019-10-09,,TSMC,SV2019_011,20191009.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,5V
168,SF_5V_GND_PROTECTION_TSMC180BCDGENIII,2019-10-09,,TSMC,SV2019_011,20191009.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,5V
169,SF_5V_PC_RCMOS_TSMC180BCDGENIII,2019-10-09,,TSMC,SV2019_011,20191009.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,5V
170,SF_7V5_SMOS_TSMC180BCDGENIII,2019-10-09,,TSMC,SV2019_011,20191009.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_7V5_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,7V5
171,SF_20V_RCS_TSMC180BCDGENIII,2019-10-29,,TSMC,SV2019_011,20191029.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_20_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,20V
172,SF_5V_DUALDIODE_PROTECTION_TSMC180BCDGENIII,2019-10-29,,TSMC,SV2019_011,20191029.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,5V
173,SF_5V_GND_PROTECTION_TSMC180BCDGENIII,2019-10-29,,TSMC,SV2019_011,20191029.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,5V
174,SF_5V_PC_RCMOS_TSMC180BCDGENIII,2019-10-29,,TSMC,SV2019_011,20191029.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,5V
175,SF_7V5_SMOS_TSMC180BCDGENIII,2019-10-29,,TSMC,SV2019_011,20191029.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_7V5_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,7V5
176,SF_20V_RCS_TSMC180BCDGENIII,2019-11-22,,TSMC,SV2019_011,20191122.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_20_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,20V
177,SF_5V_DUALDIODE_PROTECTION_TSMC180BCDGENIII,2019-11-22,,TSMC,SV2019_011,20191122.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,5V
178,SF_5V_GND_PROTECTION_TSMC180BCDGENIII,2019-11-22,,TSMC,SV2019_011,20191122.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,5V
179,SF_5V_PC_RCMOS_TSMC180BCDGENIII,2019-11-22,,TSMC,SV2019_011,20191122.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,5V
180,SF_7V5_SMOS_TSMC180BCDGENIII,2019-11-22,,TSMC,SV2019_011,20191122.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_7V5_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,7V5
181,SF_5V_PC_RCMOS_ISO_TSMC180BCDGENIII,2019-11-22,,TSMC,SV2019_011,20191122.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,5V
182,SF_5V_GGNMOS_SECONDARY_PROTECTION_TSMC180BCDGENIII,2019-11-22,,TSMC,SV2019_011,20191122.0,Nordic,"Ruotsalainen, Tarmo <Tarmo.Ruotsalainen@nordicsemi.no>",SOFICS_TSMC_180BCD3_ESD_05_SV2019_011,SF_NordicESDcells_TSMC180BCDGENIII.gds,T-018-CV-DR-032,1.3_4,T-018-CV-DR-032-C1,1.3_4a,T-018-CV-SP-027-C1,1.3b,T-018-CV-SP-027,1_3p1,199,IB,180nm ,BCD,GEN III,5V
183,Sofics_016_0V8_PC_RCBDSCR,2020-01-16,,TSMC,SV2020_001,20200116.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V8_SV2020_001,Sofics_016_0V8_PC_RCBDSCR,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,189,WF,16nm,FinFET,,0V8
184,Sofics_016_1V8_PC_RCSCR_ISO,2020-01-16,,TSMC,SV2020_001,20200116.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2020_001,Sofics_016_1V8_PC_RCSCR_ISO,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,189,WF,16nm,FinFET,,1V8
185,Sofics_016_3V3_PC_DTSCR_4HD_3TD,2020-01-16,,TSMC,SV2020_001,20200116.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_3V3_SV2020_001,Sofics_016_3V3_PC_DTSCR_4HD_3TD,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,189,WF,16nm,FinFET,,3V3
186,Sofics_016_LV_LC_ESDON,2020-01-16,,TSMC,SV2020_001,20200116.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V8_SV2020_001,Sofics_016_LV_LC_ESDON,T-N16-CL-DR-032,1.5,T-N16-CL-DR-032-C1,1.5a,T-N16-CL-LS-007-C1,1.0d,T-N16-CL-SP-016,1.0_2P2,189,WF,16nm,FinFET,,0V8
187,Edda,2020-01-27,,TSMC,SV2020_002,20200324.0,Sofics,Feng-Mei Yang ,SOFICS_TSMC_CLN22ULL_ESD_18VTEG_SV2020_002,,,,,,,,,,,BS,22nm,CMOS,ULL,
188,SFX_28HPCP_TX_33_60,2020-01-27,,TSMC,SV2020_003,20200127.0,Adesto,Michael Thompson <Michael.Thompson@adestotech.com>,SOFICS_TSMC_CLN28HPCP_ESD_33V_SV2020_003 ,SFX_28HPCP_TX_33_60_v20200127.gds,T-N28-CL-DR-002,1.9,T-N28-CL-DR-002-C1,1.1_9a,T-N28-CL-LS-002-C1,1.0_3p,,,186,BS,28nm,CMOS,HPCP,3V3
189,SFX_28HPCP_TX_33_60,2020-01-27,,TSMC,SV2020_003,20200206.0,Adesto,Michael Thompson <Michael.Thompson@adestotech.com>,SOFICS_TSMC_CLN28HPCP_ESD_33V_SV2020_003 ,SFX_28HPCP_TX_33_60_v20200127.gds,T-N28-CL-DR-002,1.9,T-N28-CL-DR-002-C1,1.1_9a,T-N28-CL-LS-002-C1,1.0_3p,,,186,BS,28nm,CMOS,,3V3
190,Sofics_TSMC180_GII_T45_H40_v2,2020-02-19,,TSMC,SV2020_004,20200219.0,Renesas (ZMDi),Michael Laube <michael.laube.xh@renesas.com>,SOFICS_TSMC_N180BCD2_ESD_45V_SV2020_004,Sofics_TSMC180_GII_GB_solutions_ZMDI_20200219.gds,T-018-CV-DR-027,1.12,T-018-CV-DR-027-C1,1.12a,T-018-CV-SP-018-C1,1.6B,T-018-CV-SP-018,1.6,81,JVDB,180nm,BCD,GEN III,
191,SF_075_ESD_on_CDM_V_ISO_150fF,2020-03-20,,TSMC,SV2020_007,20200320.0,Mellanox,Konstantin Turchin <kosta@mellanox.com>,SOFICS_TSMC_N7FF_ESD_RXTX_SV2020_007,Sofics_TSMC_7FFC_Mellanox_cells.gds,,,,,,,,,193,JVDB,7nm,FinFET,FFC,0V75
192,SF_075_ESD_on_CDM_V_ISO_120fF,2020-04-07,,TSMC,SV2020_007,20200407.0,Mellanox,Konstantin Turchin <kosta@mellanox.com>,SOFICS_TSMC_N7FF_ESD_RXTX_SV2020_007,Sofics_TSMC_7FFC_Mellanox_cells_20200407.gds,,,,,,,,,193,JVDB,7nm,FinFET,FFC,0V75
193,SF_180_ESD_on_CDM_V_ISO_150fF,2020-03-20,,TSMC,SV2020_007,20200320.0,Mellanox,Konstantin Turchin <kosta@mellanox.com>,SOFICS_TSMC_N7FF_ESD_RXTX_SV2020_007,Sofics_TSMC_7FFC_Mellanox_cells.gds,,,,,,,,,193,JVDB,7nm,FinFET,FFC,1V8
194,SF_330_DTSCR_3H4T_V_ISO,2020-03-20,,TSMC,SV2020_007,20200320.0,Mellanox,Konstantin Turchin <kosta@mellanox.com>,SOFICS_TSMC_N7FF_ESD_3V3_SV2020_007,Sofics_TSMC_7FFC_Mellanox_cells.gds,,,,,,,,,193,JVDB,7nm,FinFET,FFC,3V3
195,Eddie,2020-01-27,,TSMC,SV2020_008,20200324.0,Sofics,Feng-Mei Yang ,SOFICS_TSMC_CLN22ULL_ESD_25VTEG_SV2020_008,,,,,,,,,,,BS,22nm,CMOS,ULL,
196,Sofics_TSMC28HPCP_PC_1V8_40u,2020-04-23,,TSMC,SV2020_009,20200423.0,Nuvia,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2,194,JVDB,28nm,CMOS,HPCP,1V8
197,Sofics_TSMC28HPCP_PC_1V8_noRC_40u,2020-04-23,,TSMC,SV2020_009,20200423.0,Nuvia,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2,194,JVDB,28nm,CMOS,HPCP,1V8
198,Sofics_TSMC28HPCP_PC_0V9_40u,2020-04-23,,TSMC,SV2020_009,20200423.0,Nuvia,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_0V9_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2,194,JVDB,28nm,CMOS,HPCP,0V9
199,Sofics_TSMC28HPCP_LC_1V8_ESDON,2020-04-23,,TSMC,SV2020_009,20200423.0,Nuvia,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2,194,JVDB,28nm,CMOS,HPCP,1V8
200,Sofics_TSMC28HPCP_B2B_Diodes_40u,2020-04-23,,TSMC,SV2020_009,20200423.0,Nuvia,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2,194,JVDB,28nm,CMOS,HPCP,
201,Sofics_TSMC28HPCP_1V8_to_0V9_LDO_40u,2020-04-23,,TSMC,SV2020_009,20200423.0,Nuvia,Peng Zou <peng@nuviainc.com>,SOFICS_TSMC_N28HPCP_ESD_1V8_SV2020_009,Sofics_TSMC28HPCP_Nuvia.gds,T-N28-CL-DR-002,1.9_1,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CR-SP-021,1.0_2p2,194,JVDB,28nm,CMOS,HPCP,0V9/1V8
202,SFX_33_Powerclamp_2kV_55,2020-05-12,,TSMC,SV2020_010,20200512.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_3V3_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4,46,IB,55nm,CMOS,S,3V3
203,SFX_33_RCSCR_HHV_PC_2kV_55,2020-05-12,,TSMC,SV2020_010,20200512.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_3V3_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4,46,IB,55nm,CMOS,S,3V3
204,SFX_33_RCSCR_UP_12_DTSCR_DOWN_2kV,2020-05-12,,TSMC,SV2020_010,20200512.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_3V3_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4,46,IB,55nm,CMOS,S,3V3
205,SFX_50_Powerclamp_2kV_55,2020-05-12,,TSMC,SV2020_010,20200512.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_5V0_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4,46,IB,55nm,CMOS,S,5V
206,SFX_50_33_Powerprotection_2kV_55,2020-05-12,,TSMC,SV2020_010,20200512.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CEN55S_ESD_5V0_SV2020_010,Sofics_Nordic_TSMC55_2kVHBMcells.gds,T-N55-CE-DR-002,1.5,T-N55-CE-DR-002-C1 ,1.5a,T-N55-CL-LS-001-C1,1.3a,T-N55-CE-SP-008,1.4,46,IB,55nm,CMOS,S,5V
207,Sofics_FL_1V2_LowCap_ESDprot,2020-05-15,,TSMC,SV2020_011,20200515.0,AMS,Adi Xhakoni <adi.xhakoni@ams.com>,SOFICS_TSMC_CLN40ULP_ESD_1V2_SV2020_011,Sofics_AMS_ESDcells.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,174,HM,40nm,CMOS,ULP,1V2
208,Sofics_B2B_RD_2V5_ESDdiode,2020-05-15,,TSMC,SV2020_011,20200515.0,AMS,Adi Xhakoni <adi.xhakoni@ams.com>,SOFICS_TSMC_CLN40ULP_ESD_1V2_SV2020_011,Sofics_AMS_ESDcells.gds,T-N40-CL-DR-023,1.3,T-N45-CL-DR-001-C1,2.4b,T-N40-CL-LS-001-C1,v2.0_1j,T-N40-CL-SP-034,1.1_1,174,HM,40nm,CMOS,ULP,2V5
209,Sofics_B2B_diodes,2020-05-15,,TSMC,SV2020_012,20200515.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V0_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,198,WF,16nm,FinFET,,0V
210,Sofics_B2B_diodes_hor,2020-05-15,,TSMC,SV2020_012,20200515.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_0V0_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,198,WF,16nm,FinFET,,0V
211,Sofics_016_0V8_PC_RCBDSCR,2020-05-15,,TSMC,SV2020_012,20200515.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,has not been tagged,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,198,WF,16nm,FinFET,,0V8
212,Sofics_016_0V8_PC_RCBDSCR_hor,2020-05-15,,TSMC,SV2020_012,20200515.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,has not been tagged,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,198,WF,16nm,FinFET,,0V8
213,Sofics_016_LV_LC_ESDON,2020-05-15,,TSMC,SV2020_012,20200515.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,has not been tagged,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,198,WF,16nm,FinFET,,
214,Sofics_016_LV_LC_ESDON_hor,2020-05-15,,TSMC,SV2020_012,20200515.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,has not been tagged,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,198,WF,16nm,FinFET,,
215,Sofics_016_1V8_PC_RCSCR_ISO,2020-05-15,,TSMC,SV2020_012,20200515.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,198,WF,16nm,FinFET,,1V8
216,Sofics_016_1V8_PC_RCSCR_ISO_hor,2020-05-15,,TSMC,SV2020_012,20200515.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,198,WF,16nm,FinFET,,1V8
217,Sofics_016_1V8_LC_2xRCSCR_ISO_hor,2020-05-15,,TSMC,SV2020_012,20200515.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_1V8_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,198,WF,16nm,FinFET,,1V8
218,Sofics_016_3V3_PC_DTSCR_4HD_3TD,2020-05-15,,TSMC,SV2020_012,20200515.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_3V3_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,198,WF,16nm,FinFET,,3V3
219,Sofics_016_3V3_PC_DTSCR_4HD_3TD_hor,2020-05-15,,TSMC,SV2020_012,20200515.0,Micron,Evgeni Bassin (ebassin) <ebassin@micron.com>,SOFICS_TSMC_N16FFC_ESD_3V3_SV2020_012,Sofics_16FFC_Micron_150520.tar.gz - OA database,T-N16-CL-DR-032,1.6,T-N16-CL-DR-032-C1,1.6a,T-N16-CL-LS-007-C1,1.1a,T-N16-CL-SP-016,1.0_2P4,198,WF,16nm,FinFET,,3V3
220,SOFICS_TSMCN5_1V2_LC_ESDON,2020-05-28,,TSMC,SV2020_013,20200528.0,Nvidia,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V2_SV2020_013,tryout_2.gds,T-N05-CL-DR-014,0.9,T-N05-CL-DR-014-C1,0.9a,T-N05-CL-LS-001-C1,1.0c,T-N05-CL-SP-008,0.9_2p2,196,JVDB,5nm,FinFETs,,1V8
221,Saimaa,2020-06-22,,TSMC,SV2020_014,20200621.0,Sofics,Feng-Mei Yang ,SOFICS_TSMC_N130BCDPlus_ESD_TEG_SV2020_014,,T-013-CV-DR-012,1.3_2,T-013-CV-DR-012-C1,1.3_2a,T-013-CV-SP-011-C1,1.2a,T-013-CV-SP-011,1.2,,HM,,,,
222,Sofics_180_V_LC_ESDON_HV_15FF,2020-07-09,,TSMC,SV2020_015,20200708.0,Sofics,Mikael Sahrling <msahrling@ipgphotonics.com>,SOFICS_TSMC_N6_ESD_0V75_SV2020_015,Sofics_TSMC_N6_IPGphotonics_GDS_20200708.gds,T-N06-CL-DR-001,1.0_1a,T-N06-CL-DR-001-C1 ,1.0_1a,T-N06-CL-SP-001-C1,1.0a,T-N06-cl-sp-001,1.0_2p2,201,BS,6nm,FinFETS,,
223,Sofics_180_V_LC_ESDON_1HD_HV_15FF,2020-07-09,,TSMC,SV2020_015,20200708.0,Sofics,Mikael Sahrling <msahrling@ipgphotonics.com>,SOFICS_TSMC_N6_ESD_1V8_SV2020_015,Sofics_TSMC_N6_IPGphotonics_GDS_20200708.gds,T-N06-CL-DR-001,1.0_1a,T-N06-CL-DR-001-C1 ,1.0_1a,T-N06-CL-SP-001-C1,1.0a,T-N06-cl-sp-001,1.0_2p2,201,BS,6nm,FinFETS,,
224,SOFICS_12_B2B_VDD_DIODE_ISO,2020-07-27,,TSMC,SV2020_016,20200727.0,Geosemi,Kent Goodin <kgoodin@geosemi.com>,SOFICS_TSMC_N40LP_ESD_1V2_SV2020_016,SOFICS_12_B2B_VDD_DIODE_ISO.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.1
1.0",T-N45-CL-DR-001-C1,2.1a,T-N40-CL-LS-001-C1,2.0_1a,T-N40-CL-SP-058,1.5_2,66,JVDB,40nm,CMOS,LP,1V2
225,hpc1_io_dig_p1v5_scan,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,1.3p2a,T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
226,Sofics_CPA202B_LN08LPP_SerDes_IO_clamp,2020-10-31,,Samsung,SV2020_018,20201031.0,Samsung,,SOFICS_SAMSUNG_N08LPP_ESD_0V8_SV2020_018,,,,,,,,,,202b,JVDB,8nm,FinFETs,LPP,0.8V
227,Sofics_Nordic_GF22SOI_Narwal,2020-11-02,,GF,SV2020_018,20201102.0,Nordic,,,,,,,,,,,,195,OG,22nm,,,0V8 - 5V
228,Plura_topcell,2020-11-18,,TSMC,SV2020_019,20201118.0,Sofics,Sebastien Morrison <Sebastien.Morrison@imec.be>,SOFICS_TSMC_N180BCDGEN3_ESD_TEG_SV2020_019,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1,RPA161,WF,180nm,BCD,GEN III,1.2V - 45V
229,Sofics_1V2_PC_MP4,2020-12-08,,Samsung,SV2020_020,20201208.0,Samsung,,SOFICS_SAMSUNG_N04LPP_ESD_1V2_SV2020_020,,,,,,,,,,202a,BS,4nm,FinFETs,LPP,1V2
230,Sofics_1V8_PC_MP4,2020-12-13,,Samsung,SV2020_020,20201213.0,Samsung,,SOFICS_SAMSUNG_N04LPP_ESD_1V2_SV2020_020,,,,,,,,,,202a,BS,4nm,FinFETs,LPP,1V8
231,Sofics_1V2_LC_MP4,2020-12-13,,Samsung,SV2020_020,20201213.0,Samsung,,SOFICS_SAMSUNG_N04LPP_ESD_1V2_SV2020_020,,,,,,,,,,202a,BS,4nm,FinFETs,LPP,1V2
232,SF_1V2_PC_DTSCR_TSMC180BCDGen3,2020-12-14,,TSMC,SV2020_021,20201214.0,Nordic,,SOFICS_TSMC_N180BCDGEN3_ESD_1V2_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1,199,IB,180nm ,BCD,GEN III,1V2
233,SF_1V2_LC_intPC_DTSCR_TSMC180BCDGen3,2020-12-14,,TSMC,SV2020_021,20201214.0,Nordic,,SOFICS_TSMC_N180BCDGEN3_ESD_1V2_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1,199,IB,180nm ,BCD,GEN III,1V2
234,SF_1V8_PC_DTSCR_TSMC180BCDGen3,2020-12-14,,TSMC,SV2020_021,20201214.0,Nordic,,SOFICS_TSMC_N180BCDGEN3_ESD_1V8_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1,199,IB,180nm ,BCD,GEN III,1V8
235,SF_1V8_LC_intPC_DTSCR_TSMC180BCDGen3,2020-12-14,,TSMC,SV2020_021,20201214.0,Nordic,,SOFICS_TSMC_N180BCDGEN3_ESD_1V8_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1,199,IB,180nm ,BCD,GEN III,1V8
236,SF_Gate_Protection_Diodes_TSMC180BCDGen3,2020-12-14,,TSMC,SV2020_021,20201214.0,Nordic,,SOFICS_TSMC_N180BCDGEN3_ESD_1V8_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.3B,T-018-CV-SP-027,1.4P1,199,IB,180nm ,BCD,GEN III,1V8
237,44_25_clamp,2021-01-07,,TSMC,SV2020_022,20210107.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,CPA204_Rockley_Zirkel_210107.gds,T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,2V5
238,09_LC_IO,2021-03-15,,TSMC,SV2020_022,20210315.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_022,0_Rockley_Zirkel_0V8.gds,T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,0V9
239,08_PC_RCMBDSCR,2021-03-15,,TSMC,SV2020_022,20210315.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_0V8_SV2020_022,0_Rockley_Zirkel_0V8.gds,T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,0V9
240,SFX_16V_Local_Clamp_GA_no_RD,2021-04-26,,,SV2021_004,20210426.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_16V_Local_Clamp_GA_no_RD.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
241,SFX_16V_Local_Clamp_GA_RD,2021-04-26,,,SV2021_004,20210429.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
242,SFX_16V_Local_Clamp_GB_RD,2021-04-26,,,SV2021_004,20210429.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
243,SFX_16V_GA_Reverse_Diode,2021-04-26,,,SV2021_004,20210429.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
244,SFX_16V_Power_Clamp_GA_RD,2021-04-26,,,SV2021_004,20210429.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
245,SFX_16V_Power_Clamp_GB_RD,2021-04-26,,,SV2021_004,20210429.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
246,SFX_36V_Local_Clamp_GB_no_RD,2021-04-26,,,SV2021_004,20210429.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
247,SFX_36V_Local_Clamp_GB_RD,2021-04-26,,,SV2021_004,20210429.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
248,SFX_36V_GB_Reverse_Diode,2021-04-26,,,SV2021_004,20210429.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
249,SFX_36V_Power_Clamp_GB_RD,2021-04-26,,,SV2021_004,20210429.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
250,SFX_16V_Local_Clamp_GB_no_RD,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
251,SFX_16V_Local_Clamp_GA_no_RD_M3,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_16V_Local_Clamp_GA_no_RD_M3.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
252,SFX_16V_Local_Clamp_GA_RD_M3,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
253,SFX_16V_Local_Clamp_GB_no_RD_M3,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
254,SFX_16V_Local_Clamp_GB_RD_M3,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
255,SFX_16V_GA_Reverse_Diode_M3,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
256,SFX_16V_Power_Clamp_GA_RD_M3,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
257,SFX_16V_Power_Clamp_GB_RD_M3,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
258,SFX_36V_Local_Clamp_GB_no_RD_M3,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
259,SFX_36V_Local_Clamp_GB_RD_M3,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
260,SFX_36V_GB_Reverse_Diode_M3,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
261,SFX_36V_Power_Clamp_GB_RD_M3,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
262,SFX_16V_Local_Clamp_GA_no_RD_M4,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_16V_Local_Clamp_GA_no_RD_M4.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
263,SFX_16V_Local_Clamp_GA_RD_M4,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
264,SFX_16V_Local_Clamp_GB_no_RD_M4,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
265,SFX_16V_Local_Clamp_GB_RD_M4,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
266,SFX_16V_GA_Reverse_Diode_M4,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
267,SFX_16V_Power_Clamp_GA_RD_M4,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
268,SFX_16V_Power_Clamp_GB_RD_M4,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_16V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
269,SFX_36V_Local_Clamp_GB_no_RD_M4,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
270,SFX_36V_Local_Clamp_GB_RD_M4,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
271,SFX_36V_GB_Reverse_Diode_M4,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
272,SFX_36V_Power_Clamp_GB_RD_M4,2021-05-18,,,SV2021_004,20210518.0,Lumissil,Aaron Li <ali@lumissil.com>,SOFICS_TSMC_TSMC_018_HV_MS_GenIII_BCD_ESD_ESD_36V_SV2021_004,SFX_Lumissil_Delivery_20210430.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,209,SVW,,,,
273,SFX_0V55_RFPIN,2021-05-31,,,SV2021_005,20210531.0,Onio,,SOFICS_TSMC_CENULP40_ESD_0V55_SV2021_005,,,,,,,,,,211,BS,,,,
274,SFX_3v3_Powerclamp,2021-06-01,,,SV2021_005,20210531.0,Onio,,SOFICS_TSMC_CENULP40_ESD_3V3_SV2021_005,,,,,,,,,,211,BS,,,,
275,SFX_0V55_RFPIN,2021-06-01,,,SV2021_005,20210601.0,Onio,,SOFICS_TSMC_CENULP40_ESD_0V55_SV2021_005,,,,,,,,,,211,BS,,,,
276,SFX_0V55_RFPIN,2021-06-02,,,SV2021_005,20210602.0,Onio,,SOFICS_TSMC_CENULP40_ESD_0V55_SV2021_005,,,,,,,,,,211,BS,,,,
277,sfx_0v8_pc_h,2021-06-02,,,SV2021_006,20210602.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_0V8_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
278,sfx_0v8_pc_v,2021-06-02,,,SV2021_006,20210602.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_0V8_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
279,sfx_1v8_pc_h,2021-06-02,,,SV2021_006,20210602.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_1V8_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
280,sfx_1v8_pc_v,2021-06-02,,,SV2021_006,20210602.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_1V8_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
281,sfx_3v3_pc_h,2021-06-02,,,SV2021_006,20210602.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_3V3_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
282,sfx_3v3_pc_v,2021-06-02,,,SV2021_006,20210602.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_3V3_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
283,sfx_5v0_pc_h,2021-06-02,,,SV2021_006,20210602.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_5V0_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
284,sfx_5v0_pc_v,2021-06-02,,,SV2021_006,20210602.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_5V0_SV2021_006,Sofics_ESD_library_GF22NSOI_rev110.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
285,RCSCR_H_LDNFET5P0_30ns_RED_RON_VERT,2021-06-09,,,SV2021_006,20210609.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_0V8_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
286,RCSCR_H_2HD_DNWLL_LDNFET6P5_30ns_VERT,2021-06-09,,,SV2021_006,20210609.0,Nordic,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_0V8_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
287,RCSCR_DNWLL_4HD_SOIP_LDNFET6P5_30ns_VERT,2021-06-09,,,SV2021_006,20210609.0,Nordic,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_1V8_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
288,SMOS_JSCR_SCR_LDNFET6P5_VERT,2021-06-09,,,SV2021_006,20210609.0,Nordic,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_1V8_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
289,RCSCR_H_LDNFET5P0_30ns_RED_RON_HOR,2021-06-09,,,SV2021_006,20210609.0,Nordic,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_3V3_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
290,RCSCR_H_2HD_DNWLL_LDNFET6P5_30ns_HOR,2021-06-09,,,SV2021_006,20210609.0,Nordic,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_3V3_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
291,RCSCR_DNWLL_4HD_SOIP_LDNFET6P5_30ns_HOR,2021-06-09,,,SV2021_006,20210609.0,Nordic,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_5V0_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
292,SMOS_JSCR_SCR_LDNFET6P5_HOR,2021-06-09,,,SV2021_006,20210609.0,Nordic,,SOFICS_GlobalFoundries_cmos22fdsoi_ESD_5V0_SV2021_006,Sofics_ESD_library_GF22NSOI_v20210609_rev122.gds,22FDX-EXT_Rev1.0_1.0,V1.0_1.0,cmos22fdsoi.drc.cal,V1.0_1.0,cmos22fdsoi.lvs.cal,V1.0_1.0,,,195,IB,,,,
293,SFX_3v3_Powerclamp,2021-06-07,,,SV2021_005,20210607.0,Onio,,SOFICS_TSMC_CENULP40_ESD_0V55_SV2021_005,,,,,,,,,,211,BS,,,,
294,SFX_0V55_RFPIN,2021-06-07,,,SV2021_005,20210607.0,Onio,,SOFICS_TSMC_CENULP40_ESD_3V3_SV2021_005,,,,,,,,,,211,BS,,,,
295,SFX_3v3_Powerclamp,2021-06-09,,,SV2021_005,20210609.0,Onio,,SOFICS_TSMC_CENULP40_ESD_3V3_SV2021_005,,,,,,,,,,211,BS,,,,
296,SFX_0V55_RFPIN,2021-06-07,,,SV2021_005,20210614.0,Onio,,SOFICS_TSMC_CENULP40_ESD_0V5_SV2021_005,,,,,,,,,,211,BS,,,,
297,SFX_12_Powerclamp_2kV_55,2021-06-28,,,SV2021_009,20210625.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
298,SFX_12_DTSCR_HHV_2kV,2021-06-28,,,SV2021_009,20210625.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
299,SFX_60_Localclamp_DD,2021-06-28,,,SV2021_009,20210625.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
300,SFX_VSS_B2B_iso,2021-06-28,,,SV2021_009,20210625.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
301,SFX_12_Powerclamp_2kV_55,2021-07-27,,,SV2021_009,20210727.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
302,SFX_12_DTSCR_HHV_2kV,2021-07-27,,,SV2021_009,20210727.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
303,SFX_33_Powerclamp_2kV_55,2021-07-27,,,SV2021_009,20210727.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
304,SFX_33_RCSCR_HHV_PC_2kV_55,2021-07-27,,,SV2021_009,20210727.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
305,SFX_33_RCSCR_HHV_PC_2kV_open_drain,2021-07-27,,,SV2021_009,20210727.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
306,SFX_60_Powerclamp_2kV_55,2021-07-27,,,SV2021_009,20210727.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
307,SFX_60_Localclamp_DD,2021-07-27,,,SV2021_009,20210727.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
308,SFX_VSS_B2B_iso,2021-07-27,,,SV2021_009,20210727.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
309,SFX_VSS_RD_iso,2021-07-27,,,SV2021_009,20210727.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_1V2_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
310,33P_DTSCR_3HD_3TD,2021-09-09,,TSMC,SV2020_022,20210909.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_3V2_SV2020_022,CPA204_esd_cells_210910.zip,T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,3V2
311,SF_LC_5V5,2021-09-30,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Hisense\Delivery\20210930\Datasheet_SF_LC_5V5_TSMC_CRN22ULP_v1.1.pdf,TSMC,SV2021_011,20210930.0,Hisense,() <mabo2@hisense.com> ,SOFICS_TSMC_CRN22ULP_ESD_5V5_SV2021_011,<oa-lib delivery>,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.4a,T-N22-CL-LS-001-C1,1.0c,T-N22-CR-SP-001,1.0_2p3,221,EF,22nm,CMOS,ULP,1V8
312,SF_SMOS_0N1P_LV_Nordic_positron,2021-12-02,,TSMC,SV2020_021,210211201.0,Nordic,,SOFICS_TSMC_N180BCDGEN3_ESD_7V5_SV2020_021,,,,,,,,,,199,EF,180nm,BCD,GenIII,7v5
313,Sofics_SBNMOS_GL7_R14k_BG_int_PC,2023-06-30,,GF,SV2021_012,20230630.0,Nordic,Christian.Hergot@nordicsemi.no,,oadb: cpa159b_esd_cells_vbias_230630,,,,,,,,,159b,OG,130nm,RFSOI,,2V
314,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,2023-06-30,,GF,SV2021_012,20230630.0,Nordic,Christian.Hergot@nordicsemi.no,,oadb: cpa159b_esd_cells_vbias_230630,,,,,,,,,159b,OG,130nm,RFSOI,,2V
315,SFX_16V_Power_Clamp_GA_RD,2021-06-14,S:\3 - Technical\1 - Projects\Nordic\5 - TSMC 18 BCD\Boson\Delivery\SF_20V_PC_RCS_NMOS_RD_TSMC180BCDGen3.pdf,TSMC,SV2021_007,20210614.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_180BCDGEN3_ESD_20V_SV2021_007,SF_Nordic_Boson_TSMC180BCDGen3_20210614_rev43.gds,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,199,IB,180nm,BCD,GenIII,20V
316,SF_5V_2kV,2022-02-04,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,SV2021_013,20220402.0,Atlazo,,SOFICS_TSMC_CLN22ULL_ESD_5V_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",224,WV,22nm,CMOS,ULL,5V
317,Sofics_JSCR_NMOS_overlap_PC_2kV,2022-03-16,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\4 - GF 130 SOI\6 - Falcon project\3 - Datasheet,GF,SV2021_014,20220316.0,Nordic,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,159c,OG,130nm,RFSOI,,3V6
318,Sofics_JSCR_NMOS_overlap_PC_4kV,2022-03-16,,GF,SV2021_014,20220316.0,Nordic,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,159c,OG,130nm,RFSOI,,3V6
319,Sofics_io_clamp_dualdiode_2kV,2022-03-16,,GF,SV2021_014,20220316.0,Nordic,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,159c,OG,130nm,RFSOI,,3V6
320,Sofics_ana_io_clamp_2kV,2022-03-16,,GF,SV2021_014,20220316.0,Nordic,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,159c,OG,130nm,RFSOI,,3V6
321,Sofics_p1v_n1v_bidir_io_clamp_2kV,2022-03-16,,GF,SV2021_014,20220316.0,Nordic,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,159c,OG,130nm,RFSOI,,1V
322,Sofics_p2v5_n2v5_bidir_io_clamp_2kV,2022-03-16,,GF,SV2021_014,20220316.0,Nordic,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,159c,OG,130nm,RFSOI,,2V5
323,Sofics_b2b_diodes_2kV,2022-03-16,,GF,SV2021_014,20220316.0,Nordic,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,159c,OG,130nm,RFSOI,,3V6
324,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,2022-03-16,,GF,SV2021_014,20220316.0,Nordic,,,oalib delivery (svn project : CPA159c_Nordic_GF130SOI_Falcon_ESD),,,,,,,,,159c,OG,130nm,RFSOI,,2V
325,SFX_12_LC_BDSCR,2022-04-26,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Magics\CPA228 - TSMC65LP\3 - Deliveries\20220502 - all\Datasheet_Sofics_TSMC65LP_1V2_LC_BDSCR.pdf,TSMC,SV2022_001,20220426.0,Magics,jelle.vanrethy@magics.tech,SOFICS_TSMC_CRN65LP_ESD_1V2_SV2022_001,oalib delivery (svn project : CPA228),"T-N65-CL-DR-001
T-N55-CL-DR-006
T-N65-CM-DR-012","2.6_1
1.1
2.1",T-N65-CL-DR-001-C1,2.6_1A,T-N65-CL-LS-001-C1,1.6A,T-N65-CM-SP-007,1.7,228,JVDB,65nm,CMOS,LP,1.2V
326,SFX_33_LC_DTSCR,2022-04-26,\\10.31.13.22\SharedDocs\3 - Technical\1 - Projects\Magics\CPA228 - TSMC65LP\3 - Deliveries\20220502 - all\Datasheet_Sofics_TSMC65LP_3V3_LC_DTSCR.pdf,TSMC,SV2022_001,20220426.0,Magics,jelle.vanrethy@magics.tech,SOFICS_TSMC_CRN65LP_ESD_3V3_SV2022_001,oalib delivery (svn project : CPA228),"T-N65-CL-DR-001
T-N55-CL-DR-006
T-N65-CM-DR-012","2.6_1
1.1
2.1",T-N65-CL-DR-001-C1,2.6_1A,T-N65-CL-LS-001-C1,1.6A,T-N65-CM-SP-007,1.7,228,JVDB,65nm,CMOS,LP,3.3V
327,SF_SMOS_0N1P_LV_Nordic_positron_revised,2022-05-09,S:\3 - Technical\1 - Projects\Nordic\D - Deliveries\20220506_revised_version_of_20220225,TSMC,SV2020_021,20220504.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_N180BCDGEN3_ESD_7V5_SV2020_021,,T-018-CV-DR-032,1.3_6,T-018-CV-DR-032-C1,1.3_6A,T-018-CV-SP-027-C1,1.4p2a,T-018-CV-SP-027,1.4P3,199,EF,180nm,BCD,GenIII,7v5
328,SFX_08_LNA,2022-08-02,,TSMC,SV2022_006,20220802.0,Runxin,,,,,,,,,,,,237,BS,22nm,CMOS,,0.8V
329,SOFICS_LIN_CLAMP_BD_2xRCS_bidir_220513,2022-05-17,,Key Foundry,SV2022_002,20220517.0,Triad Semiconductor,stucker@triadsemi.com,,,HP18E80-D,4,,,,,,,218,SVW,180nm,BCD,,40V
330,SFX_V_AON_SHORT,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,SV2022_005,20220729.0,Untether AI,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_0v75_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A,236,WF,7nm,FinFET,N7FF18,0v75
331,SFX_120_V_RCBDSCR,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,SV2022_005,20220729.0,Untether AI,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_1v05_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A,236,WF,7nm,FinFET,N7FF18,1v05
332,SFX_V_ESDON,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,SV2022_005,20220729.0,Untether AI,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_0v75_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A,236,WF,7nm,FinFET,N7FF18,0v75
333,SFX_V_ESDON_CDM,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,SV2022_005,20220729.0,Untether AI,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_1v05_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A,236,WF,7nm,FinFET,N7FF18,1v05
334,SFX_V_DD,2022-07-29,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Untether\CPA236 - Untether 7nm\3_deliveries\220729_esdlib_SSD\2022-07-29-SSD - Untether 7nm.docx,TSMC,SV2022_005,20220729.0,Untether AI,Kevin Chung <kevin@untether.ai>,SOFICS_TSMC_CLN07_FF_ESD_1v05_SV2022_05,oalib delivery (datavault svn project: CPA236_UNTETHER_TSMC_7FF),T-N07-CL-DR-001,1.3_3,T-N07-CL-DR-001-C1,1.3_3A,T-N07-CL-LS-001-C1,1.2A,T-N07-CL-SP-001-W1,1.2_2P2A,236,WF,7nm,FinFET,N7FF18,1v05
335,SF_12V20V_ESDclamp,2022-06-16,\\ocean\shareddocs\3 - Technical\1 - Projects\Transepic\Delivery\20220616_gds_delivery\delivery\SF_12V20V_ESDclamp_datasheet-v10-20220616_130027.pdf,TowerJaz,SV2022_003,20220615.0,Transepic,,,,,,,,,,,,233,KD,180nm,BCD,TS18PM,20V
336,SF_stack60V_ESDclamp,2022-06-16,\\ocean\shareddocs\3 - Technical\1 - Projects\Transepic\Delivery\20220616_gds_delivery\delivery\SF_stack60V_ESDclamp_datasheet-v9-20220616_130110.pdf,TowerJaz,SV2022_003,20220615.0,Transepic,,,,,,,,,,,,233,KD,180nm,BCD,TS18PM,60V
337,120_H_ESD-on_0HD_1kv_0_rough_layout,2022-07-28,,TSMC,SV2022_004,20220728.0,Celestial,,,,S00-V1.06.0,S00-V1.06.0,S00-V1.0.6.0,S00-V1.0.6.0, S00-V1.0.6., S00-V1.0.6.,,,229cpa,EF,5nm,FinFET,CLN05_FF,1v8
338,ZZ_075_H_IH_SG_RG_aonSCR_0HD_0TD_DNW,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,0v75
339,ZZ_075_H_IH_SG_RG_aonSCR_0HD_1TD_DNW,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,0v75
340,ZZ_075_H_IH_SG_RG_RCMBDSCR_EG_NFETESD_0HD_1TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,0v75
341,ZZ_075_H_IH_SG_RG_RCMBDSCR_EG_NFETESD_0HD_1TD_DNW,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,0v75
342,ZZ_075_H_IH_SG_RG_RCMBDSCR_SG_NFETESD_0HD_1TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,0v75
343,ZZ_075_V_IV_SG_RG_aonSCR_0HD_0TD_DNW,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,0v75
344,ZZ_075_V_IV_SG_RG_aonSCR_0HD_1TD_DNW,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,0v75
345,ZZ_075_V_IV_SG_RG_RCMBDSCR_EG_NFETESD_0HD_1TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,0v75
346,ZZ_075_V_IV_SG_RG_RCMBDSCR_EG_NFETESD_0HD_1TD_DNW,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_0V75_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,0v75
347,ZZ_120_H_IH_DualDiode,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
348,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
349,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_DNW2,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
350,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_DNW,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
351,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_MOSx2,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
352,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_MOSx3,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
353,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
354,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD_DNW2,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
355,ZZ_120_H_IH_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD_DNW,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
356,ZZ_120_H_IH_ESDon_0HD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
357,ZZ_120_H_IH_SG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
358,ZZ_120_H_IH_SG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
359,ZZ_120_V_IH_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
360,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
361,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_DNW,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
362,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_MOSx2,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
363,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD_MOSx3,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
364,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
365,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD_DNW2,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
366,ZZ_120_V_IV_EG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD_DNW,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
367,ZZ_120_V_IV_SG_RG_RCMBDSCR_EG_NFETESD_0HD_2TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
368,ZZ_120_V_IV_SG_RG_RCMBDSCR_EG_NFETESD_1HD_1TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V2_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v2
369,ZZ_180_H_IH_ESDon_0HD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
370,ZZ_180_H_IH_RCMBDSCR_INT_1HD_3TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
371,ZZ_180_H_IH_RCMBDSCR_INT_1HD_3TD_WMOSx2,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
372,ZZ_180_H_IH_RCMBDSCR_INT_1HD_3TD_WMOSx2_no_RD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
373,ZZ_180_H_IH_RCMBDSCR_INT_1HD_3TD_WMOSx2_NW_RD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
374,ZZ_180_V_IV_DualDiode,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
375,ZZ_180_V_IV_ESDon_0HD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
376,ZZ_180_V_IV_ESDon_1HD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
377,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
378,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD_WMOSx2,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
379,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD_WMOSx2_DNW,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
380,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD_WMOSx2_no_RD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
381,ZZ_180_V_IV_RCMBDSCR_INT_1HD_3TD_WMOSx2_NW_RD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,1v8
382,ZZ_330_H_IH_DTSCR_3HD_3TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
383,ZZ_330_H_IH_DualDiode,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
384,ZZ_330_H_IH_DualDiode_Nwdio,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
385,ZZ_330_H_IH_ESDon_0HD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
386,ZZ_330_H_IH_ESDon_2HD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
387,ZZ_330_V_IV_DTSCR_3HD_3TD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
388,ZZ_330_V_IV_DTSCR_3HD_3TD_smallTD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
389,ZZ_330_V_IV_Dual_diode_Nwdio_isoPWdio,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
390,ZZ_330_V_IV_DualDiode,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
391,ZZ_330_V_IV_DualDiode_NWdio,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
392,ZZ_330_V_IV_DualDiode_NWdio_2PDIO,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
393,ZZ_330_V_IV_DualDiode_NWdio_2PDIO_4f,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
394,ZZ_330_V_IV_EHC_RCtrig_NP_in_C,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
395,ZZ_330_V_IV_EHC_RCtrig_NP_out,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_1V8_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
396,ZZ_330_V_IV_ESDon_0HD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
397,ZZ_330_V_IV_ESDon_2HD,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
398,ZZ_330_V_IV_ESDon_2HD_DNW,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
399,ZZ_330_V_IV_ESDon_2HD_DNW_Cdio,2022-08-12,,Samsung,SV2022_007,20220812.0,Samsung,Jouyoung (jy19.song@samsung.com),SOFICS_Samsung_LN04LPP_ESD_3V3_SV2022_007,,,,,,,,,,202,BS,4nm,FinFET,LN04LPP,3v3
400,180_H_ESD_on_0HD_CDM_0_15ff_withdummy_V2,2022-09-09,,TSMC,SV2022_004,20220909.0,Celestial,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,229,EF,5nm,FinFET,CLN05_FF,1v8
401,Sofics_1v_Balun_protection_250v_CDM,2022-10-21,,TSMC,SV2022_009,20221021.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
402,Sofics_1v_Balun_protection_250v_CDM_FW,2022-11-08,,TSMC,SV2022_009,20221108.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
403,Sofics_1v_Balun_protection_250v_CDM_REV,2022-11-08,,TSMC,SV2022_009,20221108.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
404,Sofics_ANT_protection_250v_CDM_FW,2023-05-11,,TSMC,SV2022_009,20230511.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V5_SV2022_009,oadb delivery (cpa232_esd_cells_230511),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
405,Sofics_ANT_protection_250v_CDM_REV,2023-05-11,,TSMC,SV2022_009,20230511.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V5_SV2022_009,oadb delivery (cpa232_esd_cells_230511),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
406,Sofics_b2b_nw_diodes_2kV,2022-10-21,,TSMC,SV2022_009,20221021.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
407,SFX_b2b_dio,2022-10-04,,TSMC,SV2022_010,20221004.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
408,TMRY_97_C35_Sofics_Nero,2023-01-11,,TSMC,"SV2023_000
SV2023_001 (mentioned on TEG)",20230111.0,Sofics,,SOFICS_TSMC_N3E_ESD_TEG_SV2023_001,,,,,,,,,,176(rpa),BS,3nm,FinFET,CLN03FV,0.75V/1.2V/1.5V/1.8V/2.5V/3.3V
409,Sofics_diode_np_2p5_2kV,2023-05-03,,GF,SV2023_002,20230503.0,Nordic,Christian.Hergot@nordicsemi.no,,cpa159d_esd_cells_230503,DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
410,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,SV2023_003,20230210.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
411,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,SV2023_003,20230210.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
412,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,SV2023_003,20230210.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
413,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,SV2023_003,20230306.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
414,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,SV2023_003,20230306.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
415,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,SV2023_003,20230306.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
416,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,SV2023_003,20230320.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
417,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,SV2023_003,20230320.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
418,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,SV2023_003,20230320.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
419,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,SV2023_003,20230413.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
420,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,SV2023_003,20230413.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
421,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,SV2023_003,20230413.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
422,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,SV2023_003,20230515.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
423,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,SV2023_003,20230515.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
424,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,SV2023_003,20230515.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
425,sfx_33_PC_RCSCR,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/743997468/Olympus+65nm+Power+Clamp ,TPSCo,SV2023_003,20230605.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
426,sfx_33_DD_LC_up,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744554497/Olympus+65nm+Local+clamp+up,TPSCo,SV2023_003,20230605.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
427,sfx_33_LC_GGSCR_down,2023-02-10,https://soficswiki.atlassian.net/wiki/spaces/OTC/pages/744488961/Olympus+65nm+Local+clamp+down,TPSCo,SV2023_003,20230605.0,Olympus,,SOFICS_TPSCo_TPS65BSB_L_ESD_3V3_SV2023_003,"OA, see SVN",DRM_TPS65BS_L01,v2.8,,v1.4.4,,v1.5.1,,,242,BS,65nm,CMOS,TPS65BSB_L,3.3V
428,SFX_1V8_PC_2HD_3TD,2023-05-04,,MXIC,SV2023_004,20230405.0,Nordic,Christian.Hergot@nordicsemi.no,,oadb delivery (SFX_ESD_202302_Delivery),,,,,,,,,235,SVW,180nm,BCD,,1.8V
429,SFX_RCS_Low_Vh_1D,2023-05-04,,MXIC,SV2023_004,20230405.0,Nordic,Christian.Hergot@nordicsemi.no,,oadb delivery (SFX_ESD_202302_Delivery),,,,,,,,,235,SVW,180nm,BCD,,9V
430,SFX_CDM_res_ndio,2023-05-22,,MXIC,SV2023_004,20230522.0,Nordic,Christian.Hergot@nordicsemi.no,,oadb delivery (SFX_ESD_202302_Delivery),,,,,,,,,235,SVW,180nm,BCD,,5V
431,SFX_5V_clamp_int_bus_P50u_2kV,2023-06-30,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Panthronics\4- Delivery,TSMC,SV2023_007,20230630.0,Panthronics,,SOFICS_TSMC_TSMC40nULP_ESD_5V_SV2023_007,cpa248_esd_cells_230630.gds,T-N45-CL-DR-001,2.7_1,T-N40-CL-DR-023-C1,v1.4_2a,T-N40-CM-SP-015-C1 ,v1.5_2b,,,248,SVW,40nm,CMOS,CRN40_ULP,5V
432,SFX_08_LNA_ACG,2023-07-06,,TSMC,SV2023_009,20230706.0,Runxin, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,237,BS,22nm,CMOS,CLN22_ULL,"0,8V"
433,SFX_08_LNA_2,2023-07-07,,TSMC,SV2023_009,20230706.0,Runxin, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,238,BS,22nm,CMOS,CLN22_ULL,"0,8V"
434,SFX_08_LNA_3,2023-07-08,,TSMC,SV2023_009,20230706.0,Runxin, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,239,BS,22nm,CMOS,CLN22_ULL,"0,8V"
435,SFX_08_LNA_4,2023-07-09,,TSMC,SV2023_009,20230706.0,Runxin, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,240,BS,22nm,CMOS,CLN22_ULL,"0,8V"
436,SFX_08_LNA_CDM_1,2023-07-10,,TSMC,SV2023_009,20230706.0,Runxin, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,241,BS,22nm,CMOS,CLN22_ULL,"0,8V"
437,SFX_08_LNA_CDM_2,2023-07-11,,TSMC,SV2023_009,20230706.0,Runxin, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,242,BS,22nm,CMOS,CLN22_ULL,"0,8V"
438,SFX_08_LNA_ACG,2023-07-06,,TSMC,SV2023_009,20230928.0,Runxin, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,237,BS,22nm,CMOS,CLN22_ULL,"0,8V"
439,SFX_08_LNA_2,2023-07-07,,TSMC,SV2023_009,20230928.0,Runxin, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,238,BS,22nm,CMOS,CLN22_ULL,"0,8V"
440,SFX_08_LNA_3,2023-07-08,,TSMC,SV2023_009,20230928.0,Runxin, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,239,BS,22nm,CMOS,CLN22_ULL,"0,8V"
441,SFX_08_LNA_4,2023-07-09,,TSMC,SV2023_009,20230928.0,Runxin, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,240,BS,22nm,CMOS,CLN22_ULL,"0,8V"
442,SFX_08_LNA_CDM_1,2023-07-10,,TSMC,SV2023_009,20230928.0,Runxin, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,241,BS,22nm,CMOS,CLN22_ULL,"0,8V"
443,SFX_08_LNA_CDM_2,2023-07-11,,TSMC,SV2023_009,20230928.0,Runxin, <zhangg@runxinic.com>, SOFICS_TSMC_CLN22_ULL_ESD_0V8_SV2023_009,SFX0V8_LNA_v20230706.gds,T-N22-CL-DR-001 / T-N22-CL-DR-008,"1,5/1",T-N22-CL-DR-001-C1,"1,5a",T-N22-CL-LS-005-C1,"1,2f",,,242,BS,22nm,CMOS,CLN22_ULL,"0,8V"
444,SFX_5V_clamp_int_bus_P50u_2kV,2023-07-13,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Panthronics\4- Delivery,TSMC,SV2023_007,20230713.0,Panthronics,,SOFICS_TSMC_TSMC40nULP_ESD_5V_SV2023_007,cpa248_esd_cells_230630.gds,T-N45-CL-DR-001,2.7_1,T-N40-CL-DR-023-C1,v1.4_2a,T-N40-CM-SP-015-C1 ,v1.5_2b,T-N40-CM-SP-013 ,1.2_2,248,SVW,40nm,CMOS,CRN40_ULP,5V
445,SF_0V9_PC_23x25,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,SV2023_006,20230714.0,Celestial,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,247,WF,5nm,FinFET,CLN05_FF,0V9
446,SF_1V2_PC_22x17,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,SV2023_006,20230714.0,Celestial,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,247,WF,5nm,FinFET,CLN05_FF,1V2
447,SF_1V8_PC_55x28,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,SV2023_006,20230714.0,Celestial,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,247,WF,5nm,FinFET,CLN05_FF,1V8
448,SF_0V9_PC_23x25,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,SV2023_006,20230714.0,Celestial,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,247,WF,5nm,FinFET,CLN05_FF,0V9
449,SF_1V2_PC_22x17,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,SV2023_006,20230714.0,Celestial,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,247,WF,5nm,FinFET,CLN05_FF,1V2
450,SF_1V8_PC_55x28,2023-07-14,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\230714_delivery_powerclamps,TSMC,SV2023_006,20230714.0,Celestial,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,,,,,,,,,247,WF,5nm,FinFET,CLN05_FF,1V8
451,SF_0V9_PC,2023-08-10,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\20230810 Celestial AI Delivery,TSMC,SV2023_006,20230810.0,Celestial,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,T-N05-CL-DR-014,1.2,T-N05-CL-DR-036-C1,1.2_1a,T-N05-CL-LS-007-C1,1.2B,,,247,WF,5nm,FinFET,CLN05_FF,0V9
452,SF_1V2_PC,2023-08-10,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\20230810 Celestial AI Delivery,TSMC,SV2023_006,20230810.0,Celestial,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,T-N05-CL-DR-014,1.2,T-N05-CL-DR-036-C1,1.2_1a,T-N05-CL-LS-007-C1,1.2B,,,247,WF,5nm,FinFET,CLN05_FF,1V2
453,SF_1V8_PC,2023-08-10,S:\3 - Technical\1 - Projects\Celestial\CPA247_TSMC5FF_powerclamps\delivery\20230810 Celestial AI Delivery,TSMC,SV2023_006,20230810.0,Celestial,Hakki Ozguc(hozguc@celestial.ai),,oadb delivery,T-N05-CL-DR-014,1.2,T-N05-CL-DR-036-C1,1.2_1a,T-N05-CL-LS-007-C1,1.2B,,,247,WF,5nm,FinFET,CLN05_FF,1V8
454,SF_1V8_prailclamp,2023-09-13,/,TSMC,SV2023_011,20230913.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
455,SF_5V_2kV,2023-11-22,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20221122 - delivery to Nordic\Datasheets,TSMC,SV2023_013,20231122.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CLN22ULL_ESD_5V_SV2023_013 ,"oadb delivery
gds also delivered: CPA224_Nordic_231122.gds",T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",224,WV,22nm,CMOS,ULL,5V
456,SF_1V8_diff_IO_clamp_8kV_IEC,2023-11-22,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20221122 - delivery to Nordic\Datasheets,TSMC,SV2023_013,20231122.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2023_013 ,"oadb delivery
gds also delivered: CPA224_Nordic_231122.gds",T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",224,WV,22nm,CMOS,ULL,1.8V
457,SF_1V8_single_IO_clamp_8kV_IEC,2023-11-22,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20221122 - delivery to Nordic\Datasheets,TSMC,SV2023_013,20231122.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2023_013 ,"oadb delivery
gds also delivered: CPA224_Nordic_231122.gds",T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",224,WV,22nm,CMOS,ULL,1.8V
458,SFX_5V_EOSdetect,2023-12-12,\\domainserver\shareddocs\3 - Technical\1 - Projects\Micron\CPA249_T130BCD\Datasheets\SFX_5V_EOSdetect-2023-12-12.pdf,TSMC,SV2023_012,20231215.0,Micron,bnarayanaswa@micron.com,SOFICS_TSMC_CV013LPBCDPLUS_ESD_5V_SV2023_012,gds delivery: SFX_Delivery_20231215.gds,T-013-CV-DR-012,1.5_1,T-013-CV-DR-012-C1,1.5_1a,T-013-CV-SP-011-C1,1.3p2a,T-013-CV-SP-011,1.3p4,249,KD,130nm,CMOS,LPBCDPlus,5V
459,SFX_5V_EOSclamp,2023-12-12,\\domainserver\shareddocs\3 - Technical\1 - Projects\Micron\CPA249_T130BCD\Datasheets\SFX_5V_EOSclamp-2023-12-12.pdf,TSMC,SV2023_012,20231215.0,Micron,bnarayanaswa@micron.com,SOFICS_TSMC_CV013LPBCDPLUS_ESD_5V_SV2023_012,gds delivery: SFX_Delivery_20231215.gds,T-013-CV-DR-012,1.5_1,T-013-CV-DR-012-C1,1.5_1a,T-013-CV-SP-011-C1,1.3p2a,T-013-CV-SP-011,1.3p4,249,KD,130nm,CMOS,LPBCDPlus,5V
460,SFX_5V_HBM2kV_BOOT,2023-12-12,\\domainserver\shareddocs\3 - Technical\1 - Projects\Micron\CPA249_T130BCD\Datasheets\SFX_5V_HBM2kV_BOOT-2023-12-12.pdf,TSMC,SV2023_012,20231215.0,Micron,bnarayanaswa@micron.com,SOFICS_TSMC_CV013LPBCDPLUS_ESD_5V_SV2023_012,gds delivery: SFX_Delivery_20231215.gds,T-013-CV-DR-012,1.5_1,T-013-CV-DR-012-C1,1.5_1a,T-013-CV-SP-011-C1,1.3p2a,T-013-CV-SP-011,1.3p4,249,KD,130nm,CMOS,LPBCDPlus,5V
461,1V8LC_secondary,2023-11-28,,TSMC,SV2020_006,20231212.0,Teledyne,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231212.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--,187,KD,28nm,CMOS,HPC+,1V8
462,1V8PC_CDM,2023-11-28,,TSMC,SV2020_006,20231212.0,Teledyne,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231212.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--,187,KD,28nm,CMOS,HPC+,1V8
463,SF_T40_PC_11,2024-01-15,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240115,TSMC,SV2023_014,20240115.0,Analogix,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240115.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,250,BS,40nm,CMOS,LPBCDPlus,1V1
464,SF_T40_LC_11,2024-01-15,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240115,TSMC,SV2023_014,20240115.0,Analogix,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240115.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,250,BS,40nm,CMOS,LPBCDPlus,1V1
465,SF_T40_PC_11,2024-01-17,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240117,TSMC,SV2023_014,20240117.0,Analogix,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240117.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,250,BS,40nm,CMOS,LPBCDPlus,1V1
466,SF_T40_LC_11,2024-01-17,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240117,TSMC,SV2023_014,20240117.0,Analogix,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240117.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,250,BS,40nm,CMOS,LPBCDPlus,1V1
467,SF_T40_PC_11,2024-01-24,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240124,TSMC,SV2023_014,20240124.0,Analogix,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240124.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,250,BS,40nm,CMOS,LPBCDPlus,1V1
468,SF_T40_LC_11,2024-01-24,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240124,TSMC,SV2023_014,20240124.0,Analogix,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240124.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,250,BS,40nm,CMOS,LPBCDPlus,1V1
469,SF_T40_PC_11,2024-02-20,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240222,TSMC,SV2023_014,20240222.0,Analogix,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240124.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,250,BS,40nm,CMOS,LPBCDPlus,1V1
470,SF_T40_LC_11,2024-02-20,S:\3 - Technical\1 - Projects\Analogix\Project 7 - T40LP\3 - deliveries\20240222,TSMC,SV2023_014,20240222.0,Analogix,,SOFICS_TSMC_CLN40_LP_ESD_1V1_SV2023_014,SF_T40_top_20240124.gds,T-N40-CM-SP-001-K3,2.7_1a AND 1.3a,T-N45-CL-DR-001,2.7_1,T-N40-CL-LS-001-C1,V2.0_1l,,,250,BS,40nm,CMOS,LPBCDPlus,1V1
471,SFX_MXIC_ESDON_RV,2024-03-04,S:\3 - Technical\1 - Projects\Nordic\9 - Macronix 018 BCD\3 - Delivered\ESDON_20240304\SFX_MXIC_ESDON_RV_datasheet_20240304.pdf,Macronix,SV2023_004,20240304.0,Nordic,,Lepton,,,,L18B1_DRC_CALIBRE_3210A_V12,,L18B1_LVS_CALIBRE_3212A_V13,,,,235,SVW,180nm,BCD,L18B1,5V5
472,SFX_MXIC_ESDON_RV,2024-03-11,S:\3 - Technical\1 - Projects\Nordic\9 - Macronix 018 BCD\3 - Delivered\ESDON_20240304\SFX_MXIC_ESDON_RV_datasheet_20240304.pdf,Macronix,SV2023_004,20240311.0,Nordic,,Lepton,,,,L18B1_DRC_CALIBRE_3210A_V12,,L18B1_LVS_CALIBRE_3212A_V13,,,,235,SVW,180nm,BCD,L18B1,5V5
473,SFX_extc_HV,2024-03-11,\\domainserver\shareddocs\3 - Technical\1 - Projects\Sensibel\4 - Datasheets,TSMC,SV2024_003,20240311.0,SensiBel,Endre Bjrsvik <endre.bjorsvik@sensibel.com>,SOFICS_TSMC_CMN65LP_ESD_3V6_SV2024_003,oadb delivery,T-N65-CL-DR-001,2.6_2,T-N65-CL-DR-001-C1,2.6_2a,T-N65-CL-LS-001-C1,1.6a,,,254,BS,65nm,CMOS,CMN65LP,3V6
474,SFX_ESD_clamp_HV_IEC,2024-04-17,S:\3 - Technical\1 - Projects\Analogix\CPA252-UMC180BCD\3 - deliveries\2024_04_16\2024-04-16-SFX_ESD_clamp_HV_IEC.pdf,UMC,SV2024_005,20240410.0,Analogix,Weizhu Huang <whuang@analogixsemi.com>,SOFICS_UMC_BCD18_ESD_28V_SV2024_005,SF_ESD_clamp_HV_IEC_tagged.gds,G-1C-BCD18-1.8V_5V-1P6M-UMC_HV_P_SUB_GENERICIII-CELL-8N-Ver.0.17_P1,0.17_P1,G-DF-BCD18-1.8V_5V-1P6M-HV_P_SUB_GENERICIII_CALIBRE-DRC-8N,0.21_P1,G-DF-BCD18-1.8V_5V-1P6M-HV_P_SUB_GENERICIII_CALIBRE-DRC-8N,0.15_P2,,,252,SVW,180nm,BCD,,5.5V/35V
475,SFX_22V_CLAMP,2024-04-26,S:\3 - Technical\1 - Projects\Nordic\9 - Macronix 018 BCD\7 - Tau deliveries\SFX_ESD_22V_20240426\SFX_22V_CLAMP-2024-04-26.pdf,Macronix,SV2024_007,20240426.0,Nordic,Christian.Hergot@nordicsemi.no,Tau,,L18B1_DESIGN RULE_3105A_V23,23,3210A-L18B1,12.0.10,3212A-L18B1,13.0.8,,,235,SVW,180nm,BCD,,22V
476, 10_LC_ESDONSCR_ISO_1kV_HVT_Shared_SUB,2015-07-06,,TSMC,"SV2015_006
v1.115",,Etopus,harry.chan@etopus.com,SOFICS_TSMC_CLN28HPM_ESD_1V0,Etopus28_cells_2015_08_27.gds,,,,,,,,,121,OM,28nm,CMOS,HPM,1V0
477, 10_LC_ESDONSCR_ISO_1kV_HVT_Shared_SUB,2015-08-27,,TSMC,"SV2015_006
v1.115",,Etopus,harry.chan@etopus.com,SOFICS_TSMC_CLN28HPM_ESD_1V0,Etopus28_cells_2015_08_27.gds,,,,,,,,,121,OM,28nm,CMOS,HPM,1V0
478,10_PC_BDSCR_RC_Shared_SUB,2015-07-06,,TSMC,"SV2015_006
v1.115",,Etopus,harry.chan@etopus.com,SOFICS_TSMC_CLN28HPM_ESD_1V0,Etopus28_cells_2015_08_27.gds,,,,,,,,,121,OM,28nm,CMOS,HPM,1V0
479,10_PC_BDSCR_RC_Shared_SUB,2015-08-27,,TSMC,"SV2015_006
v1.115",,Etopus,harry.chan@etopus.com,SOFICS_TSMC_CLN28HPM_ESD_1V0,Etopus28_cells_2015_08_27.gds,,,,,,,,,121,OM,28nm,CMOS,HPM,1V0
480,18_PC_BDSCR,2015-07-17,,TSMC,"SV2015_006
v1.1",,Etopus,harry.chan@etopus.com,_SOFICS_TSMC_N28HPM_ESD_1V8,Etopus28_cells_2015_08_27.gds,,,,,,,,,121,OM,28nm,CMOS,HPM,1V8
481,18_PC_BDSCR,2015-08-27,,TSMC,"SV2015_006
v1.1",,Etopus,harry.chan@etopus.com,_SOFICS_TSMC_N28HPM_ESD_1V8,Etopus28_cells_2015_08_27.gds,,,,,,,,,121,OM,28nm,CMOS,HPM,1V8
482,SFX_18_Localclamp_PPA_OD_4kV_55,2015-08-20,,TSMC,"SV2015_010
SV2015_011",,Nordic,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,46,IB,55nm,CMOS,Flash,1V8
483,SFX_18_Localclamp_PPA_OD_4kV_55,2015-08-27,,TSMC,"SV2015_010
SV2015_011",,Nordic,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,46,IB,55nm,CMOS,Flash,1V8
484,SFX_18_Powerclamp_4kV_55,2015-08-20,,TSMC,"SV2015_010
SV2015_011",,Nordic,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,46,IB,55nm,CMOS,Flash,1V8
485,SFX_18_Powerclamp_4kV_55,2015-08-27,,TSMC,"SV2015_010
SV2015_011",,Nordic,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,46,IB,55nm,CMOS,Flash,1V8
486,SFX_33_RCSCR_UP_18_RCSCR_DOWN_4kV_55,2015-08-20,,TSMC,"SV2015_010
SV2015_011",,Nordic,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,46,IB,55nm,CMOS,Flash,3V3
487,SFX_33_RCSCR_UP_18_RCSCR_DOWN_4kV_55,2015-08-27,,TSMC,"SV2015_010
SV2015_011",,Nordic,kyosti.alaruikka@nordicsemi.no,SOFICS_TSMC_55FLASH_ESD_LNA,"SFX_1V8_PPA_protection.gds
SFX_1V8_PPA_protection_V1b.gds + SFX_18_Localclamp_PPA_OD_4kV_55_V2.gds","T-N55-CE-DR-002
T-N65-CL-DR-001","1.0
2.2",T-N55-CE-DR-002-C1,1.0a,T-N55-CL-LS-001-C1,1.2g,T-N55-CE-SP-001,1.0,46,IB,55nm,CMOS,Flash,3V3
488,SE_18V_LC_ESDONSCR_DNW_FG1,2016-04-04,,TSMC,SV2016_013,0.0,Intel,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_1V8,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,143,JVDB,180nm,CMOS,,
489,SE_18V_LC_ESDONSCR_DNW_FG1,2016-04-20,,TSMC,SV2016_013,20160420.0,Intel,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_1V8,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,143,JVDB,180nm,CMOS,,
490,SE_18V_PC_DTSCR_DNW_FG1,2016-04-04,,TSMC,SV2016_013,0.0,Intel,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_1V8,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,143,JVDB,180nm,CMOS,,
491,SE_18V_PC_DTSCR_DNW_FG1,2016-04-20,,TSMC,SV2016_013,20160420.0,Intel,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_1V8,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,143,JVDB,180nm,CMOS,,
492,SE_50V_LC_DD_DNW,2016-04-04,,TSMC,SV2016_013,0.0,Intel,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_5V0,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,143,JVDB,180nm,CMOS,,
493,SE_50V_LC_DD_DNW,2016-04-20,,TSMC,SV2016_013,20160420.0,Intel,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_5V0,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,143,JVDB,180nm,CMOS,,
494,SE_50V_PC_SMOS_DNW_FG1,2016-04-04,,TSMC,SV2016_013,0.0,Intel,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_5V0,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,143,JVDB,180nm,CMOS,,
495,SE_50V_PC_SMOS_DNW_FG1,2016-04-20,,TSMC,SV2016_013,20160420.0,Intel,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_5V0,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,143,JVDB,180nm,CMOS,,
496,SE_Diode_B2B,2016-04-04,,TSMC,SV2016_013,0.0,Intel,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_GND,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,143,JVDB,180nm,CMOS,,
497,SE_Diode_B2B,2016-04-20,,TSMC,SV2016_013,20160420.0,Intel,"Abele, Nicolas <nicolas.abele@intel.com>",SOFICS_TSMC_CM018MG_ESD_GND,"TSMC_180_Intel_cells.gds
TSMC_180_Intel_cells_20160420.gds",T-018-CM-DR-006,1.5,T-018-CM-DR-006-C1,1.5a,T-018-CM-SP-012-C1,1.4g,T-018-CM-SP-012,1.4,143,JVDB,180nm,CMOS,,
498,Sofics_0V9_Powerclamp,2016-04-26,,TSMC,SV2016_017,20160426.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,0V9
499,Sofics_0V9_Powerclamp,2016-06-30,,TSMC,SV2016_017,20160630.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,0V9
500,Sofics_0V9_Local_Clamp_AUX_Without_HV_Switch  ,2016-04-26,,TSMC,SV2016_017,20160426.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,0V9
501,Sofics_0V9_Local_Clamp_AUX_Without_HV_Switch  ,2016-06-30,,TSMC,SV2016_017,20160630.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,0V9
502,Sofics_0V9_Local_Clamp_HSTX_RX,2016-04-26,,TSMC,SV2016_017,20160426.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,0V9
503,Sofics_0V9_Local_Clamp_HSTX_RX,2016-06-30,,TSMC,SV2016_017,20160630.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,0V9
504,Sofics_0V9_Local_Clamp_HSTX,2016-04-26,,TSMC,SV2016_017,20160426.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,0V9
505,Sofics_0V9_Local_Clamp_HSTX,2016-06-30,,TSMC,SV2016_017,20160630.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_0V9,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,0V9
506,Sofics_3V3_Powerclamp,2016-04-26,,TSMC,SV2016_017,20160426.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_3V3,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,3V3
507,Sofics_3V3_Powerclamp,2016-06-30,,TSMC,SV2016_017,20160630.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_3V3,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,3V3
508,Sofics_3V3_Local_Clamp_DCI_Driver,2016-04-26,,TSMC,SV2016_017,20160426.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_3V3,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,3V3
509,Sofics_3V3_Local_Clamp_DCI_Driver,2016-06-30,,TSMC,SV2016_017,20160630.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_3V3,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,3V3
510,Sofics_1V8_Powerclamp,2016-04-26,,TSMC,SV2016_017,20160426.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_1V8,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,1V8
511,Sofics_1V8_Powerclamp,2016-06-30,,TSMC,SV2016_017,20160630.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_1V8,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,1V8
512,Sofics_1V8_Local_Clamp,2016-04-26,,TSMC,SV2016_017,20160426.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_1V8,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,1V8
513,Sofics_1V8_Local_Clamp,2016-06-30,,TSMC,SV2016_017,20160630.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_CRN40G_ESD_1V8,TSMC_40nm_Analogix_ESD_cells_26_04_2016.gds TSMC_40nm_Analogix_ESD_cells_30_06_2016.gds,"T-N45-CL-DR-001
T-N40-CM-DR-004","2.3
1.0",T-N45-CL-DR-001-C1,2.3a,T-N45-CL-LS-002-C1,2.0a,"T-N40-CM-SP-003
T-N40-CM-SP-004","v2.0_2
v2.0_2",142,OG,40nm,CMOS,G,1V8
514,SFX1_1V2_Local_Clamp_Input_High_Speed,2016-05-04,,UMC,SV2016_018,20160504.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
515,SFX1_1V2_Local_Clamp_Input_High_Speed,2016-07-19,,UMC,SV2016_018,20160719.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
516,SFX1_1V2_Local_Clamp_Input_High_Speed,2016-10-21,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
517,SFX1_1V2_Local_Clamp_Input_High_Speed,2016-10-25,,UMC,SV2016_018,20161025.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
518,SFX3_1V2_Local_Clamp_Output_High_Speed,2016-05-04,,UMC,SV2016_018,20160504.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
519,SFX3_1V2_Local_Clamp_Output_High_Speed,2016-07-19,,UMC,SV2016_018,20160719.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
520,SFX3_1V2_Local_Clamp_Output_High_Speed,2016-10-21,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
521,SFX3_1V2_Local_Clamp_Output_High_Speed,2016-10-25,,UMC,SV2016_018,20161025.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
522,SFX4_1V2_Local_Clamp_IO_Low_Speed,2016-05-04,,UMC,SV2016_018,20160504.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
523,SFX4_1V2_Local_Clamp_IO_Low_Speed,2016-07-19,,UMC,SV2016_018,20160719.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
524,SFX4_1V2_Local_Clamp_IO_Low_Speed,2016-10-21,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
525,SFX4_1V2_Local_Clamp_IO_Low_Speed,2016-10-25,,UMC,SV2016_018,20161025.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P1,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
526,SFX5_3V3_Local_Clamp_Digital_IO,2016-05-04,,UMC,SV2016_018,20160504.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P2,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,3V3
527,SFX5_3V3_Local_Clamp_Digital_IO,2016-07-19,,UMC,SV2016_018,20160719.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P2,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,3V3
528,SFX5_3V3_Local_Clamp_Digital_IO,2016-10-21,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P2,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,3V3
529,SFX5_3V3_Local_Clamp_Digital_IO,2016-10-25,,UMC,SV2016_018,20161025.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P2,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,3V3
530,SFX6_1V2_Powerclamp_Analog_V2,2016-05-04,,UMC,SV2016_018,20160504.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P3,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
531,SFX6_1V2_Powerclamp_Analog_V2,2016-07-19,,UMC,SV2016_018,20160719.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P3,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
532,SFX6_1V2_Powerclamp_Analog_V2,2016-10-21,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P3,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
533,SFX6_1V2_Powerclamp_Analog_V2,2016-10-25,,UMC,SV2016_018,,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P3,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
534,SFX6_1V2_Powerclamp_Analog_V3,2016-07-19,,UMC,SV2016_018,20160719.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P4,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
535,SFX6_1V2_Powerclamp_Analog_V3,2016-10-21,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P4,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
536,SFX6_1V2_Powerclamp_Analog_V3,2016-10-25,,UMC,SV2016_018,,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P4,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V2
537,SFX7_3V3_Powerclamp_Digital_Inline_Bus,2016-05-04,,UMC,SV2016_018,20160719.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,3V3
538,SFX7_3V3_Powerclamp_Digital_Inline_Bus,2016-07-19,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,3V3
539,SFX7_3V3_Powerclamp_Digital_Inline_Bus,2016-10-21,,UMC,SV2016_018,,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,3V3
540,SFX7_3V3_Powerclamp_Digital_Inline_Bus,2016-10-25,,UMC,SV2016_018,,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,3V3
541,SFX7_3V3_Powerclamp_Digital_Staggered_Bus,2016-10-21,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,3V3
542,SFX7_3V3_Powerclamp_Digital_Staggered_Bus,2016-10-25,,UMC,SV2016_018,,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P5,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,3V3
543,SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,2016-05-04,,UMC,SV2016_018,20160504.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P6,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
544,SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,2016-07-19,,UMC,SV2016_018,20160719.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P6,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
545,SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,2016-10-21,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P6,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
546,SFX8a_1V8_Powerclamp_Digital_Staggered_Bus,2016-10-25,,UMC,SV2016_018,,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P6,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
547,SFX8b_1V8_Powerclamp_Analog_V2,2016-05-04,,UMC,SV2016_018,20160504.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P7,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
548,SFX8b_1V8_Powerclamp_Analog_V2,2016-07-19,,UMC,SV2016_018,20160719.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P7,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
549,SFX8b_1V8_Powerclamp_Analog_V2,2016-10-21,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P7,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
550,SFX8b_1V8_Powerclamp_Analog_V2,2016-10-25,,UMC,SV2016_018,,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P7,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
551,SFX8b_1V8_Powerclamp_Analog_V3,2016-07-19,,UMC,SV2016_018,20160719.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P8,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
552,SFX8b_1V8_Powerclamp_Analog_V3,2016-10-21,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P8,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
553,SFX8b_1V8_Powerclamp_Analog_V3,2016-10-25,,UMC,SV2016_018,,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P8,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
554,SFX_1V_Secondary_Protection,2016-05-04,,UMC,SV2016_018,20160504.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P9,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V
555,SFX_1V_Secondary_Protection,2016-07-19,,UMC,SV2016_018,20160719.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P9,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V
556,SFX_1V_Secondary_Protection,2016-10-21,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P9,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V
557,SFX_1V_Secondary_Protection,2016-10-25,,UMC,SV2016_018,,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P9,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V
558,SFX_1V_1V8_Secondary_Protection,2016-05-04,,UMC,SV2016_018,20160504.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P10,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
559,SFX_1V_1V8_Secondary_Protection,2016-07-19,,UMC,SV2016_018,20160719.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P10,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
560,SFX_1V_1V8_Secondary_Protection,2016-10-21,,UMC,SV2016_018,20161021.0,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P10,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
561,SFX_1V_1V8_Secondary_Protection,2016-10-25,,UMC,SV2016_018,,Analogix,"HSui@analogixsemi.com
yzhou@analogixsemi.com",SOFICS_UMC_55SP_ESD,"UMC_55SP_Analogix_ESD_cells_04_05_2016.gds   UMC_55SP_Analogix_ESD_cells_19_07_2016.gds
UMC_55SP_Analogix_ESD_cells_21_10_2016.gds
UMC_55SP_Analogix_ESD_cells_25_10_2016.gds",G-DF-LOGIC_MIXED_MODE55N-1P7M0T2F-SP-Calibre-drc-1.12_P10,,,,G-DF-LOGIC_MIXED_MODE55N-SP_LOW_K_CALIBRE-LVS-1.5-P4.txt,,,,136,OG,55nm,CMOS,SP,1V8
562,SFX_PC_inline,2016-08-04,,TSMC,SV2016_021,20160804.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_03102016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
563,SFX_PC_inline,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_03102016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
564,SFX_PC_inline,2016-09-29,,TSMC,SV2016_021,20160929.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_03102016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
565,SFX_PC_inline,2016-10-03,,TSMC,SV2016_021,20161003.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_03102016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
566,SFX_PAGND,2016-08-04,,TSMC,SV2016_021,20160804.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_29092016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
567,SFX_PAGND,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_prelim_deliverables_29092016.gds,T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
568,SFX_GiCi,2016-08-04,,TSMC,SV2016_021,20160804.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
569,SFX_GiCi,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
570,SFX_PC_corner,2016-08-04,,TSMC,SV2016_021,20160804.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
571,SFX_PC_corner,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
572,SFX_PC_corner,2016-10-03,,TSMC,SV2016_021,20160929.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
573,SFX_PC_corner,2016-09-29,,TSMC,SV2016_021,20161003.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
574,SFX_Ai,2016-08-04,,TSMC,SV2016_021,20160804.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
575,SFX_Ai,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_04082016.gds
CC_prelim_deliverables_26082016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
576,SFX_Bi,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
577,SFX_Bi,2016-09-29,,TSMC,SV2016_021,20160929.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
578,SFX_Bi,2016-10-03,,TSMC,SV2016_021,20161003.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
579,SFX_Bi,2016-12-13,,TSMC,SV2016_021,20161213.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
580,SFX_MODE_LIN_VCC_CI,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
581,SFX_MODE_LIN_VCC_CI,2016-09-29,,TSMC,SV2016_021,20160929.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
582,SFX_MODE_LIN_VCC_CI,2016-12-13,,TSMC,SV2016_021,20161003.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
583,SFX_MODE_LIN_VCC_CI,,,TSMC,SV2016_021,20161213.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
584,SFX_SVDD,2016-08-26,,TSMC,SV2016_021,20160826.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
585,SFX_SVDD,2013-09-29,,TSMC,SV2016_021,20160929.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
586,SFX_SVDD,2016-10-03,,TSMC,SV2016_021,20161003.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_26082016.gds
CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
587,SFX_GIPP_VCP,2016-09-29,,TSMC,SV2016_021,20160929.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
588,SFX_GIPP_VCP,2016-10-03,,TSMC,SV2016_021,20161003.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
589,SFX_G3C3G2C2G1C1,2016-09-29,,TSMC,SV2016_021,20160929.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
590,SFX_G3C3G2C2G1C1,2016-10-03,,TSMC,SV2016_021,20161003.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
591,SFX_G3C3G2C2G1C1,2016-12-13,,TSMC,SV2016_021,20161213.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
592,SFX_A1A0C5G5C4G4,2016-09-29,,TSMC,SV2016_021,20160929.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
593,SFX_A1A0C5G5C4G4,2016-10-03,,TSMC,SV2016_021,20161003.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
594,SFX_A1A0C5G5C4G4,2016-12-13,,TSMC,SV2016_021,20161213.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds
CC_partial_update_13122016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
595,SFX_PAD_downbond,2016-09-29,,TSMC,SV2016_021,20160929.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
596,SFX_PAD_downbond,2016-10-03,,TSMC,SV2016_021,20161003.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
597,SFX_AGND,2016-09-29,,TSMC,SV2016_021,20160929.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
598,SFX_AGND,2016-10-03,,TSMC,SV2016_021,20161003.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
599,SFX_PGND,2016-09-29,,TSMC,SV2016_021,20160929.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
600,SFX_PGND,2016-10-03,,TSMC,SV2016_021,20161003.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
601,SFX_VBAT_VBAT_S,2016-09-29,,TSMC,SV2016_021,20160929.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
602,SFX_VBAT_VBAT_S,2016-10-03,,TSMC,SV2016_021,20161003.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,"CC_prelim_deliverables_29092016.gds
CC_prelim_deliverables_03102016.gds",T-018-CV-DR-027,1.9,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.4a,T-018-CV-SP-018,1.4,125,HM,180nm,BCD,,
603,clamp_vcc,2016-10-26,,HHGrace,SV2016_023,20161026.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
604,clamp_vcc,2016-11-04,,HHGrace,SV2016_023,20161026.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
605,clamp_vcc,2016-11-16,,HHGrace,SV2016_023,20161116.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
606,clamp_vcc,2016-11-21,,HHGrace,SV2016_023,20161121.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
607,spt_clamp,2016-10-26,,HHGrace,SV2016_023,20161026.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
608,spt_clamp,2016-11-04,,HHGrace,SV2016_023,20161026.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
609,spt_clamp,2016-11-16,,HHGrace,SV2016_023,20161116.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
610,spt_clamp,2016-11-21,,HHGrace,SV2016_023,20161121.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
611,clamp_vdd,2016-11-04,,HHGrace,SV2016_023,20161104.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
612,clamp_vdd,2016-11-16,,HHGrace,SV2016_023,20161104.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
613,clamp_vdd,2016-11-21,,HHGrace,SV2016_023,20161121.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
614,bnd_dio,2016-11-04,,HHGrace,SV2016_023,20161104.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
615,bnd_dio,2016-11-16,,HHGrace,SV2016_023,20161116.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
616,bnd_dio,2016-11-21,,HHGrace,SV2016_023,20161121.0,StarChip,nicolas.trunck@starchip-ic.com,,,,,,,,,,,,,,,,
617,Sofics_0V9_Local_Clamp_HSTX_HSRX,2016-10-28,,TSMC,SV2016_024,20161028.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,0V9
618,Sofics_0V9_Local_Clamp_HSTX_HSRX,2016-11-04,,TSMC,SV2016_024,20161104.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,0V9
619,Sofics_0V9_Local_Clamp_HSTX_HSRX,,,TSMC,SV2016_024,20161201.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,0V9
620,Sofics_0V9_Powerclamp_Analog,2016-10-28,,TSMC,SV2016_024,20161028.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,0V9
621,Sofics_0V9_Powerclamp_Analog,2016-11-04,,TSMC,SV2016_024,20161104.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,0V9
622,Sofics_0V9_Powerclamp_Analog,,,TSMC,SV2016_024,20161201.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,0V9
623,Sofics_1V8_Powerclamp_Analog,2016-10-28,,TSMC,SV2016_024,20161028.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,1V8
624,Sofics_1V8_Powerclamp_Analog,2016-11-04,,TSMC,SV2016_024,20161104.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,1V8
625,Sofics_1V8_Powerclamp_Analog,,,TSMC,SV2016_024,20161201.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_28_10_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,1V8
626,Sofics_0V9_Local_Clamp_AUX,2016-11-04,,TSMC,SV2016_024,20161104.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,0V9
627,Sofics_0V9_Local_Clamp_AUX,,,TSMC,SV2016_024,20161201.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_0V9,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,0V9
628,Sofics_1V8_Local_Clamp_VX,2016-11-04,,TSMC,SV2016_024,20161104.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,1V8
629,Sofics_1V8_Local_Clamp_VX,,,TSMC,SV2016_024,20161201.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_1V8,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,1V8
630,Sofics_digital_3v3_io_V,2016-11-04,,TSMC,SV2016_024,20161104.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_3V3,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,3V3
631,Sofics_digital_3v3_io_V,,,TSMC,SV2016_024,20161201.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_3V3,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,3V3
632,Sofics_digital_3v3_pc_V,2016-11-04,,TSMC,SV2016_024,20161104.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_3V3,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,3V3
633,Sofics_digital_3v3_pc_V,,,TSMC,SV2016_024,20161201.0,Analogix,yzhou@analogixsemi.com,SOFICS_TSMC_N28HPC+_ESD_3V3,"TSMC_28nm_Analogix_ESD_cells_04_11_2016_Preliminary.gds
TSMC_28nm_Analogix_ESD_cells_01_12_2016.gds
TSMC_28nm_Analogix_ESD_cells_23_12_2016_2nd.gds",T-N28-CL-DR-002,1.5,T-N28-CL-DR-002-C1,1.5b,T-N28-CL-LS-002-C1,1.0_3m,T-N28-CL-SP-079,1.0_2P6,147,OG,28nm ,CMOS,HPC+,3V3
634,Sofics_PC_RCBDSCR_W10_V,2017-05-23,,TSMC,SV2017_008,20170523.0,Graphcore,Phil Horsfield <Phil.Horsfield@graphcore.ai>,SOFICS_TSMC_N16FFP_ESD_0V8,"TSMC_16FFP_Graphcore_cells_20170523.gds
TSMC_16FFP_Graphcore_cells_20170621.gds",T-N16-CL-DR-002,1.3,T-N16-CL-DR-002-C1,1.3a,T-N16-CL-LS-004-C1,1.0_1e,T-N16-CL-SP-010,1d0_2p2,157,OM,16nm,FinFETs,,
635,Sofics_PC_RCBDSCR_W10_V,2017-06-21,,TSMC,SV2017_008,20170621.0,Graphcore,Phil Horsfield <Phil.Horsfield@graphcore.ai>,SOFICS_TSMC_N16FFP_ESD_0V8,"TSMC_16FFP_Graphcore_cells_20170523.gds
TSMC_16FFP_Graphcore_cells_20170621.gds",T-N16-CL-DR-002,1.3,T-N16-CL-DR-002-C1,1.3a,T-N16-CL-LS-004-C1,1.0_1e,T-N16-CL-SP-010,1d0_2p2,157,OM,16nm,FinFETs,,
636,TXRX_IO_ESD_new_solution,2017-06-28,,TSMC,SV2017_010,20170628.0,Creative Chips,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,"TXRX_IO_ESD_new_solution_20170628.gds
CCE4100_ESD_new_solutions.gds","T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,104,VeV,90nm,CMOS,,
637,TXRX_IO_ESD_new_solution,2017-07-07,,TSMC,SV2017_010,20170724.0,Creative Chips,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,"TXRX_IO_ESD_new_solution_20170628.gds
CCE4100_ESD_new_solutions.gds","T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,104,VeV,90nm,CMOS,,
638,TXRX_IO_ESD_new_solution,2017-07-19,,TSMC,SV2017_010,,Creative Chips,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,"TXRX_IO_ESD_new_solution_20170628.gds
CCE4100_ESD_new_solutions.gds","T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,104,VeV,90nm,CMOS,,
639,TXRX_IO_ESD_new_solution,2017-07-24,,TSMC,SV2017_010,,Creative Chips,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,"TXRX_IO_ESD_new_solution_20170628.gds
CCE4100_ESD_new_solutions.gds","T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,104,VeV,90nm,CMOS,,
640,solution_3V3_LC_2kV_HBM,2017-07-07,,TSMC,SV2017_010,20170719.0,Creative Chips,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,104,VeV,90nm,CMOS,,
641,solution_3V3_LC_2kV_HBM,2017-07-19,,TSMC,SV2017_010,20170724.0,Creative Chips,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,104,VeV,90nm,CMOS,,
642,solution_3V3_LC_2kV_HBM,2017-07-24,,TSMC,SV2017_010,,Creative Chips,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_3V3,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,104,VeV,90nm,CMOS,,
643,solution_5VIO_pads,2017-07-07,,TSMC,SV2017_010,20170719.0,Creative Chips,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_5V,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,104,VeV,90nm,CMOS,,
644,solution_5VIO_pads,2017-07-19,,TSMC,SV2017_010,20170724.0,Creative Chips,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_5V,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,104,VeV,90nm,CMOS,,
645,solution_5VIO_pads,2017-07-24,,TSMC,SV2017_010,,Creative Chips,Stefan Franck,SOFICS_TSMC_CEN90FS_flash_ESD_5V,CCE4100_ESD_new_solutions.gds,"T-N90-CE-DR-007
T-N90-LO-DR-001","1.5
2.4",T-N90-CE-DR-007-C1,1.5a,"T-N90-CL-LS-001-C1
T-N90-CE-SP-006-C1","2.1c
1.1b",T-N90-CE-SP-006,1.2,104,VeV,90nm,CMOS,,
646,Sofics_016_LV_LC_ESDON_ISO_500V,2017-11-17,,TSMC,SV2017_012,20171117.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,162,JVDB,16nm,FinFET,FFC,
647,Sofics_016_LV_LC_ESDON_ISO_500V,2017-11-22,,TSMC,SV2017_012,20171122.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,162,JVDB,16nm,FinFET,FFC,
648,Sofics_016_LV_LC_ESDON_ISO_1kV,2017-11-17,,TSMC,SV2017_012,20171117.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,162,JVDB,16nm,FinFET,FFC,
649,Sofics_016_LV_LC_ESDON_ISO_1kV,2017-11-22,,TSMC,SV2017_012,20171122.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,162,JVDB,16nm,FinFET,FFC,
650,Sofics_016_LV_LC_ESDON_DN_ISO_100V,2017-11-17,,TSMC,SV2017_012,20171117.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,162,JVDB,16nm,FinFET,FFC,
651,Sofics_016_LV_LC_ESDON_DN_ISO_100V,2017-11-22,,TSMC,SV2017_012,20171122.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_LV,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,162,JVDB,16nm,FinFET,FFC,
652,Sofics_016_1V8_PC_RCSCR_ISO,2017-11-17,,TSMC,SV2017_012,20171117.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_1V8,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,162,JVDB,16nm,FinFET,FFC,1V8
653,Sofics_016_1V8_PC_RCSCR_ISO,2017-11-22,,TSMC,SV2017_012,20171122.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_1V8,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,162,JVDB,16nm,FinFET,FFC,1V8
654,Sofics_016_2V5_PC_DTSCR_ISO,2017-11-17,,TSMC,SV2017_012,20171117.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_2V5,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,162,JVDB,16nm,FinFET,FFC,2V5
655,Sofics_016_2V5_PC_DTSCR_ISO,2017-11-22,,TSMC,SV2017_012,20171122.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N16FFC_ESD_2V5,TSMC_16FFC_Rockley_cells_20171122.gds,"T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,162,JVDB,16nm,FinFET,FFC,2V5
656,Sofics_016_LV_LC_ESDON_ISO_1kV,2018-02-08,S:\3 - Technical\1 - Projects\GlobalUnichip\16nmFinFET\D2 - TDK 20180208,TSMC,SV2018_001,20180208.0,GUC,Tony Chen <tony.chen@guc-asic.com>,SOFICS_TSMC_N16FFC_ESD_LV_SV2008_001,"TSMC_16FFC_GUC_cells_20180208.gds
TSMC_16FFC_GUC_cells_20180214.gds","T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,116,JVDB,16nm,finFET,,1V
657,Sofics_016_LV_LC_ESDON_ISO_1kV,2018-02-14,S:\3 - Technical\1 - Projects\GlobalUnichip\16nmFinFET\D2 - TDK 20180208,TSMC,SV2018_001,20180214.0,GUC,Tony Chen <tony.chen@guc-asic.com>,SOFICS_TSMC_N16FFC_ESD_LV_SV2008_001,"TSMC_16FFC_GUC_cells_20180208.gds
TSMC_16FFC_GUC_cells_20180214.gds","T-N16-CL-DR-002
T-N16-CL-DR-032","1.4
1.2",T-N16-CL-DR-032-C1,1.2b,T-N16-CL-LS-007-C1,1.0h,T-N16-CL-SP-016,1.0_2P3,116,JVDB,16nm,finFET,,1V
658,SFX_MODE,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
659,SFX_MODE,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
660,SFX_LIN_DO,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
661,SFX_LIN_DO,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
662,SFX_VCC,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
663,SFX_VCC,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
664,SFX_ST,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
665,SFX_ST,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
666,SFX_PC ,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
667,SFX_PC ,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
668,SFX_SVDD,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
669,SFX_SVDD,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
670,SFX_VBAT,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
671,SFX_VBAT,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
672,SFX_VBATS,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
673,SFX_VBATS,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
674,SFX_VCP ,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
675,SFX_VCP ,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
676,SFX_ESD_GiCi_VCP_localClamp,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
677,SFX_ESD_GiCi_VCP_localClamp,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
678,SFX_ESD_GiCiBi_corner,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
679,SFX_ESD_GiCiBi_corner,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
680,SFX_PGND,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
681,SFX_PGND,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
682,SFX_AGND,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
683,SFX_AGND,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
684,SFX_Ai,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
685,SFX_Ai,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
686,SFX_Ci,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
687,SFX_Ci,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
688,SFX_Gi,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
689,SFX_Gi,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
690,SFX_PC_corner,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
691,SFX_PC_corner,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
692,SFX_ESD_HIGH_ESD_CiBi_LocalClamp,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
693,SFX_ESD_HIGH_ESD_CiBi_LocalClamp,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
694,SFX_ESD_HIGH_ESD_GICi_ESD_GiCiBi_LocalClamps,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
695,SFX_ESD_HIGH_ESD_GICi_ESD_GiCiBi_LocalClamps,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
696,SFX_Bi,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
697,SFX_Bi,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
698,SFX_TBA_ESD_primary,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
699,SFX_TBA_ESD_primary,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,CC_9020_ESD_PADring_180518.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
700,SFX_TBA_ESD_secondary,2018-05-13,,TSMC,SV2018_004,20180513.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,SFX_TBA_ESD_secondary.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
701,SFX_TBA_ESD_secondary,2018-05-18,,TSMC,SV2018_004,20180518.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,SFX_TBA_ESD_secondary.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
702,SFX_TBA_ESD_secondary,2018-05-24,,TSMC,SV2018_004,20180524.0,Creative Chips,Robert.Brands@creativechips.com,SOFICS_TSMC_N180BCD2_ESD_45,SFX_TBA_ESD_secondary.gds,T-018-CV-DR-027,1.10,T-018-CV-DR-027-C1,1.9a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,125,HM,180nm,BCD,,
703,Sofics_028_1V_LowCap_200V,2018-07-16,,TSMC,SV2018_006,20180716.0,Tektronix,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_1V_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180820.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,168,IB,28nm,CMOS,,1V
704,Sofics_028_1V_LowCap_200V,2018-07-17,,TSMC,SV2018_006,20180717.0,Tektronix,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_1V_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180820.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,168,IB,28nm,CMOS,,1V
705,Sofics_028_1V_LowCap_200V,2018-08-20,,TSMC,SV2018_006,20180820.0,Tektronix,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_1V_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180820.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,168,IB,28nm,CMOS,,1V
706,Sofics_028_2V5_PC_DTSCR_RD_ISO,2018-07-16,,TSMC,SV2018_006,20180716.0,Tektronix,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_2V5_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,168,IB,28nm,CMOS,,2V5
707,Sofics_028_2V5_PC_DTSCR_RD_ISO,2018-07-17,,TSMC,SV2018_006,20180717.0,Tektronix,Mikael.Sahrling@tektronix.com,SOFICS_TSMC_CLN28HP_ESD_2V5_SV2018_006,"SOFICS_TSMC28_ESD_TEKTRONIX_20180716.gds
SOFICS_TSMC28_ESD_TEKTRONIX_20180717.gds",T-N28-CL-DR-002,1.4,T-N28-CL-DR-002-C1,1.4a,T-N28-CL-LS-002-C1,1.0_31,T-N28-CL-SP-079,1.0_2p8,168,IB,28nm,CMOS,,2V5
708,SF_1V8_LC_ESDON_HD,2018-11-05,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20181105.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,1V8
709,SF_1V8_LC_ESDON_HD,,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20190403.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,1V8
710,SF_1V8_LC_ESDON_HD,2019-07-29,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20190409.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,1V8
711,SF_1V8_LC_ESDON_HD,,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20190729.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,1V8
712,SF_1V8_PC_RCBDSCR_13,2018-11-05,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20181105.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,1V8
713,SF_1V8_PC_RCBDSCR_13,,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20190403.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,1V8
714,SF_1V8_PC_RCBDSCR_13,2019-07-29,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20190409.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,1V8
715,SF_1V8_PC_RCBDSCR_13,,s:\3 - Technical\1 - Projects\HCL\TSA1 - TSMC 180nm LDMOS\D - Deliveries\2018_11_06 - final cells,TSMC,SV2018_010,20190729.0,HCL,nataraj.p@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_11_05.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,1V8
716,SF_18V_LC_v2,2019-03-08,,TSMC,SV2018_010,20190308.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
717,SF_18V_LC_v2,2019-03-11,,TSMC,SV2018_010,20190311.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
718,SF_18V_LC_v2,2019-04-03,,TSMC,SV2018_010,20190403.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
719,SF_18V_LC_v2,2019-04-09,,TSMC,SV2018_010,20190409.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2018_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
720,SF_18V_PC_v2,2019-03-08,,TSMC,SV2018_010,20190308.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
721,SF_18V_PC_v2,2019-03-11,,TSMC,SV2018_010,20190311.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
722,SF_18V_PC_v2,2019-04-03,,TSMC,SV2018_010,20190403.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
723,SF_18V_PC_v2,2019-04-09,,TSMC,SV2018_010,20190409.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
724,SF_18V_PC_v2,2019-07-29,,TSMC,SV2018_010,20190729.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_08.gds
SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds
SF_to_HCL_2019_07_29.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
725,whole bunch of TEG cells ,2019-03-11,,TSMC,SV2018_010,20190311.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,
726,whole bunch of TEG cells ,2019-04-03,,TSMC,SV2018_010,20190403.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,
727,whole bunch of TEG cells ,2019-04-09,,TSMC,SV2018_010,20190409.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,
728,whole bunch of TEG cells ,2019-07-29,,TSMC,SV2018_010,20190729.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_11.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,
729,SF_3V3_NMOS (TEG cell),2019-03-27,,TSMC,SV2018_010,20190327.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,3V3
730,SF_3V3_NMOS (TEG cell),2019-04-03,,TSMC,SV2018_010,20190403.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,3V3
731,SF_3V3_NMOS (TEG cell),2019-04-09,,TSMC,SV2018_010,20190409.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,3V3
732,SF_18V_PC_ref (TEG cell),2019-03-27,,TSMC,SV2018_010,20190327.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
733,SF_18V_PC_ref (TEG cell),2019-04-03,,TSMC,SV2018_010,20190403.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
734,SF_18V_PC_ref (TEG cell),2019-04-09,,TSMC,SV2018_010,20190409.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
735,SF_18V_PC_body_RD (TEG cell),2019-03-27,,TSMC,SV2018_010,20190327.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
736,SF_18V_PC_body_RD (TEG cell),2019-04-03,,TSMC,SV2018_010,20190403.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
737,SF_18V_PC_body_RD (TEG cell),2019-04-09,,TSMC,SV2018_010,20190409.0,HCL,deepaksampath@hcl.com,SOFICS_TSMC_CV018MS_ESD_1V8_SV2018_010,"SF_to_HCL_2019_03_27.gds
SF_to_HCL_2019_04_03.gds
SF_to_HCL_2019_04_09.gds",T-018-CV-DR-007,1.2,T-018-CV-DR-007-C1,1.2a,T-018-CV-SP-005-C1,1.1c,T-018-CV-SP-005,1.1000000000000001,172,WV,180nm,BCD,,18V
738,B2B_Diodes_W200,2019-01-30,,TSMC,SV2019_002,20190130.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,0V
739,B2B_Diodes_W200,2019-06-04,,TSMC,SV2019_002,20190604.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,0V
740,B2B_Diodes_W200,2019-08-23,,TSMC,SV2019_002,20190823.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,0V
741,PC_5V5_8kV_W200,2019-01-30,,TSMC,SV2019_002,20190130.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,5V5
742,PC_5V5_8kV_W200,2019-06-04,,TSMC,SV2019_002,20190604.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,5V5
743,PC_5V5_8kV_W200,2019-08-23,,TSMC,SV2019_002,20190823.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,5V5
744,PC_5V5_8kV_W200_ISO,2019-01-30,,TSMC,SV2019_002,20190130.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,5V5
745,PC_5V5_8kV_W200_ISO,2019-06-04,,TSMC,SV2019_002,20190604.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,5V5
746,PC_5V5_8kV_W200_ISO,2019-08-23,,TSMC,SV2019_002,20190823.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,5V5
747,LC_OUT_8kV_W200,2019-01-30,,TSMC,SV2019_002,20190130.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,Cell_Delivery_30_01_2019,T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,
748,LC_OUT_8kV_W200,2022-06-04,,TSMC,SV2019_002,20190607.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,Cell_Delivery_30_01_2019,T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,
749,ESD_DD_5V_4f,2019-01-30,,TSMC,SV2019_002,20190130.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,5V
750,ESD_DD_5V_4f,2019-06-04,,TSMC,SV2019_002,20190604.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,5V
751,ESD_DD_5V_4f,2019-08-23,,TSMC,SV2019_002,20190823.0,CCET,Sherman FANG <sherman.fang@coileasy.net>,SOFICS_TSMC_250BCD_GENII_ESD_5V5_SV2019_002,"Cell_Delivery_30_01_2019

IO_RING_XS_Sofics.gds",T-025-CV-DR-015,0.4,T-025-CV-DR-015-C1,0.4a2,T-025-CV-SP-010-C1,"0,5b",T-025-CV-SP-010,0.5,176,WF,250nm,BCD,GEN III,5V
752,Sofics_090_V_LC_ESDON_ISO_1KV_HVT_noPSUB,2019-04-29,,TSMC,SV2019_003,20190429.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V9
753,Sofics_090_V_LC_ESDON_ISO_1KV_HVT_noPSUB,2019-09-19,,TSMC,SV2019_003,,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V9
754,Sofics_090_V_LC_ESDON_ISO_1KV_noPSUB,2019-04-29,,TSMC,SV2019_003,20190429.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V9
755,Sofics_090_V_LC_ESDON_ISO_1KV_noPSUB,2019-09-19,,TSMC,SV2019_003,,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V9
756,Sofics_090_V_LC_ESDON_ISO_15FF_noPSUB,2019-04-29,,TSMC,SV2019_003,20190429.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V9
757,Sofics_090_V_LC_ESDON_ISO_15FF_noPSUB,2019-09-19,,TSMC,SV2019_003,,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V9
758,Sofics_090_V_LC_ESDON_ISO_10FF_noPSUB,2019-05-15,,TSMC,SV2019_003,20190515.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V9
759,Sofics_090_V_LC_ESDON_ISO_10FF_noPSUB,2019-09-19,,TSMC,SV2019_003,,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_LV
SOFICS_TSMC_N7FF_ESD_LV_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,0V9
760,Sofics_180_V_Dual_diode_2KV,2019-03-12,,TSMC,SV2019_003,20190312.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_1V8
SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,1V8/3V3
761,Sofics_180_V_Dual_diode_2KV,2019-09-19,,TSMC,SV2019_003,,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_1V8
SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,1V8/3V3
762,Sofics_330_V_Dual_diode_2KV,2019-03-12,,TSMC,SV2019_003,20190312.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,1V8/3V3
763,Sofics_330_V_Dual_diode_2KV,2019-09-19,,TSMC,SV2019_003,,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,1V8/3V3
764,Sofics_330_V_Dual_diode_1KV,2019-03-12,,TSMC,SV2019_003,20190312.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,1V8/3V3
765,Sofics_330_V_Dual_diode_1KV,2019-09-19,,TSMC,SV2019_003,,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,1V8/3V3
766,Sofics_330_V_Dual_diode_15FF,2019-03-12,,TSMC,SV2019_003,20190312.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,1V8/3V3
767,Sofics_330_V_Dual_diode_15FF,2019-09-19,,TSMC,SV2019_003,,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,1V8/3V3
768,Sofics_180_V_RCBDSCR_ISO,2019-03-12,,TSMC,SV2019_003,20190312.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_1V8
SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,1V8
769,Sofics_180_V_RCBDSCR_ISO,2019-09-19,,TSMC,SV2019_003,,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_1V8
SOFICS_TSMC_N7FF_ESD_1V8_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,1V8
770,Sofics_330_V_DTSCR_ISO_3HD_4TD,2019-03-12,,TSMC,SV2019_003,20190312.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,3V3
771,Sofics_330_V_DTSCR_ISO_3HD_4TD,2019-09-19,,TSMC,SV2019_003,,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,3V3
772,Sofics_330_V_DTSCR_ISO_3HD_4TD_noPSUB,2019-05-02,,TSMC,SV2019_003,20190502.0,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,3V3
773,Sofics_330_V_DTSCR_ISO_3HD_4TD_noPSUB,2019-09-19,,TSMC,SV2019_003,,Luxtera,Kosei Yokoyama <kyokoyama@luxtera.com>,"SOFICS_TSMC_N7FF_ESD_3V3
SOFICS_TSMC_N7FF_ESD_3V3_SV2019_003",Sofics_TSMC_N7_Luxtera_cells_20190919.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,179,JVDB,7nm,FinFET,,3V3
774,SFX_LC_120_V_ESDON_1HD,2019-07-12,,TSMC,SV2019_006,20190507.0,Avera,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,183,BS,7nm,FinFET,,1V2
775,SFX_LC_120_V_ESDON_1HD,,,TSMC,SV2019_006,20190617.0,Avera,Brian Hulse <brian.hulse@averasemi.com>,SOFICS_TSMC_N7FF_ESD_TEG_1V2_SV2019_006,SFX_Avera_N7.gds,T-N07-CL-DR-001,1.2,T-N07-CL-DR-001-C1,1.2b,T-N07-CL-LS-001-C1,1.1b,T-N07-CL-SP-001,1.1_2p3,183,BS,7nm,FinFET,,1V2
776,Sofics_0V8_Powerclamp_8kV_HBM_V1,2020-03-04,,TSMC,SV2020_005,20200304.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,0V8
777,Sofics_0V8_Powerclamp_8kV_HBM_V1,2020-03-05,,TSMC,SV2020_005,20200305.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,0V8
778,Sofics_0V8_Powerclamp_8kV_HBM_V2,2020-03-04,,TSMC,SV2020_005,20200304.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,0V8
779,Sofics_0V8_Powerclamp_8kV_HBM_V2,2020-03-05,,TSMC,SV2020_005,20200305.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,0V8
780,Sofics_0V8_diff_IO_clamp_tx_lowcap_8kV_HBM,2020-03-04,,TSMC,SV2020_005,20200304.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,0V8
781,Sofics_0V8_diff_IO_clamp_tx_lowcap_8kV_HBM,2020-03-05,,TSMC,SV2020_005,20200305.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,0V8
782,Sofics_0V8_diff_IO_clamp_aux_8kV_IEC,2020-03-04,,TSMC,SV2020_005,20200304.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,0V8
783,Sofics_0V8_diff_IO_clamp_aux_8kV_IEC,2020-03-05,,TSMC,SV2020_005,20200305.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_0V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,0V8
784,Sofics_1V8_Powerclamp_8kV_HBM,2020-03-04,,TSMC,SV2020_005,20200304.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_1V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,1V8
785,Sofics_1V8_Powerclamp_8kV_HBM,2020-03-05,,TSMC,SV2020_005,20200305.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_1V8_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,1V8
786,Sofics_3V3_Powerclamp_8kV_HBM,2020-03-04,,TSMC,SV2020_005,20200304.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,3V3
787,Sofics_3V3_Powerclamp_8kV_HBM,2020-03-05,,TSMC,SV2020_005,20200305.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,3V3
788,Sofics_3V3_Powerclamp_8kV_IEC,2020-03-04,,TSMC,SV2020_005,20200304.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,3V3
789,Sofics_3V3_Powerclamp_8kV_IEC,2020-03-05,,TSMC,SV2020_005,20200305.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,3V3
790,Sofics_3V3_IO_clamp_8kV_IEC,2020-03-04,,TSMC,SV2020_005,20200304.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,3V3
791,Sofics_3V3_IO_clamp_8kV_IEC,2020-03-05,,TSMC,SV2020_005,20200305.0,Analogix,Changyong Chen; cchen@analogixsemi.com,SOFICS_TSMC_N22ULL_ESD_3V3_SV2020_005,TSMC_22nm_Analogix_ESD_Cells_preliminary_05_03_2020.gds,T-N22-CL-DR-001,1.2,T-N22-CL-DR-001-C1,1.2a,T-N22-CL-LS-005-C1,1.1b,T-N22-CL-SP-012,1.1_2p2,191,OG,22nm,CMPS,ULL,3V3
792,0V9PC,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,0V9
793,0V9PC,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,0V9
794,0V9IDC,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,0V9
795,0V9IDC,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,0V9
796,0V9_LIDC1,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,0V9
797,0V9_LIDC1,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,0V9
798,0V9LC_paired,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,0V9
799,0V9LC_paired,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,0V9
800,0V9LC_HV,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,0V9
801,0V9LC_HV,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,0V9
802,0V9LC_lccs,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,0V9
803,0V9LC_lccs,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_0V9_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,0V9
804,1V2PC,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V2
805,1V2PC,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V2
806,1V2IDC,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V2
807,1V2IDC,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V2
808,1V2LC_single,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V2
809,1V2LC_single,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V2
810,1V2LC_lccs,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V2
811,1V2LC_lccs,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V2_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V2
812,1V8PC,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V8
813,1V8PC,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V8
814,1V8IDC,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V8
815,1V8IDC,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V8
816,1V8LC_paired,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V8
817,1V8LC_paired,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V8
818,1V8LC_single,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V8
819,1V8LC_single,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V8
820,1V8LC_down,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V8
821,1V8LC_down,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V8
822,DD,2020-03-10,,TSMC,SV2020_006,20200310.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V8
823,DD,,,TSMC,SV2020_006,20200811.0,Teledyne E2V,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20200310.gds,T-N28-CL-DR-002,1.8R,T-N28-CL-DR-002-C1,1.9_1a,T-N28-CL-LS-002-C1 ,v1.0_3p,T-N28-CL-SP-079,V1.0_2p8,187,KD,28nm,CMOS,HPC+,1V8
824,SOFICS_TSMCN5_1V8_LC_DTSCR,2020-05-20,,TSMC,SV2020_013,20200520.0,Nvidia,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V8_SV2020_013,tryout_2_deel1.gds,"T-N05-CL-DR-014
T-N05-CL-DR-017","0.9
0.9_1","T-N05-CL-DR-014-C1
T-N05-CL-DR-014-J1","0.9a
0.9_1a","T-N05-CL-LS-001-C1
T-N05-CL-LS-008-J1","1.0c
0.9a",T-N05-CL-SP-008,0.9_2p2,196,JVDB,5nm,FinFETs,,1V8
825,SOFICS_TSMCN5_1V8_LC_DTSCR,2020-05-25,,TSMC,SV2020_013,20200525.0,Nvidia,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V8_SV2020_013,tryout_2_deel1.gds,"T-N05-CL-DR-014
T-N05-CL-DR-017","0.9
0.9_1","T-N05-CL-DR-014-C1
T-N05-CL-DR-014-J1","0.9a
0.9_1a","T-N05-CL-LS-001-C1
T-N05-CL-LS-008-J1","1.0c
0.9a",T-N05-CL-SP-008,0.9_2p2,196,JVDB,5nm,FinFETs,,1V8
826,SOFICS_TSMCN5_1V8_LC_DTSCR_ISO,2020-05-20,,TSMC,SV2020_013,20200520.0,Nvidia,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V8_SV2020_013,tryout_2_deel1.gds,T-N05-CL-DR-014,0.9,T-N05-CL-DR-014-C1,0.9a,T-N05-CL-LS-001-C1,1.0c,T-N05-CL-SP-008,0.9_2p2,196,JVDB,5nm,FinFETs,,1V8
827,SOFICS_TSMCN5_1V8_LC_DTSCR_ISO,2020-05-25,,TSMC,SV2020_013,20200525.0,Nvidia,Ting Ku <Tku@nvidia.com>,SOFICS_TSMC_N5P_ESD_1V8_SV2020_013,tryout_2_deel1.gds,T-N05-CL-DR-014,0.9,T-N05-CL-DR-014-C1,0.9a,T-N05-CL-LS-001-C1,1.0c,T-N05-CL-SP-008,0.9_2p2,196,JVDB,5nm,FinFETs,,1V8
828,hpc1_esd_3V3_PC_2kV_bottom,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
829,hpc1_esd_3V3_PC_2kV_bottom,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
830,hpc1_esd_3V3_PC_2kV_bottom,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
831,hpc1_esd_3V3_PC_2kV_bottom,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
832,hpc1_esd_3V3_PC_2kV_dig_bottom,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
833,hpc1_esd_3V3_PC_2kV_dig_bottom,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
834,hpc1_esd_3V3_PC_2kV_dig_bottom,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
835,hpc1_esd_3V3_PC_2kV_dig_bottom,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
836,hpc1_esd_3V3_PC_2kV_dig_left,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
837,hpc1_esd_3V3_PC_2kV_dig_left,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
838,hpc1_esd_3V3_PC_2kV_dig_left,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
839,hpc1_esd_3V3_PC_2kV_dig_left,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
840,hpc1_esd_3V3_PC_2kV_left,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
841,hpc1_esd_3V3_PC_2kV_left,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
842,hpc1_esd_3V3_PC_2kV_left,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
843,hpc1_esd_3V3_PC_2kV_left,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
844,hpc1_esd_3V3_PC_2kV_right,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
845,hpc1_esd_3V3_PC_2kV_right,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
846,hpc1_esd_3V3_PC_2kV_right,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
847,hpc1_esd_3V3_PC_2kV_right,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
848,hpc1_esd_3V3_PC_2kV_top,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
849,hpc1_esd_3V3_PC_2kV_top,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
850,hpc1_esd_3V3_PC_2kV_top,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
851,hpc1_esd_3V3_PC_2kV_top,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
852,hpc1_esd_36V_PC_0k5V,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
853,hpc1_esd_36V_PC_0k5V,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
854,hpc1_esd_36V_PC_0k5V,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
855,hpc1_esd_36V_PC_0k5V,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
856,hpc1_esd_36V_PC_0k5V_left,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_018,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
857,hpc1_esd_36V_PC_0k5V_left,2022-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_018,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
858,hpc1_io_ana_cmf,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_019,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
859,hpc1_io_ana_cmf,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_019,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
860,hpc1_io_ana_cmf,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_019,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
861,hpc1_io_ana_cmf,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_019,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
862,hpc1_io_ana_cp_cap,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_020,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
863,hpc1_io_ana_cp_cap,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_020,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
864,hpc1_io_ana_cp_cap,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_020,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
865,hpc1_io_ana_cp_cap,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_020,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
866,hpc1_io_ana_drv,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_021,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
867,hpc1_io_ana_drv,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_021,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
868,hpc1_io_ana_drv,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_021,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
869,hpc1_io_ana_drv,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_021,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
870,hpc1_io_ana_em_acc_shield_a,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
871,hpc1_io_ana_em_acc_shield_a,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
872,hpc1_io_ana_em_acc_shield_a,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
873,hpc1_io_ana_em_acc_shield_a,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
874,hpc1_io_ana_ffb_bottom,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
875,hpc1_io_ana_ffb_bottom,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
876,hpc1_io_ana_ffb_bottom,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
877,hpc1_io_ana_ffb_bottom,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
878,hpc1_io_ana_ffb_right,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
879,hpc1_io_ana_ffb_right,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
880,hpc1_io_ana_ffb_right,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
881,hpc1_io_ana_ffb_right,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
882,hpc1_io_ana_ffb_top,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
883,hpc1_io_ana_ffb_top,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
884,hpc1_io_ana_ffb_top,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
885,hpc1_io_ana_ffb_top,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
886,hpc1_io_ana_gnd,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
887,hpc1_io_ana_gnd,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
888,hpc1_io_ana_gnd,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
889,hpc1_io_ana_gnd,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
890,hpc1_io_ana_ldo_sense,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
891,hpc1_io_ana_ldo_sense,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
892,hpc1_io_ana_ldo_sense,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
893,hpc1_io_ana_ldo_sense,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
894,hpc1_io_ana_mm_bottom,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,1.2a,T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
895,hpc1_io_ana_mm_bottom,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,1.2a,T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
896,hpc1_io_ana_mm_bottom,,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,1.2a,T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
897,hpc1_io_ana_mm_right,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
898,hpc1_io_ana_mm_right,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
899,hpc1_io_ana_mm_right,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
900,hpc1_io_ana_mm_right,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
901,hpc1_io_ana_mm_top,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
902,hpc1_io_ana_mm_top,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
903,hpc1_io_ana_mm_top,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
904,hpc1_io_ana_mm_top,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
905,hpc1_io_ana_p2v5,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
906,hpc1_io_ana_p2v5,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
907,hpc1_io_ana_p2v5,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
908,hpc1_io_ana_p2v5,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
909,hpc1_io_ana_p3v3a,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
910,hpc1_io_ana_p3v3a,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
911,hpc1_io_ana_p3v3a,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
912,hpc1_io_ana_p3v3a,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
913,hpc1_io_ana_ps_ss,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
914,hpc1_io_ana_ps_ss,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
915,hpc1_io_ana_ps_ss_bottom,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
916,hpc1_io_ana_ps_ss_bottom,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
917,hpc1_io_ana_ps_ss_bottom,,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
918,hpc1_io_ana_ps_ss_right,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
919,hpc1_io_ana_ps_ss_right,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
920,hpc1_io_ana_ps_ss_right,,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
921,hpc1_io_ana_ps_ss_top,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
922,hpc1_io_ana_ps_ss_top,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
923,hpc1_io_ana_ps_ss_top,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
924,hpc1_io_ana_qc_bottom,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
925,hpc1_io_ana_qc_bottom,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
926,hpc1_io_ana_qc_bottom,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
927,hpc1_io_ana_qc_bottom,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
928,hpc1_io_ana_qc_right,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
929,hpc1_io_ana_qc_right,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
930,hpc1_io_ana_qc_right,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
931,hpc1_io_ana_qc_right,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
932,hpc1_io_ana_qc_top,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
933,hpc1_io_ana_qc_top,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
934,hpc1_io_ana_qc_top,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
935,hpc1_io_ana_qc_top,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
936,hpc1_io_ana_shield_gyro_right,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
937,hpc1_io_ana_shield_gyro_right,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
938,hpc1_io_ana_shield_gyro_top,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
939,hpc1_io_ana_shield_gyro_top,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
940,hpc1_io_ana_st_acc_aonscr,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
941,hpc1_io_ana_st_acc_aonscr,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
942,hpc1_io_ana_st_acc,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
943,hpc1_io_ana_st_acc,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
944,hpc1_io_ana_st_acc,2023-01-30,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
945,hpc1_io_ana_st_acc,,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
946,hpc1_io_ana_st_acc_probe,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
947,hpc1_io_ana_st_acc_probe,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
948,hpc1_io_ana_st_acc_probe,2023-01-30,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
949,hpc1_io_ana_st_acc_probe,,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
950,hpc1_io_ana_st_acc_scale6,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
951,hpc1_io_ana_st_acc_scale6,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
952,hpc1_io_ana_st_acc_scale6,2022-03-14,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
953,hpc1_io_ana_st_acc_scale6,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
954,hpc1_io_ana_ti_extresn,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
955,hpc1_io_ana_ti_extresn,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
956,hpc1_io_ana_ti_extresn,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
957,hpc1_io_ana_ti_extresn,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
958,hpc1_io_ana_tio,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
959,hpc1_io_ana_tio,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
960,hpc1_io_ana_tio,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
961,hpc1_io_ana_tio,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
962,hpc1_io_ana_vpp,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,8V
963,hpc1_io_ana_vpp,2020-09-25,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,8V
964,hpc1_io_ana_vpp,2020-10-07,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,8V
965,hpc1_io_ana_vpp,2022-02-11,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,8V
966,hpc1_io_ana_vpp,2023-01-30,,TSMC,SV2020_017,,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_8V_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,8V
967,hpc1_io_ana_vsub,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
968,hpc1_io_ana_vsub,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
969,hpc1_io_ana_vsub,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
970,hpc1_io_ana_vsub,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
971,hpc1_io_dig_gnd,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
972,hpc1_io_dig_gnd,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
973,hpc1_io_dig_gnd,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
974,hpc1_io_dig_gnd,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
975,hpc1_io_dig_gnd_noPTB,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
976,hpc1_io_dig_gnd_noPTB,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
977,hpc1_io_dig_gnd_noPTB,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
978,hpc1_io_dig_gnd_noPTB,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
979,hpc1_io_dig_iopd,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
980,hpc1_io_dig_iopd,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
981,hpc1_io_dig_iopd,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
982,hpc1_io_dig_iopd,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
983,hpc1_io_dig_iopd,2023-04-12,,TSMC,SV2020_017,20230412.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
984,hpc1_io_dig_ipd,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
985,hpc1_io_dig_ipd,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
986,hpc1_io_dig_ipd,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
987,hpc1_io_dig_ipd,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
988,hpc1_io_dig_ipd_no_bondpad,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
989,hpc1_io_dig_ipd_no_bondpad,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,1.5,T-013-CV-DR-012-C1,1.5a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
990,hpc1_io_dig_ipu,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
991,hpc1_io_dig_ipu,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
992,hpc1_io_dig_ipu,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
993,hpc1_io_dig_ipu,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
994,hpc1_io_dig_ipu_extresn,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
995,hpc1_io_dig_ipu_extresn,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
996,hpc1_io_dig_ipu_extresn,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
997,hpc1_io_dig_ipu_extresn,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
998,hpc1_io_dig_ldo_sense,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
999,hpc1_io_dig_ldo_sense,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
1000,hpc1_io_dig_ldo_sense,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
1001,hpc1_io_dig_ldo_sense,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
1002,hpc1_io_dig_o,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1003,hpc1_io_dig_o,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1004,hpc1_io_dig_o,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1005,hpc1_io_dig_o,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1006,hpc1_io_dig_o,2023-04-12,,TSMC,SV2020_017,20230412.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1007,hpc1_io_dig_p1v5,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
1008,hpc1_io_dig_p1v5,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
1009,hpc1_io_dig_p1v5,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
1010,hpc1_io_dig_p1v5,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_1V5_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,1V5
1011,hpc1_io_dig_p3v3,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1012,hpc1_io_dig_p3v3,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1013,hpc1_io_dig_p3v3,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1014,hpc1_io_dig_p3v3,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1015,hpc1_io_dig_vio,2020-09-07,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1016,hpc1_io_dig_vio,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1017,hpc1_io_dig_vio,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1018,hpc1_io_dig_vio,2023-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,3V3
1019,hpc1_esd_2V_PC_VDD2VDD_2kV,2020-09-25,,TSMC,SV2020_017,20200904.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,2V
1020,hpc1_esd_2V_PC_VDD2VDD_2kV,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,2V
1021,hpc1_esd_2V_PC_VDD2VDD_2kV,2022-02-11,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,2V
1022,hpc1_esd_2V_PC_VDD2VDD_2kV,2022-01-30,,TSMC,SV2020_017,20230130.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_3V3_SV2020_017,,T-013-CV-DR-012,"1.3_2
1.5",T-013-CV-DR-012-C1,"1.3_2a
1.5a",T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,2V
1023,hpc1_io_ana_cmf_nobusfeed,2020-10-07,,TSMC,SV2020_017,20201007.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.3_2,T-013-CV-DR-012-C1,1.3_2a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
1024,hpc1_io_ana_cmf_nobusfeed,,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>,SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.3_2,T-013-CV-DR-012-C1,1.3_2a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
1025,hpc1_river_io_ring_for_floorplanning,2021-11-08,,TSMC,SV2020_017,20211108.0,Murata,Teemu Salo <teemu.salo@murata.com>, SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.4_2,T-013-CV-DR-012-C1,1.4_2a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
1026,hpc1_river_io_ring_for_floorplanning,,,TSMC,SV2020_017,20220211.0,Murata,Teemu Salo <teemu.salo@murata.com>, SOFICS_TSMC_CV013LPBCDPlus_ESD_36V_SV2020_017,,T-013-CV-DR-012,1.4_2,T-013-CV-DR-012-C1,1.4_2a,T-013-CV-SP-011-C1,"1.2a
1.3p2a",T-013-CV-SP-011,1.2,190,BDV,130nm,BCD,LP,36V
1027,44_PC_SMOS,2020-12-24,,TSMC,SV2020_022,20201224.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,4V4
1028,44_PC_SMOS,2021-01-06,,TSMC,SV2020_022,20210106.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,4V4
1029,44_PC_SMOS,2021-01-07,,TSMC,SV2020_022,20210107.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,4V4
1030,44_PC_SMOS,2021-08-26,,TSMC,SV2020_022,20210823.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,4V4
1031,44_PC_SMOS,,,TSMC,SV2020_022,20210903.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_PC_SMOS.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
OA database lib CPA204_esd_cells_210823
OA database lib CPA204_esd_cells_210903
OA database lib CPA204_esd_cells_210913 -> cell not tagged!",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,4V4
1032,44_LC_laser_A,2020-12-24,,TSMC,SV2020_022,20201224.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_A.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,4V4
1033,44_LC_laser_A,2021-01-06,,TSMC,SV2020_022,20210106.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_A.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,4V4
1034,44_LC_laser_A,2021-01-07,,TSMC,SV2020_022,20210107.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_A.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,4V4
1035,44_LC_laser_C,2020-12-24,,TSMC,SV2020_022,20201224.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_C.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,4V4
1036,44_LC_laser_C,2021-01-06,,TSMC,SV2020_022,20210106.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_C.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,4V4
1037,44_LC_laser_C,2021-01-07,,TSMC,SV2020_022,20210107.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"44_LC_laser_C.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,4V4
1038,25_LC_IO,2020-12-24,,TSMC,SV2020_022,20201224.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"25_LC_IO.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,2V5
1039,25_LC_IO,2021-01-06,,TSMC,SV2020_022,20210106.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"25_LC_IO.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,2V5
1040,25_LC_IO,2021-01-07,,TSMC,SV2020_022,20210107.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"25_LC_IO.gds
CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,2V5
1041,44_32_diode,2021-01-06,,TSMC,SV2020_022,20210106.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,2V5
1042,44_32_diode,2021-01-07,,TSMC,SV2020_022,20210107.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_4V4_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,2V5
1043,25_PC,2021-01-06,,TSMC,SV2020_022,20210106.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,2V5
1044,25_PC,2021-01-07,,TSMC,SV2020_022,20210107.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,2V5
1045,25_PC,2021-10-08,,TSMC,SV2020_022,,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"CPA204_Rockley_Zirkel_210106.gds
CPA204_Rockley_Zirkel_210107.gds
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,2V5
1046,Sofics_esd_2V5_PC_H,2021-01-08,,TSMC,SV2021_001,20210108.0,Sequans ,'Gadi Laufer' <glaufer@sequans.com>,SOFICS_TSMC_N12FFC_ESD_2V5_SV2020_001,,T-N12-CL-DR-003,1.4,T-N12-CL-DR-001-C1,1.4a,T-N12-CL-LS-001-C1,1.0D,T-N12-CL-SP-001,1.0_2p4,203,HM,12nm,CMOS,FFC,2V5
1047,Sofics_esd_2V5_PC_H,2021-04-01,,TSMC,SV2021_001,20210401.0,Sequans ,'Gadi Laufer' <glaufer@sequans.com>,SOFICS_TSMC_N12FFC_ESD_2V5_SV2020_001,,T-N12-CL-DR-003,1.4,T-N12-CL-DR-001-C1,1.4a,T-N12-CL-LS-001-C1,1.0D,T-N12-CL-SP-001,1.0_2p4,203,HM,12nm,CMOS,FFC,2V5
1048,Mondriaan_floorplan,2021-02-26,,Micronas,SV2021_002,20210226.0,TDK,Vecchi Maria-Cristina <Maria-Cristina.Vecchi@micronas.com>,SOFICS_MICRONAS_CMOS045_ESD_3V3_SV2021_002,Mondriaan_floorplan.gds,DS000045,20,c05s10-local.m3.drc.rs,1.38,c05s10-local.m3.lvsex.lvs4lpe.rs,1.38,,1.4,200,EF,450nm,CMOS,1_c05s10_m2,3V3
1049,Mondriaan_floorplan,2021-03-02,,Micronas,SV2021_002,20210302.0,TDK,Vecchi Maria-Cristina <Maria-Cristina.Vecchi@micronas.com>,SOFICS_MICRONAS_CMOS045_ESD_3V3_SV2021_002,Mondriaan_floorplan.gds,DS000045,20,c05s10-local.m3.drc.rs,1.38,c05s10-local.m3.lvsex.lvs4lpe.rs,1.38,,1.4,200,EF,450nm,CMOS,1_c05s10_m2,3V3
1050,Sofics_TSMC28HPCP_PC_0V9_40u,2021-03-10,,TSMC,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,28nm,,,
1051,Sofics_TSMC28HPCP_PC_0V9_40u,2021-10-07,,TSMC,SV2021_003,,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,28nm,,,
1052,10_LC_1V8_ESDONSCR_ISO_500V,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1053,10_LC_1V8_ESDONSCR_ISO_500V,2021-10-07,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1054,10_LC_1V8_ESDONSCR_ISO_1kV,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1055,10_LC_1V8_ESDONSCR_ISO_1kV,2021-10-07,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1056,18_25_33_LC_1V8_DD_ISO_200V,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1057,18_25_33_LC_1V8_DD_ISO_200V,2021-10-07,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1058,18_25_33_LC_1V8_DD_ISO_2kV,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1059,18_25_33_LC_1V8_DD_ISO_2kV,2021-10-07,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1060,1V2LC_single,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1061,1V2LC_single,2021-10-07,,,SV2021_003,20211006.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1062,0V9LC_lccs,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1063,0V9LC_lccs,2021-10-07,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1064,30__PC_Clamp_RD,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1065,30__PC_Clamp_RD,2021-10-07,,,SV2021_003,,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1066,Sofics_TSMC28HPCP_LC_1V8_ESDON,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1067,Sofics_TSMC28HPCP_LC_1V8_ESDON,2021-10-07,,,SV2021_003,,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1068,SF_33_LC_2V5_ESDONSCR_ISO_2kV_30u,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1069,SF_33_LC_2V5_ESDONSCR_ISO_2kV_30u,2021-10-07,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1070,SFX_28HPCP_TX_33_60,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1071,SFX_28HPCP_TX_33_60,2021-10-07,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1072,10_LC_1V8_ESDONSCR_ISO_100V,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1073,10_LC_1V8_ESDONSCR_ISO_100V,2021-10-07,,,SV2021_003,20211006.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1074,44_PC_SMOS,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1075,44_PC_SMOS,2021-10-07,,,SV2021_003,20211006.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1076,44_LC_laser_A,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1077,44_LC_laser_A,2021-10-07,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1078,44_LC_laser_C,2021-03-10,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1079,44_LC_laser_C,2021-10-07,,,SV2021_003,20210310.0,Semtech,Ketan Mistry <kmistry@semtech.com>,SOFICS_TSMC_CLN28HPCMpRF_ESD_4V4_SV2021_003,"SFX_28nm_cell_collection.gds
SFX_28nm_cell_collection_211006.gds","T-N28-CL-DR-002
 T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CR-SP-030-C1,1.0_2p1a,,,175,WV,,,,
1080,SF_0V9_POWER_CLAMP_CORE_GROUND,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-002,2,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,v1.0_3p,T-N28-CL-SP-092,V1.8_3,206,HM,,,,
1081,SF_0V9_POWER_CLAMP_CORE_GROUND,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-002,2,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,v1.0_3p,T-N28-CL-SP-092,V1.8_3,206,HM,,,,
1082,SF_0V9_POWER_CLAMP_CORE_GROUND,2023-09-08,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-002,2,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,v1.0_3p,T-N28-CL-SP-092,V1.8_3,206,HM,,,,
1083,SF_0V9_POWER_CLAMP_CORE_SUPPLY,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-003,3,T-N28-CL-DR-002-C2,2.0b,T-N28-CL-LS-002-C2,v1.0_3p,T-N28-CL-SP-093,V1.8_4,206,HM,,,,
1084,SF_0V9_POWER_CLAMP_CORE_SUPPLY,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-003,3,T-N28-CL-DR-002-C2,2.0b,T-N28-CL-LS-002-C2,v1.0_3p,T-N28-CL-SP-093,V1.8_4,206,HM,,,,
1085,SF_0V9_POWER_CLAMP_CORE_SUPPLY,2023-09-08,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_0V9_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-003,3,T-N28-CL-DR-002-C2,2.0b,T-N28-CL-LS-002-C2,v1.0_3p,T-N28-CL-SP-093,V1.8_4,206,HM,,,,
1086,SF_1V2_FULL_LOCAL_prelim,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-004,4,T-N28-CL-DR-002-C3,2.0b,T-N28-CL-LS-002-C3,v1.0_3p,T-N28-CL-SP-094,V1.8_5,206,HM,,,,
1087,SF_1V2_FULL_LOCAL_prelim,2023-09-08,,,SV2021_008,20230809.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-004,4,T-N28-CL-DR-002-C3,2.0b,T-N28-CL-LS-002-C3,v1.0_3p,T-N28-CL-SP-094,V1.8_5,206,HM,,,,
1088,SF_1V2_FULL_LOCAL_CDM_prelim,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-005,5,T-N28-CL-DR-002-C4,2.0b,T-N28-CL-LS-002-C4,v1.0_3p,T-N28-CL-SP-095,V1.8_6,206,HM,,,,
1089,SF_1V2_FULL_LOCAL_CDM_prelim,2023-09-08,,,SV2021_008,20230809.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-005,5,T-N28-CL-DR-002-C4,2.0b,T-N28-CL-LS-002-C4,v1.0_3p,T-N28-CL-SP-095,V1.8_6,206,HM,,,,
1090,SF_1V2_OVT_prelim,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-006,6,T-N28-CL-DR-002-C5,2.0b,T-N28-CL-LS-002-C5,v1.0_3p,T-N28-CL-SP-096,V1.8_7,206,HM,,,,
1091,SF_1V2_OVT_prelim,2023-09-08,,,SV2021_008,20230809.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-006,6,T-N28-CL-DR-002-C5,2.0b,T-N28-CL-LS-002-C5,v1.0_3p,T-N28-CL-SP-096,V1.8_7,206,HM,,,,
1092,SF_1V2_POWER_CLAMP_IO_GROUND_prelim,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-007,7,T-N28-CL-DR-002-C6,2.0b,T-N28-CL-LS-002-C6,v1.0_3p,T-N28-CL-SP-097,V1.8_8,206,HM,,,,
1093,SF_1V2_POWER_CLAMP_IO_GROUND_prelim,2023-09-08,,,SV2021_008,20230809.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-007,7,T-N28-CL-DR-002-C6,2.0b,T-N28-CL-LS-002-C6,v1.0_3p,T-N28-CL-SP-097,V1.8_8,206,HM,,,,
1094,SF_1V2_POWER_CLAMP_IO_SUPPLY_prelim,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-008,8,T-N28-CL-DR-002-C7,2.0b,T-N28-CL-LS-002-C7,v1.0_3p,T-N28-CL-SP-098,V1.8_9,206,HM,,,,
1095,SF_1V2_POWER_CLAMP_IO_SUPPLY_prelim,2023-09-08,,,SV2021_008,20230809.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-008,8,T-N28-CL-DR-002-C7,2.0b,T-N28-CL-LS-002-C7,v1.0_3p,T-N28-CL-SP-098,V1.8_9,206,HM,,,,
1096,SF_1V8_FULL_LOCAL,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-009,9,T-N28-CL-DR-002-C8,2.0b,T-N28-CL-LS-002-C8,v1.0_3p,T-N28-CL-SP-099,V1.8_10,206,HM,,,,
1097,SF_1V8_FULL_LOCAL,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-009,9,T-N28-CL-DR-002-C8,2.0b,T-N28-CL-LS-002-C8,v1.0_3p,T-N28-CL-SP-099,V1.8_10,206,HM,,,,
1098,SF_1V8_FULL_LOCAL,2023-09-08,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-009,9,T-N28-CL-DR-002-C8,2.0b,T-N28-CL-LS-002-C8,v1.0_3p,T-N28-CL-SP-099,V1.8_10,206,HM,,,,
1099,SF_1V8_FULL_LOCAL_CDM,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-010,10,T-N28-CL-DR-002-C9,2.0b,T-N28-CL-LS-002-C9,v1.0_3p,T-N28-CL-SP-100,V1.8_11,206,HM,,,,
1100,SF_1V8_FULL_LOCAL_CDM,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-010,10,T-N28-CL-DR-002-C9,2.0b,T-N28-CL-LS-002-C9,v1.0_3p,T-N28-CL-SP-100,V1.8_11,206,HM,,,,
1101,SF_1V8_FULL_LOCAL_CDM,2023-09-08,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-010,10,T-N28-CL-DR-002-C9,2.0b,T-N28-CL-LS-002-C9,v1.0_3p,T-N28-CL-SP-100,V1.8_11,206,HM,,,,
1102,SF_1V8_OVT,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-011,11,T-N28-CL-DR-002-C10,2.0b,T-N28-CL-LS-002-C10,v1.0_3p,T-N28-CL-SP-101,V1.8_12,206,HM,,,,
1103,SF_1V8_OVT,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-011,11,T-N28-CL-DR-002-C10,2.0b,T-N28-CL-LS-002-C10,v1.0_3p,T-N28-CL-SP-101,V1.8_12,206,HM,,,,
1104,SF_1V8_OVT,2023-09-08,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-011,11,T-N28-CL-DR-002-C10,2.0b,T-N28-CL-LS-002-C10,v1.0_3p,T-N28-CL-SP-101,V1.8_12,206,HM,,,,
1105,SF_1V8_POWER_CLAMP_IO_GROUND,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-012,12,T-N28-CL-DR-002-C11,2.0b,T-N28-CL-LS-002-C11,v1.0_3p,T-N28-CL-SP-102,V1.8_13,206,HM,,,,
1106,SF_1V8_POWER_CLAMP_IO_GROUND,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-012,12,T-N28-CL-DR-002-C11,2.0b,T-N28-CL-LS-002-C11,v1.0_3p,T-N28-CL-SP-102,V1.8_13,206,HM,,,,
1107,SF_1V8_POWER_CLAMP_IO_GROUND,2023-09-08,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-012,12,T-N28-CL-DR-002-C11,2.0b,T-N28-CL-LS-002-C11,v1.0_3p,T-N28-CL-SP-102,V1.8_13,206,HM,,,,
1108,SF_1V8_POWER_CLAMP_IO_SUPPLY,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-013,13,T-N28-CL-DR-002-C12,2.0b,T-N28-CL-LS-002-C12,v1.0_3p,T-N28-CL-SP-103,V1.8_14,206,HM,,,,
1109,SF_1V8_POWER_CLAMP_IO_SUPPLY,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-013,13,T-N28-CL-DR-002-C12,2.0b,T-N28-CL-LS-002-C12,v1.0_3p,T-N28-CL-SP-103,V1.8_14,206,HM,,,,
1110,SF_1V8_POWER_CLAMP_IO_SUPPLY,2023-09-08,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-013,13,T-N28-CL-DR-002-C12,2.0b,T-N28-CL-LS-002-C12,v1.0_3p,T-N28-CL-SP-103,V1.8_14,206,HM,,,,
1111,SF_SPACER_W05,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-014,14,T-N28-CL-DR-002-C13,2.0b,T-N28-CL-LS-002-C13,v1.0_3p,T-N28-CL-SP-104,V1.8_15,206,HM,,,,
1112,SF_SPACER_W05,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-014,14,T-N28-CL-DR-002-C13,2.0b,T-N28-CL-LS-002-C13,v1.0_3p,T-N28-CL-SP-104,V1.8_15,206,HM,,,,
1113,SF_SPACER_W05,2023-09-08,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-014,14,T-N28-CL-DR-002-C13,2.0b,T-N28-CL-LS-002-C13,v1.0_3p,T-N28-CL-SP-104,V1.8_15,206,HM,,,,
1114,SF_POWERCUT,2021-06-21,,,SV2021_008,20210621.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-015,15,T-N28-CL-DR-002-C14,2.0b,T-N28-CL-LS-002-C14,v1.0_3p,T-N28-CL-SP-105,V1.8_16,206,HM,,,,
1115,SF_POWERCUT,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-015,15,T-N28-CL-DR-002-C14,2.0b,T-N28-CL-LS-002-C14,v1.0_3p,T-N28-CL-SP-105,V1.8_16,206,HM,,,,
1116,SF_POWERCUT,2023-09-08,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-015,15,T-N28-CL-DR-002-C14,2.0b,T-N28-CL-LS-002-C14,v1.0_3p,T-N28-CL-SP-105,V1.8_16,206,HM,,,,
1117,SF_0V9_1V2_POWER_CLAMP_CORE_GROUND,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-016,16,T-N28-CL-DR-002-C15,2.0b,T-N28-CL-LS-002-C15,v1.0_3p,T-N28-CL-SP-106,V1.8_17,206,HM,,,,
1118,SF_0V9_1V2_POWER_CLAMP_CORE_GROUND,2023-06-21,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-016,16,T-N28-CL-DR-002-C15,2.0b,T-N28-CL-LS-002-C15,v1.0_3p,T-N28-CL-SP-106,V1.8_17,206,HM,,,,
1119,SF_0V9_1V2_POWER_CLAMP_CORE_SUPPLY,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-017,17,T-N28-CL-DR-002-C16,2.0b,T-N28-CL-LS-002-C16,v1.0_3p,T-N28-CL-SP-107,V1.8_18,206,HM,,,,
1120,SF_0V9_1V2_POWER_CLAMP_CORE_SUPPLY,2023-06-21,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-017,17,T-N28-CL-DR-002-C16,2.0b,T-N28-CL-LS-002-C16,v1.0_3p,T-N28-CL-SP-107,V1.8_18,206,HM,,,,
1121,SF_0V9_1V2_AVDD_NORAIL,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-018,18,T-N28-CL-DR-002-C17,2.0b,T-N28-CL-LS-002-C17,v1.0_3p,T-N28-CL-SP-108,V1.8_19,206,HM,,,,
1122,SF_0V9_1V2_AVDD_NORAIL,2023-06-21,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-018,18,T-N28-CL-DR-002-C17,2.0b,T-N28-CL-LS-002-C17,v1.0_3p,T-N28-CL-SP-108,V1.8_19,206,HM,,,,
1123,SF_0V9_1V2_FULL_LOCAL,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-019,19,T-N28-CL-DR-002-C18,2.0b,T-N28-CL-LS-002-C18,v1.0_3p,T-N28-CL-SP-109,V1.8_20,206,HM,,,,
1124,SF_0V9_1V2_FULL_LOCAL,2023-06-21,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-019,19,T-N28-CL-DR-002-C18,2.0b,T-N28-CL-LS-002-C18,v1.0_3p,T-N28-CL-SP-109,V1.8_20,206,HM,,,,
1125,SF_0V9_1V2_FULL_LOCAL_CDM,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,,,,
1126,SF_0V9_1V2_FULL_LOCAL_CDM,2023-06-21,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,,,,
1127,SF_0V9_1V2_OVT,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-021,21,T-N28-CL-DR-002-C20,2.0b,T-N28-CL-LS-002-C20,v1.0_3p,T-N28-CL-SP-111,V1.8_22,206,HM,,,,
1128,SF_0V9_1V2_OVT,2023-06-21,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-021,21,T-N28-CL-DR-002-C20,2.0b,T-N28-CL-LS-002-C20,v1.0_3p,T-N28-CL-SP-111,V1.8_22,206,HM,,,,
1129,SF_0V9_1V2_PCLAMP_NORAIL,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-022,22,T-N28-CL-DR-002-C21,2.0b,T-N28-CL-LS-002-C21,v1.0_3p,T-N28-CL-SP-112,V1.8_23,206,HM,,,,
1130,SF_0V9_1V2_PCLAMP_NORAIL,2023-06-21,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-022,22,T-N28-CL-DR-002-C21,2.0b,T-N28-CL-LS-002-C21,v1.0_3p,T-N28-CL-SP-112,V1.8_23,206,HM,,,,
1131,SF_0V9_1V2_POWER_CLAMP_IO_GROUND,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-023,23,T-N28-CL-DR-002-C22,2.0b,T-N28-CL-LS-002-C22,v1.0_3p,T-N28-CL-SP-113,V1.8_24,206,HM,,,,
1132,SF_0V9_1V2_POWER_CLAMP_IO_GROUND,2023-06-21,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-023,23,T-N28-CL-DR-002-C22,2.0b,T-N28-CL-LS-002-C22,v1.0_3p,T-N28-CL-SP-113,V1.8_24,206,HM,,,,
1133,SF_0V9_1V2_POWER_CLAMP_IO_SUPPLY,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-024,24,T-N28-CL-DR-002-C23,2.0b,T-N28-CL-LS-002-C23,v1.0_3p,T-N28-CL-SP-114,V1.8_25,206,HM,,,,
1134,SF_0V9_1V2_POWER_CLAMP_IO_SUPPLY,2023-06-21,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V2_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-024,24,T-N28-CL-DR-002-C23,2.0b,T-N28-CL-LS-002-C23,v1.0_3p,T-N28-CL-SP-114,V1.8_25,206,HM,,,,
1135,SF_1V8_AVDD_NORAIL,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-025,25,T-N28-CL-DR-002-C24,2.0b,T-N28-CL-LS-002-C24,v1.0_3p,T-N28-CL-SP-115,V1.8_26,206,HM,,,,
1136,SF_1V8_AVDD_NORAIL,2023-06-21,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-025,25,T-N28-CL-DR-002-C24,2.0b,T-N28-CL-LS-002-C24,v1.0_3p,T-N28-CL-SP-115,V1.8_26,206,HM,,,,
1137,SF_1V8_PCLAMP_NORAIL,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-026,26,T-N28-CL-DR-002-C25,2.0b,T-N28-CL-LS-002-C25,v1.0_3p,T-N28-CL-SP-116,V1.8_27,206,HM,,,,
1138,SF_1V8_PCLAMP_NORAIL,2023-06-21,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-026,26,T-N28-CL-DR-002-C25,2.0b,T-N28-CL-LS-002-C25,v1.0_3p,T-N28-CL-SP-116,V1.8_27,206,HM,,,,
1139,SF_AVSS_NORAIL,2021-08-17,,,SV2021_008,20210817.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-027,27,T-N28-CL-DR-002-C26,2.0b,T-N28-CL-LS-002-C26,v1.0_3p,T-N28-CL-SP-117,V1.8_28,206,HM,,,,
1140,SF_AVSS_NORAIL,2023-06-21,,,SV2021_008,20230908.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2021_008,SOFICS_TSMC_N28HPCMP_0V9_1V2_1V8_ESD.gds,T-N28-CL-DR-027,27,T-N28-CL-DR-002-C26,2.0b,T-N28-CL-LS-002-C26,v1.0_3p,T-N28-CL-SP-117,V1.8_28,206,HM,,,,
1141,SFX_33_Powerclamp_2kV_55,2021-06-28,,,SV2021_009,20210625.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
1142,SFX_33_Powerclamp_2kV_55,2021-11-08,,,SV2021_009,20211108.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
1143,SFX_33_RCSCR_HHV_PC_2kV_55,2021-06-28,,,SV2021_009,20210625.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
1144,SFX_33_RCSCR_HHV_PC_2kV_55,2021-11-08,,,SV2021_009,20211108.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
1145,SFX_33_RCSCR_HHV_PC_2kV_open_drain,2021-06-28,,,SV2021_009,20210625.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
1146,SFX_33_RCSCR_HHV_PC_2kV_open_drain,2021-11-08,,,SV2021_009,20211108.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_3V3_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
1147,SFX_60_Powerclamp_2kV_55,2021-06-28,,,SV2021_009,20210625.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
1148,SFX_60_Powerclamp_2kV_55,2021-11-08,,,SV2021_009,20211108.0,imec,Carolina Mora Lopez (imec) <Carolina.MoraLopez@imec.be>,SOFICS_TSMC_CVN55_NF_ESD_6V0_SV2021_009,,T-N55-CV-DR-002,1.2_3,T-N55-CV-DR-002,1.2_3A,T-N55-CV-LS-001,1.2a,T-N55-CV-SP-009,V1d2,212,WF,,,,
1149,25_PC_3HD,2021-09-09,,TSMC,SV2020_022,20210909.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,2V5
1150,25_PC_3HD,2021-10-08,,TSMC,SV2020_022,20211008.0,Rockley Photonics,David Nelson <david.nelson@rockleyphotonics.com>,SOFICS_TSMC_N28HPC+_ESD_2V5_SV2020_022,"
CPA204_esd_cells_211008.zip",T-N28-CL-DR-002,2, T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-081,1.0_2p7,204,WV,28nm,CMOS,HPC+,2V5
1151,SF_4kV_IEC_preliminary_cell,2021-09-09,,,SV2021_010,20210909.0,Aviva Links,Hiok-Tiaq Ng <tiaq@avivalinks.com>,,,,,,,,,,,220,HM,,,,
1152,SF_4kV_IEC_preliminary_cell,2021-09-24,,,SV2021_010,20210924.0,Aviva Links,Hiok-Tiaq Ng <tiaq@avivalinks.com>,,,,,,,,,,,220,HM,,,,
1153,SF_LC_ESDON_DN_IEC4kV,2021-10-29,,,SV2021_010,211019.0,Aviva Links,Hiok-Tiaq Ng <tiaq@avivalinks.com>,,,,,,,,,,,220,HM,,,,
1154,SF_LC_ESDON_DN_IEC4kV,2021-09-24,,,SV2021_010,20210924.0,Aviva Links,Hiok-Tiaq Ng <tiaq@avivalinks.com>,,,,,,,,,,,220,HM,,,,
1155,Sofics_JSCR_NMOS_overlap_PC_2kV,2021-11-25,,GF,SV2021_012,20211125.0,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1156,Sofics_JSCR_NMOS_overlap_PC_2kV,2021-12-22,,GF,SV2021_012,20211222.0,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1157,Sofics_JSCR_NMOS_overlap_PC_2kV,2022-02-01,,GF,SV2021_012,,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1158,Sofics_JSCR_NMOS_overlap_PC_4kV,2021-11-25,,GF,SV2021_012,20211125.0,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1159,Sofics_JSCR_NMOS_overlap_PC_4kV,2021-12-22,,GF,SV2021_012,20211222.0,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1160,Sofics_JSCR_NMOS_overlap_PC_4kV,2022-02-01,,GF,SV2021_012,,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1161,Sofics_io_clamp_dualdiode_2kV,2021-11-25,,GF,SV2021_012,20211125.0,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1162,Sofics_io_clamp_dualdiode_2kV,2021-12-22,,GF,SV2021_012,20211222.0,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1163,Sofics_io_clamp_dualdiode_2kV,2022-02-01,,GF,SV2021_012,,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1164,Sofics_ana_io_clamp_2kV,2021-11-25,,GF,SV2021_012,20211125.0,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1165,Sofics_ana_io_clamp_2kV,2021-12-22,,GF,SV2021_012,20211222.0,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1166,Sofics_ana_io_clamp_2kV,2022-02-01,,GF,SV2021_012,,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1167,Sofics_p2v6_n1v_assym_bidir_io_clamp_2kV,2021-11-25,,GF,SV2021_012,20211125.0,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1168,Sofics_p2v6_n1v_assym_bidir_io_clamp_2kV,2021-12-22,,GF,SV2021_012,20211222.0,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1169,Sofics_p2v6_n1v_assym_bidir_io_clamp_2kV,2022-02-01,,GF,SV2021_012,,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1170,Sofics_b2b_diodes_2kV,2021-12-22,,GF,SV2021_012,20211222.0,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1171,Sofics_b2b_diodes_2kV,2022-02-01,,GF,SV2021_012,,Nordic,Christian.Hergot@nordicsemi.no,,oalib delivery (svn project : CPA159b_Nordic_GF130SOI_Norppa_ESD),,,,,,,,,159b,OG,130nm,RFSOI,,3V6
1172,SF_1V8_diff_IO_clamp_8kV_IEC,2022-02-04,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,SV2021_013,20220402.0,Atlazo,,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",224,WV,22nm,CMOS,ULL,1.8V
1173,SF_1V8_diff_IO_clamp_8kV_IEC,2022-02-07,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,SV2021_013,20220207.0,Atlazo,,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",224,WV,22nm,CMOS,ULL,1.8V
1174,SF_1V8_single_IO_clamp_8kV_IEC,2022-02-04,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,SV2021_013,20220402.0,Atlazo,,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",224,WV,22nm,CMOS,ULL,1.8V
1175,SF_1V8_single_IO_clamp_8kV_IEC,2022-02-07,S:\3 - Technical\1 - Projects\Atlazo\CPA224_Atlazo_TSMC_22nm_ULL\D - Deliveries\20220215 - datasheets,TSMC,SV2021_013,20220207.0,Atlazo,,SOFICS_TSMC_CLN22ULL_ESD_1V8_SV2021_013,oadb delivery,T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5A,T-N22-CL-LS-005-C1,1.2F,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.2_2P2
1.0_2P4",224,WV,22nm,CMOS,ULL,1.8V
1176,gpio_1v2_top,2022-08-19,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,SV2022_008,20220819.0,CERN,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,166(rpa),OG,16nm,FinFET,N28HPCMP,1v2
1177,gpio_1v2_top,2022-11-21,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,SV2022_008,20221121.0,CERN,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,166(rpa),OG,16nm,FinFET,N28HPCMP,1v2
1178,gpio_1v2_top,2023-11-07,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,SV2022_008,20231107.0,CERN,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,166(rpa),OG,16nm,FinFET,N28HPCMP,1v2
1179,bias_gen_1v2_ldo,2022-08-19,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,SV2022_008,20220819.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,166(rpa),OG,16nm,FinFET,N28HPCMP,1v2
1180,bias_gen_1v2_ldo,2022-11-21,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,SV2022_008,20221121.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,166(rpa),OG,16nm,FinFET,N28HPCMP,1v2
1181,bias_gen_1v2_ldo,2023-11-07,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,SV2022_008,20231107.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,166(rpa),OG,16nm,FinFET,N28HPCMP,1v2
1182,gpio_1v2_top_h,2022-08-19,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,SV2022_008,20220819.0,CERN,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,166(rpa),OG,16nm,FinFET,N28HPCMP,1v2
1183,gpio_1v2_top_h,2022-11-21,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,SV2022_008,20221121.0,CERN,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,166(rpa),OG,16nm,FinFET,N28HPCMP,1v2
1184,gpio_1v2_top_h,2023-11-07,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,SV2022_008,20231107.0,CERN,KosKostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,166(rpa),OG,16nm,FinFET,N28HPCMP,1v2
1185,bias_gen_1v2_ldo_h,2022-08-19,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,SV2022_008,20220819.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,166(rpa),OG,16nm,FinFET,N28HPCMP,1v2
1186,bias_gen_1v2_ldo_h,2022-11-21,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,SV2022_008,20221121.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,166(rpa),OG,16nm,FinFET,N28HPCMP,1v2
1187,bias_gen_1v2_ldo_h,2023-11-07,"S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\220819_gpio_1v2_preliminary_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\221121_gpio_1v2_delivery\doc\
S:\3 - Technical\1 - Projects\0 - Internal\RPA166_Jeju_WP2_28nm_Stacked_IO\deliveries\231107_gpio_1v2_delivery\doc\",TSMC,SV2022_008,20231107.0,CERN,Kostas Kloukinas <Kostas.Kloukinas@cern.ch>,SOFICS_TSMC_N28HPCMP_IO_1V2_SV2022_008,oalib delivery,"T-N28-CL-DR-002
T-N28-CL-DR-068","2.0
1.0",T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1,1.0_3p,T-N28-CL-SP-083,v1.1_2p1,166(rpa),OG,16nm,FinFET,N28HPCMP,1v2
1188,Sofics_0v9_Powerclamp_2kV,2022-09-08,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,SV2022_009,20220908.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1189,Sofics_0v9_Powerclamp_2kV,2022-10-05,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,SV2022_009,20221005.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1190,Sofics_0v9_Powerclamp_2kV,2022-10-21,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,SV2022_009,20221021.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1191,Sofics_0v9_Powerclamp_2kV,2022-11-08,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,SV2022_009,20221108.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1192,Sofics_0v9_Powerclamp_2kV,2023-05-11,\\ocean\Shareddocs\3 - Technical\1 - Projects\Nordic\8 - TSMC 22\8 - Datasheets,TSMC,SV2022_009,20230511.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1193,Sofics_0v9_IO_clamp_2kV,2022-09-08,,TSMC,SV2022_009,20220908.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1194,Sofics_0v9_IO_clamp_2kV,2022-10-05,,TSMC,SV2022_009,20221005.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1195,Sofics_0v9_IO_clamp_2kV,2022-10-21,,TSMC,SV2022_009,20221021.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1196,Sofics_0v9_IO_clamp_2kV,2022-11-08,,TSMC,SV2022_009,20221108.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1197,Sofics_0v9_IO_clamp_2kV,2023-05-11,,TSMC,SV2022_009,20230511.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_0V9_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1198,Sofics_3v3_Powerclamp_2kV,2022-09-08,,TSMC,SV2022_009,20220908.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1199,Sofics_3v3_Powerclamp_2kV,2022-10-05,,TSMC,SV2022_009,20221005.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1200,Sofics_3v3_Powerclamp_2kV,2022-10-21,,TSMC,SV2022_009,20221021.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1201,Sofics_3v3_Powerclamp_2kV,2022-11-08,,TSMC,SV2022_009,20221108.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1202,Sofics_3v3_Powerclamp_2kV,2023-05-11,,TSMC,SV2022_009,20230511.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1203,Sofics_3v3_IO_clamp_2kV,2022-09-08,,TSMC,SV2022_009,20220908.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1204,Sofics_3v3_IO_clamp_2kV,2022-10-05,,TSMC,SV2022_009,20221005.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1205,Sofics_3v3_IO_clamp_2kV,2022-10-21,,TSMC,SV2022_009,20221021.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1206,Sofics_3v3_IO_clamp_2kV,2022-11-08,,TSMC,SV2022_009,20221108.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1207,Sofics_3v3_IO_clamp_2kV,2023-05-11,,TSMC,SV2022_009,20230511.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1208,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2022-09-08,,TSMC,SV2022_009,20220908.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1209,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2022-10-05,,TSMC,SV2022_009,20221005.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1210,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2022-10-21,,TSMC,SV2022_009,20221021.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1211,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2022-11-08,,TSMC,SV2022_009,20221108.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1212,Sofics_3v3_clamp_up_0v9_clamp_down_2kV,2023-05-11,,TSMC,SV2022_009,20230511.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1213,Sofics_b2b_diodes_2kV,2022-09-08,,TSMC,SV2022_009,20220908.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1214,Sofics_b2b_diodes_2kV,2022-10-05,,TSMC,SV2022_009,20221005.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1215,Sofics_b2b_diodes_2kV,2022-10-21,,TSMC,SV2022_009,20221021.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1216,Sofics_b2b_diodes_2kV,2022-11-08,,TSMC,SV2022_009,20221108.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1217,Sofics_b2b_diodes_2kV,2023-05-11,,TSMC,SV2022_009,20230511.0,Nordic,Christian.Hergot@nordicsemi.no,SOFICS_TSMC_TSMC22nULL_ESD_3V3_SV2022_009,oalib delivery (CPA232_Nordic_TSMC22nm_ULL),T-N22-CL-DR-001,1.5,T-N22-CL-DR-001-C1,1.5a,T-N22-CL-LS-005-C1,1.2f,T-N22-CR-SP-005,1.2_2P2,232,OG,22nm,CMOS,CLN22_ULL,0v8/2v5
1218,PDB1AC,2022-10-04,,TSMC,SV2022_010,20221004.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1219,PDB1AC,2022-10-18,,TSMC,SV2022_010,20221018.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1220,PDB1AC,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1221,PDB1AC,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1222,PDB1A,2022-10-04,,TSMC,SV2022_010,20221004.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1223,PDB1A,2022-10-18,,TSMC,SV2022_010,20221018.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1224,PDB1A,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1225,PDB1A,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1226,PVDD3AC,2022-10-04,,TSMC,SV2022_010,20221004.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1227,PVDD3AC,2022-10-18,,TSMC,SV2022_010,20221018.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1228,PVDD3AC,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1229,PVDD3AC,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1230,PVSS3AC,2022-10-18,,TSMC,SV2022_010,20221018.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1231,PVSS3AC,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1232,PVSS3AC,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1233,PVDD3AC,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1234,PVDD3AC,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1235,PVSS3AC,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1236,PVSS3AC,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_1V2_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,1V / 1.2V
1237,PVDD3A,2022-10-04,,TSMC,SV2022_010,20221004.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1238,PVDD3A,2022-10-18,,TSMC,SV2022_010,20221018.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1239,PVDD3A,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1240,PVDD3A,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221004.gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1241,PVSS3A,2022-10-18,,TSMC,SV2022_010,20221018.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1242,PVSS3A,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1243,PVSS3A,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221018.gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1244,sfx_corner_M56,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1245,sfx_corner_M56,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1246,PRCUTA,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1247,PRCUTA,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1248,PENDCAPA,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1249,PENDCAPA,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1250,sfx_filler_M56_w0u5,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1251,sfx_filler_M56_w0u5,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1252,sfx_filler_M56_w5u,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1253,sfx_filler_M56_w5u,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1254,sfx_filler_M56_w10u,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1255,sfx_filler_M56_w10u,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1256,sfx_filler_M56_w20u,2022-12-21,,TSMC,SV2022_010,20221221.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1257,sfx_filler_M56_w20u,2023-01-18,,TSMC,SV2022_010,20230118.0,Alcorlink,BaronFu <baron.fu@alcorlink.com>,SOFICS_TSMC_CMN55GP_ESD_3V3_SV2022_010,"oadb delivery + gds
0_SFX_topcells_221221.gds
0_SFX_topcells_230118.gds",T-N65-CL-DR-001,2.6_1,T-N65-CL-DR-001-C1,2.6_1A,T-N55-CL-LS-001-C1,1.3A,T-N55-CM-SP-006,1.2,231,WV,55nm,CMOS,CMN55GP,3.3V
1258,Sofics_p8v_n8v_bidir_io_clamp_2kV,2023-01-30,,GF,SV2023_002,20230111.0,Nordic,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
1259,Sofics_p8v_n8v_bidir_io_clamp_2kV,2023-04-13,,GF,SV2023_002,20230503.0,Nordic,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
1260,Sofics_p8v_n8v_bidir_io_clamp_2kV,2023-05-03,,GF,SV2023_002,,Nordic,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
1261,Sofics_p11v_n5v_assym_bidir_io_clamp_2kV,2023-01-30,,GF,SV2023_002,20230130.0,Nordic,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
1262,Sofics_p11v_n5v_assym_bidir_io_clamp_2kV,2023-04-13,,GF,SV2023_002,20230413.0,Nordic,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
1263,Sofics_p11v_n5v_assym_bidir_io_clamp_2kV,2023-05-03,,GF,SV2023_002,20230503.0,Nordic,Christian.Hergot@nordicsemi.no,,"
cpa159d_esd_cells_230130
cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
1264,Sofics_p8v_n0v_io_clamp_2kV,2023-04-13,,GF,SV2023_002,20230130.0,Nordic,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
1265,Sofics_p8v_n0v_io_clamp_2kV,2023-05-03,,GF,SV2023_002,20230413.0,Nordic,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
1266,Sofics_p8v_n0v_io_clamp_2kV,,,GF,SV2023_002,20230503.0,Nordic,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
1267,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,2023-04-13,,GF,SV2023_002,20230130.0,Nordic,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
1268,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,2023-05-03,,GF,SV2023_002,20230413.0,Nordic,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
1269,Sofics_SBNMOS_GL7_R14k_BG_int_PC_2kV,,,GF,SV2023_002,20230503.0,Nordic,Christian.Hergot@nordicsemi.no,,"cpa159d_esd_cells_230413
cpa159d_esd_cells_230503",DM-000165_130RFSOI,Rev1.0_1.0,cmos130rfsoi.drc.cal,DRC-CC-000070 rev19 20200909 DRCCC000070_1P5M.rev19.drc,gf013rfsoi.lvs.cal,LVS-000085 rev19 20210602 LVS000085_LVS_CCI_ALRDL_UTM_1P5M.rev19.lvs,,,159d,OG,130nm,RFSOI,,
1270,pt22ull_anio_8kV_core,2023-03-01,https://soficswiki.atlassian.net/wiki/spaces/OT2/pages/671023112/Datasheets,TSMC,SV2023_001,20230301.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1271,pt22ull_anio_8kV_core,2023-04-21,https://soficswiki.atlassian.net/wiki/spaces/OT2/pages/671023112/Datasheets,TSMC,SV2023_001,20230421.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1272,pt22ull_digio_8kV_1v98_core,2023-03-01,,TSMC,SV2023_001,20230301.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V8_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1273,pt22ull_digio_8kV_1v98_core,2023-04-21,,TSMC,SV2023_001,20230421.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V8_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1274,pt22ull_digio_8kV_dual_1v32_core,2023-03-01,,TSMC,SV2023_001,20230301.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V2_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1275,pt22ull_digio_8kV_dual_1v32_core,2023-04-21,,TSMC,SV2023_001,20230421.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V2_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1276,pt22ull_hvsc_cap1a_core,2023-03-01,,TSMC,SV2023_001,20230301.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1277,pt22ull_hvsc_cap1a_core,2023-04-21,,TSMC,SV2023_001,20230421.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1278,pt22ull_hvsc_cap1b_core,2023-03-01,,TSMC,SV2023_001,20230301.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1279,pt22ull_hvsc_cap1b_core,2023-04-21,,TSMC,SV2023_001,20230421.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1280,pt22ull_hvsc_vbat_int_core,2023-03-01,,TSMC,SV2023_001,20230301.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1281,pt22ull_hvsc_vbat_int_core,2023-04-21,,TSMC,SV2023_001,20230421.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_4V6_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1282,pt22ull_clmp_1v50_core,2023-03-01,,TSMC,SV2023_001,20230421.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V5_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1283,pt22ull_clmp_1v50_core,2023-04-21,,TSMC,SV2023_001,,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_1V5_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1284,SFX_2V4clamp_withoutGR,2023-03-01,,TSMC,SV2023_001,20230421.0,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_2V4_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1285,SFX_2V4clamp_withoutGR,2023-04-21,,TSMC,SV2023_001,,Oticon,"Berenika Novbari, BENV <benv@oticon.com>",SOFICS_TSMC_TSMC22nULL_ESD_2V4_SV2023_001,"pt22ull_sofics_230301
pt22ull_sofics_230421",T-N22-CL-DR-001,v1.6,T-N22-CL-DR-001-C1,v1.6a,T-N22-CL-LS-005-C1,1.2f,"T-N22-CL-SP-015
T-N22-CL-SP-019","1.3_2P3
1.0_2P5",239,KD,22nm,CMOS,CLN22_ULL,0v8/2v5
1286,SF_ESD_IO_100fF,2023-05-05,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Mixed_signal\CPA240_TSMC_28HPCP\D_Deliveries\230512_delivery\datasheet SF_ESD_IO_100fF.pdf,TSMC,SV2023_005,20230505.0,Mixed Signal,Tommy Yu <tommy@mixed-signal.com>,SOFICS_TSMC_TSMC_CLN28_HPCM_Plus_MMWave_ESD_1V2_SV2023_005 ,oadb delivery,T-N28-CL-DR-002,2.1,T-N28-CL-DR-002-C1,2.1A,T-N28-CR-SP-029-C1,v1.8_2p3a,,,240,WF,28nm,CMOS,CLN28_HPCM_Plus_MMWave,1v2
1287,SF_ESD_IO_100fF,2023-05-12,\\10.31.13.22\shareddocs\3 - Technical\1 - Projects\Mixed_signal\CPA240_TSMC_28HPCP\D_Deliveries\230512_delivery\datasheet SF_ESD_IO_100fF.pdf,TSMC,SV2023_005,20230511.0,Mixed Signal,Tommy Yu <tommy@mixed-signal.com>,SOFICS_TSMC_TSMC_CLN28_HPCM_Plus_MMWave_ESD_1V2_SV2023_005 ,oadb delivery,T-N28-CL-DR-002,2.1,T-N28-CL-DR-002-C1,2.1A,T-N28-CR-SP-029-C1,v1.8_2p3a,,,240,WF,28nm,CMOS,CLN28_HPCM_Plus_MMWave,1v2
1288,sf_esd_t40_h20_4kvhbm,2023-07-18,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20230718.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1289,sf_esd_t40_h20_4kvhbm,2023-11-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20231121.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1290,sf_esd_t40_h20_4kvhbm,,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20240320.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1291,sf_esd_t40_h20_4kvhbm,,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20240321.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1292,sf_esd_t40_h20_4kvhbm_3t,2023-07-18,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20230718.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1293,sf_esd_t40_h20_4kvhbm_3t,2023-11-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20231121.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1294,sf_esd_t40_h20_4kvhbm_3t,,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20240320.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1295,sf_esd_t40_h20_4kvhbm_3t,,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20240321.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1296,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,2023-07-18,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20230718.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1297,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,2023-11-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20231121.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1298,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20240320.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1299,sf_esd_lcdown_t30m18_h02m02_8kviec_lcup_tm20_hm02_4kvhbm,,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20240321.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1300,sf_esd_t30m0p3_h02m0p3_4kvhbm,2023-07-18,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20230718.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1301,sf_esd_t30m0p3_h02m0p3_4kvhbm,2023-11-21,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20231121.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1302,sf_esd_t30m0p3_h02m0p3_4kvhbm,,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20240320.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1303,sf_esd_t30m0p3_h02m0p3_4kvhbm,,"S:\3 - Technical\1 - Projects\TDK-electronics\CPA246_T18_BCD_GENII\deliveries\230718_gds_oadb\datasheets
https://soficswiki.atlassian.net/l/cp/wU5gs4UV",TSMC,SV2023_008,20240321.0,TDK,Andre Heid <Andre.Heid@tdk.com>,SOFICS_TSMC_N180BCD2_ESD_18V_SV2023_008,SOFICS_TSMC_N180BCD2_ESD_LIB.gds,T-018-CV-DR-027,1.13_2,T-018-CV-DR-027-C1,1.13_2a,T-018-CV-SP-018-C1,1.6b,T-018-CV-SP-018,1.6,246,HM,180nm,BCD,GenII,18V
1304,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float,2023-08-11,/,TSMC,SV2023_011,20230811.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1305,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float,2023-08-25,/,TSMC,SV2023_011,20230825.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1306,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float,2023-09-13,/,TSMC,SV2023_011,20230913.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1307,SF_1V8_FULL_LOCAL_PP05_float,2023-08-11,/,TSMC,SV2023_011,20230811.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1308,SF_1V8_FULL_LOCAL_PP05_float,2023-08-25,/,TSMC,SV2023_011,20230825.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1309,SF_1V8_FULL_LOCAL_PP05_float,2023-09-13,/,TSMC,SV2023_011,20230913.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1310,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float_LACu36_noOD2,2023-08-11,/,TSMC,SV2023_011,20230811.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1311,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float_LACu36_noOD2,2023-08-25,/,TSMC,SV2023_011,20230825.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1312,SF_1V8_POWER_CLAMP_IO_GROUND_PP05_float_LACu36_noOD2,2023-09-13,/,TSMC,SV2023_011,20230913.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1313,SF_1V8_SCR_PP05_G1,2023-08-11,/,TSMC,SV2023_011,20230811.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1314,SF_1V8_SCR_PP05_G1,2023-08-25,/,TSMC,SV2023_011,20230825.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1315,SF_1V8_SCR_PP05_G1,2023-09-13,/,TSMC,SV2023_011,20230913.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1316,SF_1V8_POWER_CLAMP_IO_GROUND,2023-08-11,/,TSMC,SV2023_011,20230811.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1317,SF_1V8_POWER_CLAMP_IO_GROUND,2023-08-25,/,TSMC,SV2023_011,20230825.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1318,SF_1V8_POWER_CLAMP_IO_GROUND,2023-09-13,/,TSMC,SV2023_011,20230913.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1319,SF_1V8_FULL_LOCAL,2023-08-11,/,TSMC,SV2023_011,20230811.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1320,SF_1V8_FULL_LOCAL,2023-08-25,/,TSMC,SV2023_011,20230825.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1321,SF_1V8_FULL_LOCAL,2023-09-13,/,TSMC,SV2023_011,20230913.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1322,SF_1V8_POWER_CLAMP_IO_GROUND_LACu445,2023-08-11,/,TSMC,SV2023_011,20230811.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1323,SF_1V8_POWER_CLAMP_IO_GROUND_LACu445,2023-08-25,/,TSMC,SV2023_011,20230825.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1324,SF_1V8_POWER_CLAMP_IO_GROUND_LACu445,2023-09-13,/,TSMC,SV2023_011,20230913.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1325,SF_1V8_POWER_CLAMP_IO_GROUND_noDPO,2023-08-11,/,TSMC,SV2023_011,20230811.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1326,SF_1V8_POWER_CLAMP_IO_GROUND_noDPO,2023-08-25,/,TSMC,SV2023_011,20230825.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1327,SF_1V8_POWER_CLAMP_IO_GROUND_noDPO,2023-09-13,/,TSMC,SV2023_011,20230913.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1328,SF_1V8_SCR_PP16_G1,2023-08-11,/,TSMC,SV2023_011,20230825.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1329,SF_1V8_SCR_PP16_G1,2023-08-25,/,TSMC,SV2023_011,20230913.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1330,SF_1V8_SCR_PP16_G1,2023-09-13,/,TSMC,SV2023_011,,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1331,SF_1V8_railclamp_2stack,2023-08-11,/,TSMC,SV2023_011,20230825.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1332,SF_1V8_railclamp_2stack,2023-08-25,/,TSMC,SV2023_011,20230913.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1333,SF_1V8_railclamp_2stack,2023-09-13,/,TSMC,SV2023_011,,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1334,SF_1V8_railclamp_2stack_noSTI,2023-08-11,/,TSMC,SV2023_011,20230825.0,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1335,SF_1V8_railclamp_2stack_noSTI,2023-08-25,/,TSMC,SV2023_011,,CERN,Kostas.Kloukinas@cern.ch,SOFICS_TSMC_N28HPCMP_ESD_1V8_SV2023_011,sofics_test_structures.gds,T-N28-CL-DR-020,20,T-N28-CL-DR-002-C19,2.0b,T-N28-CL-LS-002-C19,v1.0_3p,T-N28-CL-SP-110,V1.8_21,206,HM,28nm,CMOS,N28HPCMP,1V8
1336,1V8LC_single_DD,2023-11-28,,TSMC,SV2020_006,20231124.0,Teledyne,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231124.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--,187,KD,28nm,CMOS,HPC+,1V8
1337,1V8LC_single_DD,,,TSMC,SV2020_006,20231212.0,Teledyne,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231124.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--,187,KD,28nm,CMOS,HPC+,1V8
1338,1V8LC_paired_1diodown,2023-11-28,,TSMC,SV2020_006,20231124.0,Teledyne,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231124.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--,187,KD,28nm,CMOS,HPC+,1V8
1339,1V8LC_paired_1diodown,,,TSMC,SV2020_006,20231212.0,Teledyne,"COQUILLE,Pierre (INT) <Pierre.Coquille@Teledyne.com>",SOFICS_TSMC_N28HPC+_ESD_1V8_SV2020_006,Sofics_Teledyne_Delivery_20231124.gds,T-N28-CL-DR-002,2.0,T-N28-CL-DR-002-C1,2.0b,T-N28-CL-LS-002-C1 ,v1.0_3p,--,--,187,KD,28nm,CMOS,HPC+,1V8
1340,SFX_LC_1V1,2024-02-27,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V1.pdf",TSMC,SV2024_001,20240227.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240227.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,1V1
1341,SFX_LC_1V1,2024-03-18,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V1.pdf",TSMC,SV2024_001,20240318.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240227.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,1V1
1342,SFX_LC_1V1,2024-04-04,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V1.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V1.pdf",TSMC,SV2024_001,20240404.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240227.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,1V1
1343,SFX_LC_1V8,2024-02-27,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240319 - metal routing modification\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V8.pdf",TSMC,SV2024_001,20240227.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240411.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,1V8
1344,SFX_LC_1V8,2024-03-18,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240319 - metal routing modification\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V8.pdf",TSMC,SV2024_001,20240318.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240411.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,1V8
1345,SFX_LC_1V8,2024-03-19,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240319 - metal routing modification\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V8.pdf",TSMC,SV2024_001,20240319.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240411.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,1V8
1346,SFX_LC_1V8,2024-04-04,"\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240227 - initial 2 cells\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240318 - initial 2 cells wide\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240319 - metal routing modification\SFX_LC_1V8.pdf
\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_1V8.pdf",TSMC,SV2024_001,20240404.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240411.gds
SOFICS_cells_20240318.gds
SOFICS_cells_20240319.gds
SOFICS_cells_20240404.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,1V8
1347,SFX_LC_3V3,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3.pdf,TSMC,SV2024_001,20240404.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,3V3
1348,SFX_LC_3V3,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3.pdf,TSMC,SV2024_001,,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,3V3
1349,SFX_LC_3V3_OVT,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_OVT.pdf,TSMC,SV2024_001,20240404.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,3V3
1350,SFX_LC_3V3_OVT,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_OVT.pdf,TSMC,SV2024_001,,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,3V3
1351,SFX_LC_3V3_DD,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_DD.pdf,TSMC,SV2024_001,20240404.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,3V3
1352,SFX_LC_3V3_DD,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_DD.pdf,TSMC,SV2024_001,,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,3V3
1353,SFX_LC_3V3_OVT_NEG,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_OVT_NEG.pdf,TSMC,SV2024_001,20240404.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_MINUS1V65_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,-1V65
1354,SFX_LC_3V3_OVT_NEG,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_LC_3V3_OVT_NEG.pdf,TSMC,SV2024_001,,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_MINUS1V65_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,-1V65
1355,SFX_PC_1V1,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_1V1.pdf,TSMC,SV2024_001,20240404.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,1V1
1356,SFX_PC_1V1,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_1V1.pdf,TSMC,SV2024_001,,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V1_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,1V1
1357,SFX_PC_1V8,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_1V8.pdf,TSMC,SV2024_001,20240404.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,1V8
1358,SFX_PC_1V8,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_1V8.pdf,TSMC,SV2024_001,,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_1V8_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,1V8
1359,SFX_PC_3V3,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_3V3.pdf,TSMC,SV2024_001,20240404.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,3V3
1360,SFX_PC_3V3,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_3V3.pdf,TSMC,SV2024_001,20240411.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,3V3
1361,SFX_PC_3V3,2024-04-11,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_3V3.pdf,TSMC,SV2024_001,,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_3V3_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,3V3
1362,SFX_PC_NEG1V65,2024-03-29,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_NEG1V65.pdf,TSMC,SV2024_001,20240404.0,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_MINUS1V65_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,-1V65
1363,SFX_PC_NEG1V65,2024-04-04,\\domainserver\SharedDocs\3 - Technical\1 - Projects\Brillnics\CPA251 TSMC CLN40ULP\Deliveries\20240404 - final delivery\SFX_PC_NEG1V65.pdf,TSMC,SV2024_001,,Brillnics,Abe Hirofumi <abe.hirofumi@brillnics.com>,SOFICS_TSMC_CLN40_ULP_ESD_MINUS1V65_SV2024_001,"SOFICS_cells_20240404.gds
SOFICS_cells_20240411.gds","T-N45-CL-DR-001
T-N40-CM-DR-004
T-N40-CL-DR-023","2.7_1
1.1
1.4_2","T-N45-CL-DR-001-C1
T-N40-CL-DR-023-C1","2.7_1a
1.4_2a",T-N40-CM-SP-015-C1,1.5_2b,T-N40-CL-SP-058,1.8_2p1,251,JVDB,40nm,CMOS,ULP,-1V65
