// Seed: 794797914
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_9 = 0;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output tri0 id_7,
    output wand id_8,
    output uwire id_9,
    input uwire id_10,
    input wire id_11,
    output wand id_12
);
  logic id_14;
  ;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
