INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/TRIALS/Receiving_UART/Receiving_UART.srcs/sources_1/new/Receiving.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receiving
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/TRIALS/Receiving_UART/Receiving_UART.srcs/sim_1/new/Receiving_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Receiving
