INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mohammad masih/Desktop/memari project/final_project/final_project.sim/sim_1/synth/func/CPU_Test_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mohammad masih/Desktop/memari project/CA_project/CPU_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mohammad masih/Desktop/memari project/final_project/final_project.srcs/sim_1/new/ALU_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_TEST
