# Loading project median
# Compile of control.v was successful.
# Compile of datapath.v was successful.
# Compile of fifo.v was successful.
# Compile of line_buffer.v was successful.
# Compile of line_buffer_kernel_3.v was successful.
# Compile of line_buffer_kernel_3_tb.v was successful.
# Compile of med_3.v was successful.
# Compile of med_9.v was successful.
# Compile of REG.v was successful.
# Compile of test_module.v was successful.
# Compile of top.v was successful.
# Compile of top_testbench.v was successful.
# Compile of Transfer.v was successful.
# Compile of ValidInOut.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.top_testbench
# vsim work.top_testbench 
# Start time: 18:52:02 on Jul 17,2021
# Loading work.top_testbench
# Loading work.top
# Loading work.datapath
# Loading work.test_module
# Loading work.line_buffer_kernel_3
# Loading work.REG
# Loading work.line_buffer
# Loading work.ValidInOut
# Loading work.Transfer
# Loading work.med_9
# Loading work.med_3
# Loading work.fifo
# Loading work.control
# ** Warning: (vsim-PLI-3691) /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v(28): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench File: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v
# ** Warning: (vsim-3015) /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/datapath.v(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'Valid_IN'. The port definition is at: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench/top_inst/datapath_inst/test_module_inst File: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v
add wave -position insertpoint sim:/top_testbench/*
# Can't move the Now cursor.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# ** Note: $finish    : /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v(30)
#    Time: 2642120 ns  Iteration: 0  Instance: /top_testbench
# 1
# Break in Module top_testbench at /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v line 30
quit -sim
# End time: 18:57:46 on Jul 17,2021, Elapsed time: 0:05:44
# Errors: 1, Warnings: 10
vsim work.top_testbench
# vsim work.top_testbench 
# Start time: 18:57:54 on Jul 17,2021
# Loading work.top_testbench
# Loading work.top
# Loading work.datapath
# Loading work.test_module
# Loading work.line_buffer_kernel_3
# Loading work.REG
# Loading work.line_buffer
# Loading work.ValidInOut
# Loading work.Transfer
# Loading work.med_9
# Loading work.med_3
# Loading work.fifo
# Loading work.control
# ** Warning: (vsim-PLI-3691) /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v(28): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench File: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v
# ** Warning: (vsim-3015) /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/datapath.v(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'Valid_IN'. The port definition is at: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench/top_inst/datapath_inst/test_module_inst File: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v
add wave -position insertpoint sim:/top_testbench/*
add wave -position insertpoint sim:/top_testbench/top_inst/control_inst/*
add wave -position insertpoint sim:/top_testbench/top_inst/datapath_inst/test_module_inst/*
add wave -position insertpoint sim:/top_testbench/top_inst/datapath_inst/fifo_inst2/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# ** Note: $finish    : /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v(30)
#    Time: 2642120 ns  Iteration: 0  Instance: /top_testbench
# 1
# Break in Module top_testbench at /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v line 30
quit -sim
# End time: 19:01:22 on Jul 17,2021, Elapsed time: 0:03:28
# Errors: 0, Warnings: 10
vsim work.top_testbench
# vsim work.top_testbench 
# Start time: 19:01:30 on Jul 17,2021
# Loading work.top_testbench
# Loading work.top
# Loading work.datapath
# Loading work.test_module
# Loading work.line_buffer_kernel_3
# Loading work.REG
# Loading work.line_buffer
# Loading work.ValidInOut
# Loading work.Transfer
# Loading work.med_9
# Loading work.med_3
# Loading work.fifo
# Loading work.control
# ** Warning: (vsim-PLI-3691) /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v(28): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench File: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v
# ** Warning: (vsim-3015) /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/datapath.v(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'Valid_IN'. The port definition is at: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench/top_inst/datapath_inst/test_module_inst File: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v
add wave -position insertpoint sim:/top_testbench/*
add wave -position insertpoint sim:/top_testbench/top_inst/control_inst/*
add wave -position insertpoint sim:/top_testbench/top_inst/datapath_inst/*
add wave -position insertpoint sim:/top_testbench/top_inst/datapath_inst/test_module_inst/*
add wave -position insertpoint sim:/top_testbench/top_inst/datapath_inst/fifo_inst2/*
add wave -position insertpoint sim:/top_testbench/top_inst/datapath_inst/test_module_inst/med/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# ** Note: $finish    : /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v(30)
#    Time: 2642120 ns  Iteration: 0  Instance: /top_testbench
# 1
# Break in Module top_testbench at /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v line 30
quit -sim
# End time: 19:07:25 on Jul 17,2021, Elapsed time: 0:05:55
# Errors: 0, Warnings: 10
# Compile of control.v was successful.
# Compile of datapath.v was successful.
# Compile of fifo.v was successful.
# Compile of line_buffer.v was successful.
# Compile of line_buffer_kernel_3.v was successful.
# Compile of line_buffer_kernel_3_tb.v was successful.
# Compile of med_3.v was successful.
# Compile of med_9.v was successful.
# Compile of REG.v was successful.
# Compile of test_module.v was successful.
# Compile of top.v was successful.
# Compile of top_testbench.v was successful.
# Compile of Transfer.v was successful.
# Compile of ValidInOut.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.top_testbench
# vsim work.top_testbench 
# Start time: 19:08:24 on Jul 17,2021
# Loading work.top_testbench
# Loading work.top
# Loading work.datapath
# Loading work.test_module
# Loading work.line_buffer_kernel_3
# Loading work.REG
# Loading work.line_buffer
# Loading work.ValidInOut
# Loading work.Transfer
# Loading work.med_9
# Loading work.med_3
# Loading work.fifo
# Loading work.control
# ** Warning: (vsim-PLI-3691) /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v(28): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench File: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v
# ** Warning: (vsim-3015) /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/datapath.v(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'Valid_IN'. The port definition is at: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench/top_inst/datapath_inst/test_module_inst File: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v
add wave -position insertpoint sim:/top_testbench/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# ** Note: $finish    : /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v(30)
#    Time: 5263560 ns  Iteration: 0  Instance: /top_testbench
# 1
# Break in Module top_testbench at /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v line 30
quit -sim
# End time: 19:34:05 on Jul 17,2021, Elapsed time: 0:25:41
# Errors: 0, Warnings: 10
# Compile of control.v was successful.
# Compile of datapath.v was successful.
# Compile of fifo.v was successful.
# Compile of line_buffer.v was successful.
# Compile of line_buffer_kernel_3.v was successful.
# Compile of line_buffer_kernel_3_tb.v was successful.
# Compile of med_3.v was successful.
# Compile of med_9.v was successful.
# Compile of REG.v was successful.
# Compile of test_module.v was successful.
# Compile of top.v was successful.
# Compile of top_testbench.v was successful.
# Compile of Transfer.v was successful.
# Compile of ValidInOut.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.top_testbench
# vsim work.top_testbench 
# Start time: 19:38:52 on Jul 17,2021
# Loading work.top_testbench
# Loading work.top
# Loading work.datapath
# Loading work.test_module
# Loading work.line_buffer_kernel_3
# Loading work.REG
# Loading work.line_buffer
# Loading work.ValidInOut
# Loading work.Transfer
# Loading work.med_9
# Loading work.med_3
# Loading work.fifo
# Loading work.control
# ** Warning: (vsim-PLI-3691) /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v(28): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench File: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v
# ** Warning: (vsim-3015) /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/datapath.v(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'Valid_IN'. The port definition is at: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench/top_inst/datapath_inst/test_module_inst File: /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/test_module.v
add wave -position insertpoint sim:/top_testbench/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# ** Note: $finish    : /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v(30)
#    Time: 5263560 ns  Iteration: 0  Instance: /top_testbench
# 1
# Break in Module top_testbench at /home/datnt/DATA/Median_Fillter_Verilog/src/verilog/top_testbench.v line 30
# End time: 20:10:41 on Jul 17,2021, Elapsed time: 0:31:49
# Errors: 0, Warnings: 10
