#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Oct  8 16:46:14 2024
# Process ID: 593093
# Current directory: /home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.runs/project_1_DPUCZDX8G_0_synth_1
# Command line: vivado -log project_1_DPUCZDX8G_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_1_DPUCZDX8G_0.tcl
# Log file: /home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.runs/project_1_DPUCZDX8G_0_synth_1/project_1_DPUCZDX8G_0.vds
# Journal file: /home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.runs/project_1_DPUCZDX8G_0_synth_1/vivado.jou
# Running On: 51-0B10160-01, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 6, Host memory: 33513 MB
#-----------------------------------------------------------
source project_1_DPUCZDX8G_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tikao/K26Based/Awl_K26/hardware/DPUCZDX8G/dpu_ip/DPUCZDX8G_v4_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: project_1_DPUCZDX8G_0
Command: synth_design -top project_1_DPUCZDX8G_0 -part xck26-sfvc784-2LVI-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LVI-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 593154
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2607.598 ; gain = 287.746 ; free physical = 3171 ; free virtual = 18559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_1_DPUCZDX8G_0' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/synth/project_1_DPUCZDX8G_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39879]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39879]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133737]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized0' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39879]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39879]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39879]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39879]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized2' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39879]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized2' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:39879]
INFO: [Synth 8-6155] done synthesizing module 'project_1_DPUCZDX8G_0' (0#1) [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/synth/project_1_DPUCZDX8G_0.sv:53]
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[31] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[30] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[29] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[28] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[27] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[26] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[25] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[24] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[23] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[22] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[21] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[20] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[19] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[18] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[17] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[16] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[15] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[14] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[13] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[12] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[11] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[10] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[9] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[8] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[7] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[6] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[5] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[4] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[3] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[2] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[1] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[0] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[31] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[30] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[29] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[28] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[27] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[26] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[25] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[24] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[23] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[22] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[21] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[20] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[19] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[18] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[17] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[16] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[15] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[14] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[13] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[12] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[11] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[10] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[9] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[8] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[7] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[6] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[5] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[4] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[3] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[2] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[1] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[0] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[31] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[30] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[29] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[28] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[27] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[26] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[25] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[24] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[23] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[22] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[21] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[20] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[19] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[18] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[17] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[16] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[15] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[14] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[13] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[12] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[11] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[10] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[9] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[8] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[7] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[6] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[5] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[4] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[3] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[2] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[1] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[0] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_cend_cnt[31] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_cend_cnt[30] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_cend_cnt[29] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_cend_cnt[28] in module regs4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2996.707 ; gain = 676.855 ; free physical = 2755 ; free virtual = 18150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2996.707 ; gain = 676.855 ; free physical = 2756 ; free virtual = 18150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2996.707 ; gain = 676.855 ; free physical = 2756 ; free virtual = 18150
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3004.707 ; gain = 0.000 ; free physical = 2748 ; free virtual = 18143
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.runs/project_1_DPUCZDX8G_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.runs/project_1_DPUCZDX8G_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/project_1_DPUCZDX8G_0.xdc] for cell 'inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports dpu_2x_clk]'. [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/project_1_DPUCZDX8G_0.xdc:21]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/project_1_DPUCZDX8G_0.xdc:21]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports m_axi_dpu_aclk]'. [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/project_1_DPUCZDX8G_0.xdc:22]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/project_1_DPUCZDX8G_0.xdc:22]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "clk_1x_period": no such variable
 [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/project_1_DPUCZDX8G_0.xdc:31]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "clk_2x_max_delay": no such variable
 [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/project_1_DPUCZDX8G_0.xdc:32]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports s_axi_aclk]'. [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/project_1_DPUCZDX8G_0.xdc:38]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/project_1_DPUCZDX8G_0.xdc:38]
Finished Parsing XDC File [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/project_1_DPUCZDX8G_0.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/project_1_DPUCZDX8G_0.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/project_1_DPUCZDX8G_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/project_1.gen/sources_1/bd/project_1/ip/project_1_DPUCZDX8G_0/project_1_DPUCZDX8G_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project_1_DPUCZDX8G_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project_1_DPUCZDX8G_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3243.551 ; gain = 0.000 ; free physical = 2622 ; free virtual = 18018
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 133 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 133 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3249.488 ; gain = 5.902 ; free physical = 2622 ; free virtual = 18017
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 3249.488 ; gain = 929.637 ; free physical = 2611 ; free virtual = 18007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LVI-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 3249.488 ; gain = 929.637 ; free physical = 2611 ; free virtual = 18007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.runs/project_1_DPUCZDX8G_0_synth_1/dont_touch.xdc, line 24).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 3249.488 ; gain = 929.637 ; free physical = 2611 ; free virtual = 18007
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'fetch'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'distribute'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'cctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pctrl'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[0].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[1].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[0].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[1].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'state_machines[0].cs_reg' in module 'cm_buf_wctrl_augm'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'save_fetch_param'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'conv_ins_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'ins_sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'alu_mac_parser'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi2apb_1toN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_WORK |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'fetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_PRE |                               01 |                               01
                 S_FETCH |                               10 |                               10
                  S_SEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'distribute'
INFO: [Synth 8-6904] The RAM "lctrl:/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
                 S_FETCH |                             0010 |                              001
                   S_DPD |                             0100 |                              010
                  S_SEND |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'cctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                 S_FETCH |                            00010 |                              001
                   S_DPD |                            00100 |                              010
                  S_SEND |                            01000 |                              011
                  S_EXEC |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[1].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[0].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[1].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[0].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                             0000
               ST_TRANS0 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_machines[0].cs_reg' using encoding 'sequential' in module 'cm_buf_wctrl_augm'
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"xpm_memory_base_sdp__parameterized11:/gen_bram_dram.ram_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_RECV |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'save_fetch_param'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STS_IDLE |                              000 |                              000
                STS_CONF |                              001 |                              001
                STS_WAIT |                              010 |                              010
                STS_SYNC |                              011 |                              011
                STS_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'sequential' in module 'conv_ins_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STAT_INIT0 |                          0000001 |                              000
              STAT_INIT1 |                          0000010 |                              001
              STAT_INIT2 |                          0000100 |                              010
              STAT_INIT3 |                          0001000 |                              011
              STAT_INIT4 |                          0010000 |                              100
             STAT_ASSIGN |                          0100000 |                              110
              STAT_DELAY |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sts_reg' using encoding 'one-hot' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STS_WAIT_INSTR |                               00 |                               00
      STS_WAIT_ELEW_DONE |                               01 |                               10
  STS_WAIT_ELEW_DONE_ACK |                               10 |                               11
  STS_WAIT_INIT_DONE_ACK |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ins_sts_reg' using encoding 'sequential' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STAT_IDLE |                           000001 |                              000
               STAT_CONF |                           000010 |                              001
              STAT_DELAY |                           000100 |                              010
             STAT_DELAY1 |                           001000 |                              011
               STAT_WORK |                           010000 |                              100
               STAT_DONE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'one-hot' in module 'alu_mac_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                  RD_CMD |                         10000000 |                              001
                RD_DELAY |                         01000000 |                              111
                 RD_DATA |                         00100000 |                              010
                  WR_CMD |                         00010000 |                              011
                 WR_DATA |                         00001000 |                              100
                 WR_RESP |                         00000010 |                              110
                  iSTATE |                         00000100 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi2apb_1toN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3249.488 ; gain = 929.637 ; free physical = 2592 ; free virtual = 17996
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (xil_internal_svlib_delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (xil_internal_svlib_delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (xil_internal_svlib_delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (xil_internal_svlib_delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[1].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[2].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[3].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[5].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[6].gen_pp[3].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[0].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[1].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[2].u_vld_dly'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[0].gen_pp[0].u_vld_dly' (xil_internal_svlib_delay__parameterized13) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[7].gen_pp[3].u_vld_dly'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port state_machines[0].wgt_fifo_pfull driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port wgt_fifo_empty[0] driven by constant 1
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port load_w_tfail[0] driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port state_machines[0].bias_fifo_pfull driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port load_b_tfail[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_machines[1].cs_reg[1] )
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[0]' (FD) to 'state_machines[1].padding_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[1]' (FD) to 'state_machines[1].padding_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[2]' (FD) to 'state_machines[1].padding_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[3]' (FD) to 'state_machines[1].padding_mask_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[4]' (FD) to 'state_machines[1].padding_mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[5]' (FD) to 'state_machines[1].padding_mask_reg[6]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[6]' (FD) to 'state_machines[1].padding_mask_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[8]' (FD) to 'state_machines[1].padding_mask_reg[9]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[9]' (FD) to 'state_machines[1].padding_mask_reg[10]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[10]' (FD) to 'state_machines[1].padding_mask_reg[11]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[11]' (FD) to 'state_machines[1].padding_mask_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[12]' (FD) to 'state_machines[1].padding_mask_reg[13]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[13]' (FD) to 'state_machines[1].padding_mask_reg[14]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[14]' (FD) to 'state_machines[1].padding_mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[16]' (FD) to 'state_machines[1].padding_mask_reg[17]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[17]' (FD) to 'state_machines[1].padding_mask_reg[18]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[18]' (FD) to 'state_machines[1].padding_mask_reg[19]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[19]' (FD) to 'state_machines[1].padding_mask_reg[20]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[20]' (FD) to 'state_machines[1].padding_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[21]' (FD) to 'state_machines[1].padding_mask_reg[22]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[22]' (FD) to 'state_machines[1].padding_mask_reg[23]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[24]' (FD) to 'state_machines[1].padding_mask_reg[25]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[25]' (FD) to 'state_machines[1].padding_mask_reg[26]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[26]' (FD) to 'state_machines[1].padding_mask_reg[27]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[27]' (FD) to 'state_machines[1].padding_mask_reg[28]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[28]' (FD) to 'state_machines[1].padding_mask_reg[29]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[29]' (FD) to 'state_machines[1].padding_mask_reg[30]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[30]' (FD) to 'state_machines[1].padding_mask_reg[31]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[32]' (FD) to 'state_machines[1].padding_mask_reg[33]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[33]' (FD) to 'state_machines[1].padding_mask_reg[34]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[34]' (FD) to 'state_machines[1].padding_mask_reg[35]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[35]' (FD) to 'state_machines[1].padding_mask_reg[36]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[36]' (FD) to 'state_machines[1].padding_mask_reg[37]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[37]' (FD) to 'state_machines[1].padding_mask_reg[38]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[38]' (FD) to 'state_machines[1].padding_mask_reg[39]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[40]' (FD) to 'state_machines[1].padding_mask_reg[41]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[41]' (FD) to 'state_machines[1].padding_mask_reg[42]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[42]' (FD) to 'state_machines[1].padding_mask_reg[43]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[43]' (FD) to 'state_machines[1].padding_mask_reg[44]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[44]' (FD) to 'state_machines[1].padding_mask_reg[45]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[45]' (FD) to 'state_machines[1].padding_mask_reg[46]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[46]' (FD) to 'state_machines[1].padding_mask_reg[47]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[48]' (FD) to 'state_machines[1].padding_mask_reg[49]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[49]' (FD) to 'state_machines[1].padding_mask_reg[50]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[50]' (FD) to 'state_machines[1].padding_mask_reg[51]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[51]' (FD) to 'state_machines[1].padding_mask_reg[52]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[52]' (FD) to 'state_machines[1].padding_mask_reg[53]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[53]' (FD) to 'state_machines[1].padding_mask_reg[54]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[54]' (FD) to 'state_machines[1].padding_mask_reg[55]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[56]' (FD) to 'state_machines[1].padding_mask_reg[57]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[57]' (FD) to 'state_machines[1].padding_mask_reg[58]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[58]' (FD) to 'state_machines[1].padding_mask_reg[59]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[59]' (FD) to 'state_machines[1].padding_mask_reg[60]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[60]' (FD) to 'state_machines[1].padding_mask_reg[61]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[61]' (FD) to 'state_machines[1].padding_mask_reg[62]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].padding_mask_reg[62]' (FD) to 'state_machines[1].padding_mask_reg[63]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[0]' (FD) to 'state_machines[0].padding_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[1]' (FD) to 'state_machines[0].padding_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[2]' (FD) to 'state_machines[0].padding_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[3]' (FD) to 'state_machines[0].padding_mask_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[4]' (FD) to 'state_machines[0].padding_mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[5]' (FD) to 'state_machines[0].padding_mask_reg[6]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[6]' (FD) to 'state_machines[0].padding_mask_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[8]' (FD) to 'state_machines[0].padding_mask_reg[9]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[9]' (FD) to 'state_machines[0].padding_mask_reg[10]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[10]' (FD) to 'state_machines[0].padding_mask_reg[11]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[11]' (FD) to 'state_machines[0].padding_mask_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[12]' (FD) to 'state_machines[0].padding_mask_reg[13]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[13]' (FD) to 'state_machines[0].padding_mask_reg[14]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[14]' (FD) to 'state_machines[0].padding_mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[16]' (FD) to 'state_machines[0].padding_mask_reg[17]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[17]' (FD) to 'state_machines[0].padding_mask_reg[18]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[18]' (FD) to 'state_machines[0].padding_mask_reg[19]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[19]' (FD) to 'state_machines[0].padding_mask_reg[20]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[20]' (FD) to 'state_machines[0].padding_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[21]' (FD) to 'state_machines[0].padding_mask_reg[22]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[22]' (FD) to 'state_machines[0].padding_mask_reg[23]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[24]' (FD) to 'state_machines[0].padding_mask_reg[25]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[25]' (FD) to 'state_machines[0].padding_mask_reg[26]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[26]' (FD) to 'state_machines[0].padding_mask_reg[27]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[27]' (FD) to 'state_machines[0].padding_mask_reg[28]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[28]' (FD) to 'state_machines[0].padding_mask_reg[29]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[29]' (FD) to 'state_machines[0].padding_mask_reg[30]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[30]' (FD) to 'state_machines[0].padding_mask_reg[31]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[32]' (FD) to 'state_machines[0].padding_mask_reg[33]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[33]' (FD) to 'state_machines[0].padding_mask_reg[34]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[34]' (FD) to 'state_machines[0].padding_mask_reg[35]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[35]' (FD) to 'state_machines[0].padding_mask_reg[36]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[36]' (FD) to 'state_machines[0].padding_mask_reg[37]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[37]' (FD) to 'state_machines[0].padding_mask_reg[38]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[38]' (FD) to 'state_machines[0].padding_mask_reg[39]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[40]' (FD) to 'state_machines[0].padding_mask_reg[41]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[41]' (FD) to 'state_machines[0].padding_mask_reg[42]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[42]' (FD) to 'state_machines[0].padding_mask_reg[43]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[43]' (FD) to 'state_machines[0].padding_mask_reg[44]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[44]' (FD) to 'state_machines[0].padding_mask_reg[45]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[45]' (FD) to 'state_machines[0].padding_mask_reg[46]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[46]' (FD) to 'state_machines[0].padding_mask_reg[47]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[48]' (FD) to 'state_machines[0].padding_mask_reg[49]'
INFO: [Synth 8-3886] merging instance 'state_machines[0].padding_mask_reg[49]' (FD) to 'state_machines[0].padding_mask_reg[50]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_in_cnt0_inferred/\data_in_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_in_cnt0_inferred/\data_in_cnt_reg[1] )
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[1].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[1].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:6744]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'u_alu_ele_parser/rd_a_jump_bk_r_reg[1:0]' into 'u_alu_ele_parser/rd_a_jump_bk_r_reg[1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:27673]
INFO: [Synth 8-4471] merging register 'u_alu_ele_parser/rd_a_jump_bk_r_reg[1:0]' into 'u_alu_ele_parser/rd_a_jump_bk_r_reg[1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:27673]
INFO: [Synth 8-4471] merging register 'u_alu_ele_parser/rd_bank_id_r_reg[2:0]' into 'u_alu_ele_parser/rd_bank_id_r_reg[2:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:27670]
INFO: [Synth 8-4471] merging register 'u_alu_ele_parser/rd_bank_id_r_reg[2:0]' into 'u_alu_ele_parser/rd_bank_id_r_reg[2:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:27670]
WARNING: [Synth 8-3936] Found unconnected internal register 'en_dly_reg' and it is trimmed from '3' to '2' bits. [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:29230]
INFO: [Synth 8-4471] merging register 'u_dwc_max/BIT[0].D0.d_r_reg[0][0:0]' into 'u_dwc_mul/BIT[0].D0.d_r_reg[0][0:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:6620]
INFO: [Synth 8-4471] merging register 'u_dwc_max/BIT[1].DX.d_r_reg[1][0:0]' into 'u_dwc_mul/BIT[1].DX.d_r_reg[1][0:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\u_alu_mac_parser/reg_pad_type_r_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\u_alu_mac_parser/reg_nl_relu6_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\u_alu_mac_parser/reg_res_jump_wr_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_img_reader/\u_pad_mask/GenInitCoorH[0].pix_base_coor_h_r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_axi_status_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\reg_nl_relu6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_img_reader/\u_pad_mask/GenCoorH[0].coor_h_r_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\reg_res_bid_vpp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_ele_reader/\vpp0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/\u_alu_writer_gen[0].u_alu_writer /\reg_wr_port_vpp0_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m_alu_top/u_alu_parser/\reg_nl_relu6_reg[6] )
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[1].GenOnehot2BinaryPP4.bk_sel_binary_reg[1][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16327]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[2].GenOnehot2BinaryPP4.bk_sel_binary_reg[2][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16327]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[3].GenOnehot2BinaryPP4.bk_sel_binary_reg[3][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16327]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16327]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[1].GenOnehot2BinaryPP4.bk_sel_binary_reg[1][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16327]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[2].GenOnehot2BinaryPP4.bk_sel_binary_reg[2][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16327]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[3].GenOnehot2BinaryPP4.bk_sel_binary_reg[3][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16327]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[1].bgbk_addr_reg[1][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[2].bgbk_addr_reg[2][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[3].bgbk_addr_reg[3][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[1].bgbk_addr_reg[1][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[2].bgbk_addr_reg[2][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[3].bgbk_addr_reg[3][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16408]
INFO: [Synth 8-4471] merging register 'GenPtGrp[0].AssignBk[0].pt_bk_rden_reg[0][0:0]' into 'GenPtGrp[0].u_routing/bk_sel_reg[0:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:16044]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' into 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:6492]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' into 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:6492]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[0].D0.d_r_reg[0][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[0].D0.d_r_reg[0][1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:6620]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[1].DX.d_r_reg[1][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[1].DX.d_r_reg[1][1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[2].DX.d_r_reg[2][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[2].DX.d_r_reg[2][1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[3].DX.d_r_reg[3][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[3].DX.d_r_reg[3][1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[4].DX.d_r_reg[4][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[4].DX.d_r_reg[4][1:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:6627]
WARNING: [Synth 8-3936] Found unconnected internal register 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg' and it is trimmed from '56' to '55' bits. [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:6502]
INFO: [Synth 8-4471] merging register 'GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][3:0]' into 'GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][3:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:17296]
INFO: [Synth 8-4471] merging register 'instr_subidx_reg[2:0]' into 'instr_subidx_reg[2:0]' [/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv:22539]
INFO: [Synth 8-5544] ROM "sub_instr_num0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\m_scheduler_top/m_scheduler_thdl /m_lctrl/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[63] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[62] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[61] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[60] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[59] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[58] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[57] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[56] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[55] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[54] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[53] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[52] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[51] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[50] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[49] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[48] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[47] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[46] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[45] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[44] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[43] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[42] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[41] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[40] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[39] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[38] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[37] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[36] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[35] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[34] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[33] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[32] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[31] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[30] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[29] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[28] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[27] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[26] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[25] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[24] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[23] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[22] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[21] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[20] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[19] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[18] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[17] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[16] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[15] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[14] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[13] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[12] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[11] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[10] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[9] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[8] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[7] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[6] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[5] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[4] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[3] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[2] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[1] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB1 has port target_id[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-6904] The RAM "\m_scheduler_top/m_scheduler_thdl /m_lctrl/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"\m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram/gen_bram_dram.ram_reg "'.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[3].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[2].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[1].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[0].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkrd /\GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_thread_ctrl/thdl_suspend_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_lctrl/exec_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[2].u_routing /\GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[3].u_routing /\GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /\m_profiler/exec_cycle_l_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_pctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_cctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_lctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_sctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_sctrl/\m_axis_cmd_tdata_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_sctrl/\m_axis_cmd_tdata_reg[222] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:16 . Memory (MB): peak = 3249.488 ; gain = 929.637 ; free physical = 3223 ; free virtual = 13140
---------------------------------------------------------------------------------
 Sort Area is save_top__GC0 u_save_fetch_param/mul_c_reg_0 : 0 0 : 1037 1037 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:23 . Memory (MB): peak = 3482.832 ; gain = 1162.980 ; free physical = 3209 ; free virtual = 13024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 3507.973 ; gain = 1188.121 ; free physical = 3215 ; free virtual = 13010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:35 . Memory (MB): peak = 3545.930 ; gain = 1226.078 ; free physical = 2430 ; free virtual = 11113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:43 . Memory (MB): peak = 3603.438 ; gain = 1283.586 ; free physical = 2401 ; free virtual = 11063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:43 . Memory (MB): peak = 3603.438 ; gain = 1283.586 ; free physical = 2401 ; free virtual = 11063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:47 . Memory (MB): peak = 3603.438 ; gain = 1283.586 ; free physical = 2397 ; free virtual = 11054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:47 . Memory (MB): peak = 3603.438 ; gain = 1283.586 ; free physical = 2397 ; free virtual = 11054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:49 . Memory (MB): peak = 3603.438 ; gain = 1283.586 ; free physical = 2397 ; free virtual = 11054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:49 . Memory (MB): peak = 3603.438 ; gain = 1283.586 ; free physical = 2397 ; free virtual = 11054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48ex_wrapper__parameterized2_567 | (C'+((D'+A')'*B'')')'   | 24     | 16     | 0      | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2_566 | (C'+((D'+A')'*B'')')'   | 24     | 17     | 0      | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3     | (C'+((D'+A')'*B'')')'   | 22     | 17     | 35     | 0      | 38     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2     | (C'+((D'+A')'*B'')')'   | 24     | 17     | 29     | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_563 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_562 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_561 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_560 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_559 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_558 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_557 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_556 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_555 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_554 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_553 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_552 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_551 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_550 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_549 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_548 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_547 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_546 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_545 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_544 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_543 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_542 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_541 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_540 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_539 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_538 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_537 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_536 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_535 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_534 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_533 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4     | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper                     | C'+((D'+A')'*B'')'      | 25     | 16     | 0      | 10     | 45     | 1    | 2    | 2    | 2    | 1     | 1    | 0    | 
|dsp48ex_wrapper__parameterized1_427 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_425 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_423 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_421 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_408 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_406 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_404 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_402 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_389 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_387 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_385 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_383 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_370 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_368 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_366 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_364 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_351 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_349 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_347 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_345 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_332 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_330 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_328 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_326 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_313 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_311 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_309 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_307 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_294 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_292 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_290 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1     | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_281 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_280 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_277 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_276 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_273 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_272 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_269 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_268 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_265 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_264 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_261 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_260 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_257 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_256 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_253 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_252 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_249 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_248 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_245 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_244 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_241 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_240 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_237 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_236 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_233 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_232 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_228 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_227 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_223 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_222 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_218 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_217 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_213 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_212 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_209 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_208 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_205 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_204 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_201 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_200 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_198 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_197 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_194 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_193 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_190 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_189 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_186 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_185 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_182 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_181 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_178 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_177 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_174 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_173 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_170 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_169 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_166 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_165 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_161 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_160 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_156 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_155 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_151 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0     | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|save_fetch_param                    | (A'*B')'                | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   651|
|2     |DSP_ALU         |   134|
|5     |DSP_A_B_DATA    |   134|
|8     |DSP_C_DATA      |   134|
|10    |DSP_MULTIPLIER  |   134|
|12    |DSP_M_DATA      |   134|
|14    |DSP_OUTPUT      |   134|
|16    |DSP_PREADD      |   134|
|17    |DSP_PREADD_DATA |   134|
|20    |LUT1            |   634|
|21    |LUT2            |  3315|
|22    |LUT3            |  9893|
|23    |LUT4            |  3530|
|24    |LUT5            |  3504|
|25    |LUT6            | 12016|
|26    |MUXF7           |   305|
|27    |MUXF8           |    25|
|28    |RAM32M          |     6|
|29    |RAM32M16        |    63|
|30    |RAM32X1D        |     3|
|31    |RAM64M          |     3|
|32    |RAM64M8         |   184|
|33    |RAM64X1D        |     6|
|34    |SRL16E          |  1274|
|35    |URAM288         |    18|
|36    |FDRE            | 37413|
|37    |FDSE            |   329|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:49 . Memory (MB): peak = 3603.438 ; gain = 1283.586 ; free physical = 2397 ; free virtual = 11054
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2517 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 3607.348 ; gain = 1034.715 ; free physical = 11918 ; free virtual = 20583
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:51 . Memory (MB): peak = 3607.348 ; gain = 1287.496 ; free physical = 11940 ; free virtual = 20588
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3607.348 ; gain = 0.000 ; free physical = 11937 ; free virtual = 20586
INFO: [Netlist 29-17] Analyzing 1380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3794.781 ; gain = 0.000 ; free physical = 11812 ; free virtual = 20463
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 399 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 134 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 63 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM64M => RAM64M (RAMD64E(x4)): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 184 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 6 instances

Synth Design complete | Checksum: 9b03f4a3
INFO: [Common 17-83] Releasing license: Synthesis
387 Infos, 175 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:02:03 . Memory (MB): peak = 3794.816 ; gain = 2404.059 ; free physical = 11811 ; free virtual = 20463
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 12518.822; main = 2973.481; forked = 9842.389
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17754.965; main = 3794.785; forked = 14151.523
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3818.793 ; gain = 0.000 ; free physical = 11808 ; free virtual = 20465
INFO: [Common 17-1381] The checkpoint '/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.runs/project_1_DPUCZDX8G_0_synth_1/project_1_DPUCZDX8G_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 889 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3818.793 ; gain = 0.000 ; free physical = 11796 ; free virtual = 20468
INFO: [Common 17-1381] The checkpoint '/home/tikao/K26Based/Awl_K26/hardware/xilinx-k26-som-2023.2/xilinx-k26-som-2023.2.runs/project_1_DPUCZDX8G_0_synth_1/project_1_DPUCZDX8G_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_1_DPUCZDX8G_0_utilization_synth.rpt -pb project_1_DPUCZDX8G_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 16:48:32 2024...
