{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 02 10:48:29 2010 " "Info: Processing started: Mon Aug 02 10:48:29 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RabbitFPGA_DRHOLD -c RabbitFPGA_DRHOLD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RabbitFPGA_DRHOLD -c RabbitFPGA_DRHOLD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 13 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[3\] register SDIO~reg0 68.42 MHz 14.615 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 68.42 MHz between source register \"N\[3\]\" and destination register \"SDIO~reg0\" (period= 14.615 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.406 ns + Longest register register " "Info: + Longest register to register delay is 14.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[3\] 1 REG LCFF_X36_Y14_N7 447 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y14_N7; Fanout = 447; REG Node = 'N\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[3] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.604 ns) + CELL(0.437 ns) 2.041 ns Mux0~15245 2 COMB LCCOMB_X22_Y17_N6 1 " "Info: 2: + IC(1.604 ns) + CELL(0.437 ns) = 2.041 ns; Loc. = LCCOMB_X22_Y17_N6; Fanout = 1; COMB Node = 'Mux0~15245'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { N[3] Mux0~15245 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 2.434 ns Mux0~15246 3 COMB LCCOMB_X22_Y17_N8 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 2.434 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 1; COMB Node = 'Mux0~15246'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux0~15245 Mux0~15246 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 2.965 ns Mux0~15247 4 COMB LCCOMB_X22_Y17_N0 1 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.965 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 1; COMB Node = 'Mux0~15247'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Mux0~15246 Mux0~15247 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.275 ns) 4.444 ns Mux0~15250 5 COMB LCCOMB_X34_Y18_N22 1 " "Info: 5: + IC(1.204 ns) + CELL(0.275 ns) = 4.444 ns; Loc. = LCCOMB_X34_Y18_N22; Fanout = 1; COMB Node = 'Mux0~15250'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { Mux0~15247 Mux0~15250 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.150 ns) 6.368 ns Mux0~15261 6 COMB LCCOMB_X23_Y23_N8 1 " "Info: 6: + IC(1.774 ns) + CELL(0.150 ns) = 6.368 ns; Loc. = LCCOMB_X23_Y23_N8; Fanout = 1; COMB Node = 'Mux0~15261'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { Mux0~15250 Mux0~15261 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.150 ns) 7.474 ns Mux0~15272 7 COMB LCCOMB_X21_Y21_N24 1 " "Info: 7: + IC(0.956 ns) + CELL(0.150 ns) = 7.474 ns; Loc. = LCCOMB_X21_Y21_N24; Fanout = 1; COMB Node = 'Mux0~15272'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { Mux0~15261 Mux0~15272 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.275 ns) 9.245 ns Mux0~15315 8 COMB LCCOMB_X42_Y18_N28 1 " "Info: 8: + IC(1.496 ns) + CELL(0.275 ns) = 9.245 ns; Loc. = LCCOMB_X42_Y18_N28; Fanout = 1; COMB Node = 'Mux0~15315'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { Mux0~15272 Mux0~15315 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.150 ns) 10.296 ns Mux0~15358 9 COMB LCCOMB_X36_Y18_N8 1 " "Info: 9: + IC(0.901 ns) + CELL(0.150 ns) = 10.296 ns; Loc. = LCCOMB_X36_Y18_N8; Fanout = 1; COMB Node = 'Mux0~15358'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { Mux0~15315 Mux0~15358 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.150 ns) 11.937 ns Mux0~15359 10 COMB LCCOMB_X48_Y16_N0 1 " "Info: 10: + IC(1.491 ns) + CELL(0.150 ns) = 11.937 ns; Loc. = LCCOMB_X48_Y16_N0; Fanout = 1; COMB Node = 'Mux0~15359'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { Mux0~15358 Mux0~15359 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 12.337 ns Mux0~17129 11 COMB LCCOMB_X48_Y16_N22 2 " "Info: 11: + IC(0.250 ns) + CELL(0.150 ns) = 12.337 ns; Loc. = LCCOMB_X48_Y16_N22; Fanout = 2; COMB Node = 'Mux0~17129'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Mux0~15359 Mux0~17129 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 295 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.150 ns) 13.541 ns SDIO~1317 12 COMB LCCOMB_X48_Y8_N6 1 " "Info: 12: + IC(1.054 ns) + CELL(0.150 ns) = 13.541 ns; Loc. = LCCOMB_X48_Y8_N6; Fanout = 1; COMB Node = 'SDIO~1317'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { Mux0~17129 SDIO~1317 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 13.933 ns SDIO~1319 13 COMB LCCOMB_X48_Y8_N0 1 " "Info: 13: + IC(0.242 ns) + CELL(0.150 ns) = 13.933 ns; Loc. = LCCOMB_X48_Y8_N0; Fanout = 1; COMB Node = 'SDIO~1319'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { SDIO~1317 SDIO~1319 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 14.322 ns SDIO~1323 14 COMB LCCOMB_X48_Y8_N12 1 " "Info: 14: + IC(0.239 ns) + CELL(0.150 ns) = 14.322 ns; Loc. = LCCOMB_X48_Y8_N12; Fanout = 1; COMB Node = 'SDIO~1323'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { SDIO~1319 SDIO~1323 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.406 ns SDIO~reg0 15 REG LCFF_X48_Y8_N13 2 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 14.406 ns; Loc. = LCFF_X48_Y8_N13; Fanout = 2; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1323 SDIO~reg0 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.696 ns ( 18.71 % ) " "Info: Total cell delay = 2.696 ns ( 18.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.710 ns ( 81.29 % ) " "Info: Total interconnect delay = 11.710 ns ( 81.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.406 ns" { N[3] Mux0~15245 Mux0~15246 Mux0~15247 Mux0~15250 Mux0~15261 Mux0~15272 Mux0~15315 Mux0~15358 Mux0~15359 Mux0~17129 SDIO~1317 SDIO~1319 SDIO~1323 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.406 ns" { N[3] Mux0~15245 Mux0~15246 Mux0~15247 Mux0~15250 Mux0~15261 Mux0~15272 Mux0~15315 Mux0~15358 Mux0~15359 Mux0~17129 SDIO~1317 SDIO~1319 SDIO~1323 SDIO~reg0 } { 0.000ns 1.604ns 0.243ns 0.256ns 1.204ns 1.774ns 0.956ns 1.496ns 0.901ns 1.491ns 0.250ns 1.054ns 0.242ns 0.239ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.663 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G1 184 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 184; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.663 ns SDIO~reg0 3 REG LCFF_X48_Y8_N13 2 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X48_Y8_N13; Fanout = 2; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.68 % ) " "Info: Total cell delay = 1.536 ns ( 57.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.32 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.658 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G1 184 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 184; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.658 ns N\[3\] 3 REG LCFF_X36_Y14_N7 447 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X36_Y14_N7; Fanout = 447; REG Node = 'N\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.406 ns" { N[3] Mux0~15245 Mux0~15246 Mux0~15247 Mux0~15250 Mux0~15261 Mux0~15272 Mux0~15315 Mux0~15358 Mux0~15359 Mux0~17129 SDIO~1317 SDIO~1319 SDIO~1323 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.406 ns" { N[3] Mux0~15245 Mux0~15246 Mux0~15247 Mux0~15250 Mux0~15261 Mux0~15272 Mux0~15315 Mux0~15358 Mux0~15359 Mux0~17129 SDIO~1317 SDIO~1319 SDIO~1323 SDIO~reg0 } { 0.000ns 1.604ns 0.243ns 0.256ns 1.204ns 1.774ns 0.956ns 1.496ns 0.901ns 1.491ns 0.250ns 1.054ns 0.242ns 0.239ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[3] } { 0.000ns 0.000ns 0.113ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register i\[3\] register memory_reg\[681\] 138.47 MHz 7.222 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 138.47 MHz between source register \"i\[3\]\" and destination register \"memory_reg\[681\]\" (period= 7.222 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.962 ns + Longest register register " "Info: + Longest register to register delay is 6.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[3\] 1 REG LCFF_X42_Y17_N7 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y17_N7; Fanout = 20; REG Node = 'i\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[3] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.438 ns) 1.527 ns Decoder1~12724 2 COMB LCCOMB_X43_Y16_N2 230 " "Info: 2: + IC(1.089 ns) + CELL(0.438 ns) = 1.527 ns; Loc. = LCCOMB_X43_Y16_N2; Fanout = 230; COMB Node = 'Decoder1~12724'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { i[3] Decoder1~12724 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1829 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.960 ns) + CELL(0.389 ns) 4.876 ns memory_reg~442645 3 COMB LCCOMB_X24_Y20_N12 1 " "Info: 3: + IC(2.960 ns) + CELL(0.389 ns) = 4.876 ns; Loc. = LCCOMB_X24_Y20_N12; Fanout = 1; COMB Node = 'memory_reg~442645'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.349 ns" { Decoder1~12724 memory_reg~442645 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.150 ns) 6.878 ns memory_reg~442646 4 COMB LCCOMB_X37_Y27_N26 1 " "Info: 4: + IC(1.852 ns) + CELL(0.150 ns) = 6.878 ns; Loc. = LCCOMB_X37_Y27_N26; Fanout = 1; COMB Node = 'memory_reg~442646'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { memory_reg~442645 memory_reg~442646 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.962 ns memory_reg\[681\] 5 REG LCFF_X37_Y27_N27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 6.962 ns; Loc. = LCFF_X37_Y27_N27; Fanout = 2; REG Node = 'memory_reg\[681\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~442646 memory_reg[681] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 15.24 % ) " "Info: Total cell delay = 1.061 ns ( 15.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.901 ns ( 84.76 % ) " "Info: Total interconnect delay = 5.901 ns ( 84.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { i[3] Decoder1~12724 memory_reg~442645 memory_reg~442646 memory_reg[681] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { i[3] Decoder1~12724 memory_reg~442645 memory_reg~442646 memory_reg[681] } { 0.000ns 1.089ns 2.960ns 1.852ns 0.000ns } { 0.000ns 0.438ns 0.389ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.046 ns - Smallest " "Info: - Smallest clock skew is -0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 2.635 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SCLK_PE_3 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns SCLK_PE_3~clkctrl 2 COMB CLKCTRL_G3 3712 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3712; COMB Node = 'SCLK_PE_3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.537 ns) 2.635 ns memory_reg\[681\] 3 REG LCFF_X37_Y27_N27 2 " "Info: 3: + IC(0.981 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X37_Y27_N27; Fanout = 2; REG Node = 'memory_reg\[681\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { SCLK_PE_3~clkctrl memory_reg[681] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.29 % ) " "Info: Total cell delay = 1.536 ns ( 58.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.099 ns ( 41.71 % ) " "Info: Total interconnect delay = 1.099 ns ( 41.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl memory_reg[681] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl memory_reg[681] } { 0.000ns 0.000ns 0.118ns 0.981ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SCLK_PE_3 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns SCLK_PE_3~clkctrl 2 COMB CLKCTRL_G3 3712 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3712; COMB Node = 'SCLK_PE_3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns i\[3\] 3 REG LCFF_X42_Y17_N7 20 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X42_Y17_N7; Fanout = 20; REG Node = 'i\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { SCLK_PE_3~clkctrl i[3] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl i[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl i[3] } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl memory_reg[681] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl memory_reg[681] } { 0.000ns 0.000ns 0.118ns 0.981ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl i[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl i[3] } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { i[3] Decoder1~12724 memory_reg~442645 memory_reg~442646 memory_reg[681] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { i[3] Decoder1~12724 memory_reg~442645 memory_reg~442646 memory_reg[681] } { 0.000ns 1.089ns 2.960ns 1.852ns 0.000ns } { 0.000ns 0.438ns 0.389ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl memory_reg[681] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl memory_reg[681] } { 0.000ns 0.000ns 0.118ns 0.981ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl i[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl i[3] } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[1040\] SDIO_PE_5 SCLK_PE_3 7.200 ns register " "Info: tsu for register \"memory_reg\[1040\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 7.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.928 ns + Longest pin register " "Info: + Longest pin to register delay is 9.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns SDIO_PE_5 1 PIN PIN_AB15 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AB15; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.586 ns) + CELL(0.438 ns) 9.844 ns memory_reg~441896 2 COMB LCCOMB_X32_Y21_N30 1 " "Info: 2: + IC(8.586 ns) + CELL(0.438 ns) = 9.844 ns; Loc. = LCCOMB_X32_Y21_N30; Fanout = 1; COMB Node = 'memory_reg~441896'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.024 ns" { SDIO_PE_5 memory_reg~441896 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.928 ns memory_reg\[1040\] 3 REG LCFF_X32_Y21_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 9.928 ns; Loc. = LCFF_X32_Y21_N31; Fanout = 2; REG Node = 'memory_reg\[1040\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~441896 memory_reg[1040] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.342 ns ( 13.52 % ) " "Info: Total cell delay = 1.342 ns ( 13.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.586 ns ( 86.48 % ) " "Info: Total interconnect delay = 8.586 ns ( 86.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.928 ns" { SDIO_PE_5 memory_reg~441896 memory_reg[1040] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.928 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~441896 memory_reg[1040] } { 0.000ns 0.000ns 8.586ns 0.000ns } { 0.000ns 0.820ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 2.692 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to destination register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SCLK_PE_3 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns SCLK_PE_3~clkctrl 2 COMB CLKCTRL_G3 3712 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3712; COMB Node = 'SCLK_PE_3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns memory_reg\[1040\] 3 REG LCFF_X32_Y21_N31 2 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X32_Y21_N31; Fanout = 2; REG Node = 'memory_reg\[1040\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { SCLK_PE_3~clkctrl memory_reg[1040] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl memory_reg[1040] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl memory_reg[1040] } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.928 ns" { SDIO_PE_5 memory_reg~441896 memory_reg[1040] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.928 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~441896 memory_reg[1040] } { 0.000ns 0.000ns 8.586ns 0.000ns } { 0.000ns 0.820ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { SCLK_PE_3 SCLK_PE_3~clkctrl memory_reg[1040] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { SCLK_PE_3 SCLK_PE_3~combout SCLK_PE_3~clkctrl memory_reg[1040] } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext e_number\[3\] e_number\[3\]~reg0 10.350 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"e_number\[3\]\" through register \"e_number\[3\]~reg0\" is 10.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.669 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G1 184 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 184; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.669 ns e_number\[3\]~reg0 3 REG LCFF_X23_Y8_N7 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X23_Y8_N7; Fanout = 1; REG Node = 'e_number\[3\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { ten_MHz_ext~clkctrl e_number[3]~reg0 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { ten_MHz_ext ten_MHz_ext~clkctrl e_number[3]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl e_number[3]~reg0 } { 0.000ns 0.000ns 0.113ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.431 ns + Longest register pin " "Info: + Longest register to pin delay is 7.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns e_number\[3\]~reg0 1 REG LCFF_X23_Y8_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y8_N7; Fanout = 1; REG Node = 'e_number\[3\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_number[3]~reg0 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.643 ns) + CELL(2.788 ns) 7.431 ns e_number\[3\] 2 PIN PIN_D16 0 " "Info: 2: + IC(4.643 ns) + CELL(2.788 ns) = 7.431 ns; Loc. = PIN_D16; Fanout = 0; PIN Node = 'e_number\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.431 ns" { e_number[3]~reg0 e_number[3] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 37.52 % ) " "Info: Total cell delay = 2.788 ns ( 37.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.643 ns ( 62.48 % ) " "Info: Total interconnect delay = 4.643 ns ( 62.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.431 ns" { e_number[3]~reg0 e_number[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.431 ns" { e_number[3]~reg0 e_number[3] } { 0.000ns 4.643ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { ten_MHz_ext ten_MHz_ext~clkctrl e_number[3]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl e_number[3]~reg0 } { 0.000ns 0.000ns 0.113ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.431 ns" { e_number[3]~reg0 e_number[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.431 ns" { e_number[3]~reg0 e_number[3] } { 0.000ns 4.643ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sweep_key_flag~reg0 key_3_sweep ten_MHz_ext -0.553 ns register " "Info: th for register \"sweep_key_flag~reg0\" (data pin = \"key_3_sweep\", clock pin = \"ten_MHz_ext\") is -0.553 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.664 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G1 184 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 184; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.664 ns sweep_key_flag~reg0 3 REG LCFF_X49_Y8_N21 11 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X49_Y8_N21; Fanout = 11; REG Node = 'sweep_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { ten_MHz_ext~clkctrl sweep_key_flag~reg0 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 146 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { ten_MHz_ext ten_MHz_ext~clkctrl sweep_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl sweep_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 146 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.483 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns key_3_sweep 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'key_3_sweep'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_3_sweep } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.270 ns) + CELL(0.150 ns) 3.399 ns sweep_key_flag~63 2 COMB LCCOMB_X49_Y8_N20 1 " "Info: 2: + IC(2.270 ns) + CELL(0.150 ns) = 3.399 ns; Loc. = LCCOMB_X49_Y8_N20; Fanout = 1; COMB Node = 'sweep_key_flag~63'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { key_3_sweep sweep_key_flag~63 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.483 ns sweep_key_flag~reg0 3 REG LCFF_X49_Y8_N21 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.483 ns; Loc. = LCFF_X49_Y8_N21; Fanout = 11; REG Node = 'sweep_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sweep_key_flag~63 sweep_key_flag~reg0 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 146 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 34.83 % ) " "Info: Total cell delay = 1.213 ns ( 34.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.270 ns ( 65.17 % ) " "Info: Total interconnect delay = 2.270 ns ( 65.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { key_3_sweep sweep_key_flag~63 sweep_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { key_3_sweep key_3_sweep~combout sweep_key_flag~63 sweep_key_flag~reg0 } { 0.000ns 0.000ns 2.270ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { ten_MHz_ext ten_MHz_ext~clkctrl sweep_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl sweep_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { key_3_sweep sweep_key_flag~63 sweep_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { key_3_sweep key_3_sweep~combout sweep_key_flag~63 sweep_key_flag~reg0 } { 0.000ns 0.000ns 2.270ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Allocated 187 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 02 10:48:35 2010 " "Info: Processing ended: Mon Aug 02 10:48:35 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
