vendor_name = ModelSim
source_file = 1, C:/Laboratorio/Registradores/RegistradorJK/registerjk.vhd
source_file = 1, C:/Laboratorio/Registradores/RegistradorJK/Waveform.vwf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Laboratorio/Registradores/RegistradorJK/db/registerjk.cbx.xml
design_name = registerjk
instance = comp, \Q~output\, Q~output, registerjk, 1
instance = comp, \Qbar~output\, Qbar~output, registerjk, 1
instance = comp, \clock~input\, clock~input, registerjk, 1
instance = comp, \J~input\, J~input, registerjk, 1
instance = comp, \K~input\, K~input, registerjk, 1
instance = comp, \Mux0~0\, Mux0~0, registerjk, 1
