C Synthesis, Cosimulation, and RTL Export > Evaluate Verilog report show this block meets utilization and timing requirements. However, for unknown reasons it functioned erratically on hardware even when no critical warnings were reported from the build.. This version is ~10x faster in throughput (~1/10 the initiation interval) than the version checked into the main rfnoc tree.
