==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 207.960 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.23 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.46 seconds; current allocated memory: 209.388 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.71 seconds; current allocated memory: 211.889 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.891 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 213.638 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 212.945 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:125) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:137) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:145) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_6' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:152) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_7' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_11' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:93) in function 'encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_42_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_62_7' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16) in function 'encoding' partially with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_33_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_42_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42) in function 'encoding': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_45_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:45) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_57_6' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:58) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_7' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:62) in function 'encoding': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_65_8' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:65) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_77_9' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:78) in function 'encoding' completely: variable loop bound.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_113_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113) in function 'decoding' partially with a factor of 16.
WARNING: [XFORM 203-561] Updating loop upper bound from 17 to 16 for loop 'VITIS_LOOP_16_1' in function 'encoding'.
WARNING: [XFORM 203-561] Updating loop lower bound from 17 to 16 for loop 'VITIS_LOOP_16_1' in function 'encoding'.
WARNING: [XFORM 203-561] Updating loop upper bound from 17 to 16 for loop 'VITIS_LOOP_113_1' in function 'decoding'.
WARNING: [XFORM 203-561] Updating loop lower bound from 17 to 16 for loop 'VITIS_LOOP_113_1' in function 'decoding'.
INFO: [XFORM 203-101] Partitioning array 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:107) in dimension 1 with a cyclic factor 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 235.638 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_62_7' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:62:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28:7) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_91_10' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:91:32) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_130_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:18:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:19:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:20:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:23:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:37:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:38:25)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:57:43)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:77:67)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:80:40)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:115:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:116:25)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140:24)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141:22)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:144:48)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:162:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:163:42)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159:64)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 254.880 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_26_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_42_4': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_62_7': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_11'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:93)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_93_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 258.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 262.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln125', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:125)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 71, loop 'VITIS_LOOP_125_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln137', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:137)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_137_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln144', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:144)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_144_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_6'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln151', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:151)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_151_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln159', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_159_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.03 seconds; current allocated memory: 264.637 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 192.008 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.2 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.58 seconds; current allocated memory: 193.497 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.73 seconds; current allocated memory: 195.968 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.970 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 197.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 197.021 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:125) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:137) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:145) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_6' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:152) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_7' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_11' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:93) in function 'encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_42_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_62_7' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16) in function 'encoding' partially with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_33_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_42_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42) in function 'encoding': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_45_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:45) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_57_6' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:58) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_7' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:62) in function 'encoding': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_65_8' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:65) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_77_9' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:78) in function 'encoding' completely: variable loop bound.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_113_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113) in function 'decoding' partially with a factor of 16.
WARNING: [XFORM 203-561] Updating loop upper bound from 17 to 16 for loop 'VITIS_LOOP_16_1' in function 'encoding'.
WARNING: [XFORM 203-561] Updating loop lower bound from 17 to 16 for loop 'VITIS_LOOP_16_1' in function 'encoding'.
WARNING: [XFORM 203-561] Updating loop upper bound from 17 to 16 for loop 'VITIS_LOOP_113_1' in function 'decoding'.
WARNING: [XFORM 203-561] Updating loop lower bound from 17 to 16 for loop 'VITIS_LOOP_113_1' in function 'decoding'.
INFO: [XFORM 203-101] Partitioning array 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:107) in dimension 1 with a cyclic factor 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 219.714 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_62_7' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:62:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28:7) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_91_10' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:91:32) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_130_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:18:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:19:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:20:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:23:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:37:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:38:25)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:57:43)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:77:67)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:80:40)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:115:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:116:25)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140:24)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141:22)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:144:48)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:162:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:163:42)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159:64)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 238.978 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_26_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_42_4': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_62_7': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_11'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:93)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_93_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 242.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 246.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln125', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:125)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 71, loop 'VITIS_LOOP_125_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln137', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:137)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_137_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln144', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:144)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_144_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_6'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln151', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:151)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_151_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln159', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159)) in the first pipeline iteration (II = 1 cycles).
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.057 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.13 seconds; current allocated memory: 209.517 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.41 seconds. CPU system time: 0.5 seconds. Elapsed time: 7.94 seconds; current allocated memory: 212.018 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 213.768 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 213.074 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:125) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:137) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:145) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_6' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:152) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_7' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_11' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:93) in function 'encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_42_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_62_7' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16) in function 'encoding' partially with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_33_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_42_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42) in function 'encoding': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_45_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:45) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_57_6' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:58) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_7' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:62) in function 'encoding': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_65_8' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:65) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_77_9' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:78) in function 'encoding' completely: variable loop bound.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_113_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113) in function 'decoding' partially with a factor of 16.
WARNING: [XFORM 203-561] Updating loop upper bound from 17 to 16 for loop 'VITIS_LOOP_16_1' in function 'encoding'.
WARNING: [XFORM 203-561] Updating loop lower bound from 17 to 16 for loop 'VITIS_LOOP_16_1' in function 'encoding'.
WARNING: [XFORM 203-561] Updating loop upper bound from 17 to 16 for loop 'VITIS_LOOP_113_1' in function 'decoding'.
WARNING: [XFORM 203-561] Updating loop lower bound from 17 to 16 for loop 'VITIS_LOOP_113_1' in function 'decoding'.
INFO: [XFORM 203-101] Partitioning array 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:107) in dimension 1 with a cyclic factor 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 235.782 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_62_7' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:62:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28:7) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_91_10' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:91:32) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_130_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:121:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:18:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:19:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:20:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:23:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:37:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:38:25)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:57:43)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:85:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:86:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:77:67)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:80:40)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:115:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:116:25)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140:24)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141:22)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:144:48)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:162:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:163:42)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str[0]' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159:64)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 255.017 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_26_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_42_4': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_62_7': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_11'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln93', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:93)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_93_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.13 seconds; current allocated memory: 258.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.44 seconds; current allocated memory: 262.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln125', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:125)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 71, loop 'VITIS_LOOP_125_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln137', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:137)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_137_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln144', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:144)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_144_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_6'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln151', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:151)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_151_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln159', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:159)) in the first pipeline iteration (II = 1 cycles).
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.056 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.31 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.7 seconds; current allocated memory: 209.279 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:467:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:467:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.46 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.39 seconds; current allocated memory: 212.252 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.254 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 214.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 213.365 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:472) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:390) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_493_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:494) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_505_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:506) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_402_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:402) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:390) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 234.868 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_423_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:423:36) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_435_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:435:40) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_411_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:412:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_456_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:456:32) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_486_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:484:10) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:403:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:404:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:405:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:408:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:369:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:371:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:418:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:419:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:445:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:450:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:451:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:473:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:474:25)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:494:26)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:497:24)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:498:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:513:44)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:514:48)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 249.914 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_402_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_402_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln389', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_389_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_5', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 251.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.77 seconds; current allocated memory: 254.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_472_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_6', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln389', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_389_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_493_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln493', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:493)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_493_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.056 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.26 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.91 seconds; current allocated memory: 209.279 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:467:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:467:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.14 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.98 seconds; current allocated memory: 212.252 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.254 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 214.154 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 213.365 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:472) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:390) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_493_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:494) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_505_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:506) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_402_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:402) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:390) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 234.868 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_423_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:423:36) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_435_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:435:40) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_411_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:412:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_456_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:456:32) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_486_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:484:10) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:403:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:404:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:405:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:408:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:369:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:371:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:418:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:419:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:445:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:450:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:451:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:473:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:474:25)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:494:26)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:497:24)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:498:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:513:44)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:514:48)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 249.915 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_402_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_402_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln389', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_389_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_5', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.94 seconds; current allocated memory: 251.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.03 seconds; current allocated memory: 254.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_472_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_6', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln389', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_389_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_493_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln493', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:493)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_493_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 208.123 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.25 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.72 seconds; current allocated memory: 209.423 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:396:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:467:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:467:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.12 seconds. CPU system time: 0.28 seconds. Elapsed time: 5.36 seconds; current allocated memory: 212.350 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 214.252 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 213.461 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:472) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:390) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_493_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:494) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_505_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:506) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_402_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:402) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:390) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_368_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:378) in function 'encoding' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 234.972 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_423_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:423:36) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_435_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:435:40) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_411_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:412:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_456_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:456:32) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_486_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:484:10) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:403:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:404:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:405:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:408:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:369:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:371:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:418:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:419:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:445:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:450:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:451:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:473:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:474:25)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:494:26)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:497:24)
INFO: [HLS 200-472] Inferring partial write operation for 'entry' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:498:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:513:44)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:514:48)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 250.042 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_402_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_402_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln389', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_389_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_5', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln377', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:377)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 251.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.75 seconds; current allocated memory: 254.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_472_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln368_6', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:368)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_368_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln389', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:389)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_389_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_493_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln493', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:493)) in the first pipeline iteration (II = 1 cycles).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.123 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.19 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.41 seconds; current allocated memory: 209.567 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.78 seconds; current allocated memory: 212.290 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.292 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 213.984 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 213.510 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 235.064 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 279.103 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 280.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 283.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 283.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 283.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 284.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 284.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 284.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 285.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 286.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 287.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 287.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 288.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.146 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.19 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.8 seconds; current allocated memory: 209.577 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.04 seconds; current allocated memory: 212.350 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 212.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 214.044 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 213.570 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 235.127 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 279.169 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 281.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 283.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 283.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 283.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 284.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 284.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 284.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 285.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 286.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 287.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 287.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 288.317 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.146 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:182:27
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.91 seconds; current allocated memory: 209.578 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.75 seconds; current allocated memory: 212.140 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.141 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.782 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.260 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'encoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:37).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_53_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:55) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_66_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:66) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_79_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:79) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_101_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:101) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_140_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:115) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'string_copy.1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:6:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'string_copy' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:6).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'string_length' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'string_copy.17' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:6:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'string_copy.16' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:6:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'string_compare' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:15).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:44) in function 'encoding' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' in function 'encoding' completely with a factor of 1024.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_53_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:55) in function 'encoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_66_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:66) in function 'encoding': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_79_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:79) in function 'encoding': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_101_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:101) in function 'encoding': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_120_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:120) in function 'decoding' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' in function 'decoding' completely with a factor of 1024.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_140_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:115) in function 'decoding': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' in function 'decoding' completely with a factor of 1024.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_9_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9) in function 'string_copy.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_9_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9) in function 'string_copy' completely with a factor of 1023.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_30_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:31) in function 'string_length' completely: variable loop bound.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 208.146 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.2 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.99 seconds; current allocated memory: 209.577 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.72 seconds; current allocated memory: 212.350 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.351 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 214.042 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 213.569 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 235.127 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 279.171 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 281.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 283.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 283.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 283.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 284.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 284.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 284.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 285.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 286.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 287.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 287.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 288.322 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 208.146 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.19 seconds. CPU system time: 0.17 seconds. Elapsed time: 4.26 seconds; current allocated memory: 209.577 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.38 seconds. Elapsed time: 5.57 seconds; current allocated memory: 212.350 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 214.043 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.570 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 235.126 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:46:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 279.171 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 281.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 283.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 283.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 283.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 284.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 284.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 284.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 285.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 286.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 287.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 287.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 288.327 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.146 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.7 seconds; current allocated memory: 209.577 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.73 seconds; current allocated memory: 212.350 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 214.040 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 213.570 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 235.116 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:46:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 279.145 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 281.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 283.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 283.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 283.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 284.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 284.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 284.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 285.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 286.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 287.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 287.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 288.274 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
