-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is
port (
    ap_ready : OUT STD_LOGIC;
    data1_0_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data1_1_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data1_2_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data1_3_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data1_4_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data1_5_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data1_6_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data1_7_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data2_0_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data2_1_val : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal shl_ln_fu_96_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln120_1_fu_108_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln120_2_fu_120_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln120_3_fu_132_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln120_4_fu_144_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln120_5_fu_156_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln120_6_fu_168_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln120_7_fu_180_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln2_fu_192_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln123_1_fu_204_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln120_fu_104_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln120_1_fu_116_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln120_2_fu_128_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln120_3_fu_140_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln120_4_fu_152_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln120_5_fu_164_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln120_6_fu_176_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln123_fu_188_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln123_1_fu_200_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln125_fu_212_p1 : STD_LOGIC_VECTOR (15 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= zext_ln120_fu_104_p1;
    ap_return_1 <= zext_ln120_1_fu_116_p1;
    ap_return_2 <= zext_ln120_2_fu_128_p1;
    ap_return_3 <= zext_ln120_3_fu_140_p1;
    ap_return_4 <= zext_ln120_4_fu_152_p1;
    ap_return_5 <= zext_ln120_5_fu_164_p1;
    ap_return_6 <= zext_ln120_6_fu_176_p1;
    ap_return_7 <= zext_ln123_fu_188_p1;
    ap_return_8 <= zext_ln123_1_fu_200_p1;
    ap_return_9 <= zext_ln125_fu_212_p1;
    shl_ln120_1_fu_108_p3 <= (data1_1_val & ap_const_lv2_0);
    shl_ln120_2_fu_120_p3 <= (data1_2_val & ap_const_lv2_0);
    shl_ln120_3_fu_132_p3 <= (data1_3_val & ap_const_lv2_0);
    shl_ln120_4_fu_144_p3 <= (data1_4_val & ap_const_lv2_0);
    shl_ln120_5_fu_156_p3 <= (data1_5_val & ap_const_lv2_0);
    shl_ln120_6_fu_168_p3 <= (data1_6_val & ap_const_lv2_0);
    shl_ln120_7_fu_180_p3 <= (data1_7_val & ap_const_lv2_0);
    shl_ln123_1_fu_204_p3 <= (data2_1_val & ap_const_lv2_0);
    shl_ln2_fu_192_p3 <= (data2_0_val & ap_const_lv2_0);
    shl_ln_fu_96_p3 <= (data1_0_val & ap_const_lv2_0);
    zext_ln120_1_fu_116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln120_1_fu_108_p3),16));
    zext_ln120_2_fu_128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln120_2_fu_120_p3),16));
    zext_ln120_3_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln120_3_fu_132_p3),16));
    zext_ln120_4_fu_152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln120_4_fu_144_p3),16));
    zext_ln120_5_fu_164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln120_5_fu_156_p3),16));
    zext_ln120_6_fu_176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln120_6_fu_168_p3),16));
    zext_ln120_fu_104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_96_p3),16));
    zext_ln123_1_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_192_p3),16));
    zext_ln123_fu_188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln120_7_fu_180_p3),16));
    zext_ln125_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln123_1_fu_204_p3),16));
end behav;
