
RFReceiverFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005918  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08005afc  08005afc  00006afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b9c  08005b9c  000070b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005b9c  08005b9c  000070b4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005b9c  08005b9c  000070b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b9c  08005b9c  00006b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ba0  08005ba0  00006ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  08005ba4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a0  200000b4  08005c58  000070b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  08005c58  00007454  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000070b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f2f7  00000000  00000000  000070dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023f9  00000000  00000000  000163d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f70  00000000  00000000  000187d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c0e  00000000  00000000  00019740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001afa2  00000000  00000000  0001a34e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012538  00000000  00000000  000352f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d806  00000000  00000000  00047828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e502e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045f4  00000000  00000000  000e5074  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000e9668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200000b4 	.word	0x200000b4
 8000200:	00000000 	.word	0x00000000
 8000204:	08005ae4 	.word	0x08005ae4

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200000b8 	.word	0x200000b8
 8000220:	08005ae4 	.word	0x08005ae4

08000224 <HAL_TIM_OC_DelayElapsedCallback>:

static TIM_HandleTypeDef *buzzer_htim = NULL;
static uint32_t         buzzer_channel = 0;

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b082      	sub	sp, #8
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000234:	d10d      	bne.n	8000252 <HAL_TIM_OC_DelayElapsedCallback+0x2e>
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	7f1b      	ldrb	r3, [r3, #28]
 800023a:	2b01      	cmp	r3, #1
 800023c:	d109      	bne.n	8000252 <HAL_TIM_OC_DelayElapsedCallback+0x2e>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 0);
 800023e:	2200      	movs	r2, #0
 8000240:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000244:	4823      	ldr	r0, [pc, #140]	@ (80002d4 <HAL_TIM_OC_DelayElapsedCallback+0xb0>)
 8000246:	f001 ffdd 	bl	8002204 <HAL_GPIO_WritePin>
		HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_1);
 800024a:	2100      	movs	r1, #0
 800024c:	6878      	ldr	r0, [r7, #4]
 800024e:	f003 fe8f 	bl	8003f70 <HAL_TIM_OC_Stop_IT>
	}
	if (htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	4a20      	ldr	r2, [pc, #128]	@ (80002d8 <HAL_TIM_OC_DelayElapsedCallback+0xb4>)
 8000258:	4293      	cmp	r3, r2
 800025a:	d10d      	bne.n	8000278 <HAL_TIM_OC_DelayElapsedCallback+0x54>
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	7f1b      	ldrb	r3, [r3, #28]
 8000260:	2b01      	cmp	r3, #1
 8000262:	d109      	bne.n	8000278 <HAL_TIM_OC_DelayElapsedCallback+0x54>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8000264:	2200      	movs	r2, #0
 8000266:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800026a:	481a      	ldr	r0, [pc, #104]	@ (80002d4 <HAL_TIM_OC_DelayElapsedCallback+0xb0>)
 800026c:	f001 ffca 	bl	8002204 <HAL_GPIO_WritePin>
		HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_1);
 8000270:	2100      	movs	r1, #0
 8000272:	6878      	ldr	r0, [r7, #4]
 8000274:	f003 fe7c 	bl	8003f70 <HAL_TIM_OC_Stop_IT>
	}
	if (htim->Instance == TIM4 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a17      	ldr	r2, [pc, #92]	@ (80002dc <HAL_TIM_OC_DelayElapsedCallback+0xb8>)
 800027e:	4293      	cmp	r3, r2
 8000280:	d10d      	bne.n	800029e <HAL_TIM_OC_DelayElapsedCallback+0x7a>
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	7f1b      	ldrb	r3, [r3, #28]
 8000286:	2b01      	cmp	r3, #1
 8000288:	d109      	bne.n	800029e <HAL_TIM_OC_DelayElapsedCallback+0x7a>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
 800028a:	2200      	movs	r2, #0
 800028c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000290:	4810      	ldr	r0, [pc, #64]	@ (80002d4 <HAL_TIM_OC_DelayElapsedCallback+0xb0>)
 8000292:	f001 ffb7 	bl	8002204 <HAL_GPIO_WritePin>
		HAL_TIM_OC_Stop_IT(htim, TIM_CHANNEL_1);
 8000296:	2100      	movs	r1, #0
 8000298:	6878      	ldr	r0, [r7, #4]
 800029a:	f003 fe69 	bl	8003f70 <HAL_TIM_OC_Stop_IT>
	}
	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	4a0f      	ldr	r2, [pc, #60]	@ (80002e0 <HAL_TIM_OC_DelayElapsedCallback+0xbc>)
 80002a4:	4293      	cmp	r3, r2
 80002a6:	d111      	bne.n	80002cc <HAL_TIM_OC_DelayElapsedCallback+0xa8>
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	7f1b      	ldrb	r3, [r3, #28]
 80002ac:	2b01      	cmp	r3, #1
 80002ae:	d10d      	bne.n	80002cc <HAL_TIM_OC_DelayElapsedCallback+0xa8>
	{
		if (buzzer_htim == NULL) return;
 80002b0:	4b0c      	ldr	r3, [pc, #48]	@ (80002e4 <HAL_TIM_OC_DelayElapsedCallback+0xc0>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d008      	beq.n	80002ca <HAL_TIM_OC_DelayElapsedCallback+0xa6>

		HAL_TIM_PWM_Stop(buzzer_htim, buzzer_channel);
 80002b8:	4b0a      	ldr	r3, [pc, #40]	@ (80002e4 <HAL_TIM_OC_DelayElapsedCallback+0xc0>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a0a      	ldr	r2, [pc, #40]	@ (80002e8 <HAL_TIM_OC_DelayElapsedCallback+0xc4>)
 80002be:	6812      	ldr	r2, [r2, #0]
 80002c0:	4611      	mov	r1, r2
 80002c2:	4618      	mov	r0, r3
 80002c4:	f004 f824 	bl	8004310 <HAL_TIM_PWM_Stop>
 80002c8:	e000      	b.n	80002cc <HAL_TIM_OC_DelayElapsedCallback+0xa8>
		if (buzzer_htim == NULL) return;
 80002ca:	bf00      	nop
	}
}
 80002cc:	3708      	adds	r7, #8
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
 80002d2:	bf00      	nop
 80002d4:	40010800 	.word	0x40010800
 80002d8:	40000400 	.word	0x40000400
 80002dc:	40000800 	.word	0x40000800
 80002e0:	40000c00 	.word	0x40000c00
 80002e4:	200000d0 	.word	0x200000d0
 80002e8:	200000d4 	.word	0x200000d4

080002ec <PulsePin_init>:


void PulsePin_init(TIM_HandleTypeDef *buz_htim, uint32_t buz_channel, TIM_HandleTypeDef *htim2, TIM_HandleTypeDef *htim3, TIM_HandleTypeDef *htim4, uint16_t time)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b084      	sub	sp, #16
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	60f8      	str	r0, [r7, #12]
 80002f4:	60b9      	str	r1, [r7, #8]
 80002f6:	607a      	str	r2, [r7, #4]
 80002f8:	603b      	str	r3, [r7, #0]
	  buzzer_htim = buz_htim;
 80002fa:	4a11      	ldr	r2, [pc, #68]	@ (8000340 <PulsePin_init+0x54>)
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	6013      	str	r3, [r2, #0]
	  buzzer_channel = buz_channel;
 8000300:	4a10      	ldr	r2, [pc, #64]	@ (8000344 <PulsePin_init+0x58>)
 8000302:	68bb      	ldr	r3, [r7, #8]
 8000304:	6013      	str	r3, [r2, #0]
	  __HAL_TIM_SET_COMPARE(htim2, TIM_CHANNEL_1, time);
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	8bba      	ldrh	r2, [r7, #28]
 800030c:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SET_COMPARE(htim3, TIM_CHANNEL_1, time);
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	8bba      	ldrh	r2, [r7, #28]
 8000314:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SET_COMPARE(htim4, TIM_CHANNEL_1, time);
 8000316:	69bb      	ldr	r3, [r7, #24]
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	8bba      	ldrh	r2, [r7, #28]
 800031c:	635a      	str	r2, [r3, #52]	@ 0x34
	  HAL_TIM_OC_Stop_IT(htim2, TIM_CHANNEL_1);
 800031e:	2100      	movs	r1, #0
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	f003 fe25 	bl	8003f70 <HAL_TIM_OC_Stop_IT>
	  HAL_TIM_OC_Stop_IT(htim3, TIM_CHANNEL_1);
 8000326:	2100      	movs	r1, #0
 8000328:	6838      	ldr	r0, [r7, #0]
 800032a:	f003 fe21 	bl	8003f70 <HAL_TIM_OC_Stop_IT>
	  HAL_TIM_OC_Stop_IT(htim4, TIM_CHANNEL_1);
 800032e:	2100      	movs	r1, #0
 8000330:	69b8      	ldr	r0, [r7, #24]
 8000332:	f003 fe1d 	bl	8003f70 <HAL_TIM_OC_Stop_IT>
}
 8000336:	bf00      	nop
 8000338:	3710      	adds	r7, #16
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	200000d0 	.word	0x200000d0
 8000344:	200000d4 	.word	0x200000d4

08000348 <PulsePin>:

void PulsePin(uint8_t pin, TIM_HandleTypeDef *htim)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	4603      	mov	r3, r0
 8000350:	6039      	str	r1, [r7, #0]
 8000352:	71fb      	strb	r3, [r7, #7]
	if (pin == 0)
 8000354:	79fb      	ldrb	r3, [r7, #7]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d10d      	bne.n	8000376 <PulsePin+0x2e>
	{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 800035a:	2201      	movs	r2, #1
 800035c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000360:	4818      	ldr	r0, [pc, #96]	@ (80003c4 <PulsePin+0x7c>)
 8000362:	f001 ff4f 	bl	8002204 <HAL_GPIO_WritePin>
		  __HAL_TIM_SET_COUNTER(htim, 0);
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	2200      	movs	r2, #0
 800036c:	625a      	str	r2, [r3, #36]	@ 0x24
		  HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_1);
 800036e:	2100      	movs	r1, #0
 8000370:	6838      	ldr	r0, [r7, #0]
 8000372:	f003 fcf5 	bl	8003d60 <HAL_TIM_OC_Start_IT>
	}
	if (pin == 1)
 8000376:	79fb      	ldrb	r3, [r7, #7]
 8000378:	2b01      	cmp	r3, #1
 800037a:	d10d      	bne.n	8000398 <PulsePin+0x50>
	{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 800037c:	2201      	movs	r2, #1
 800037e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000382:	4810      	ldr	r0, [pc, #64]	@ (80003c4 <PulsePin+0x7c>)
 8000384:	f001 ff3e 	bl	8002204 <HAL_GPIO_WritePin>
		  __HAL_TIM_SET_COUNTER(htim, 0);
 8000388:	683b      	ldr	r3, [r7, #0]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	2200      	movs	r2, #0
 800038e:	625a      	str	r2, [r3, #36]	@ 0x24
		  HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_1);
 8000390:	2100      	movs	r1, #0
 8000392:	6838      	ldr	r0, [r7, #0]
 8000394:	f003 fce4 	bl	8003d60 <HAL_TIM_OC_Start_IT>
	}
	if (pin == 2)
 8000398:	79fb      	ldrb	r3, [r7, #7]
 800039a:	2b02      	cmp	r3, #2
 800039c:	d10d      	bne.n	80003ba <PulsePin+0x72>
	{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 800039e:	2201      	movs	r2, #1
 80003a0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80003a4:	4807      	ldr	r0, [pc, #28]	@ (80003c4 <PulsePin+0x7c>)
 80003a6:	f001 ff2d 	bl	8002204 <HAL_GPIO_WritePin>
		  __HAL_TIM_SET_COUNTER(htim, 0);
 80003aa:	683b      	ldr	r3, [r7, #0]
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	2200      	movs	r2, #0
 80003b0:	625a      	str	r2, [r3, #36]	@ 0x24
		  HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_1);
 80003b2:	2100      	movs	r1, #0
 80003b4:	6838      	ldr	r0, [r7, #0]
 80003b6:	f003 fcd3 	bl	8003d60 <HAL_TIM_OC_Start_IT>
	}
}
 80003ba:	bf00      	nop
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	40010800 	.word	0x40010800

080003c8 <RFM22_init>:
		.register_settings = {0x27, 0x40, 0xA1, 0x20, 0x4E, 0xA5, 0x00, 0x28, 0x1D, 0x2A, 0x08, 0x2A, 0x88, 0x00, 0x02, 0x08, 0x22, 0x2D, 0xD4, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0x13, 0xA9, 0x2C, 0x23, 0x10, 0x53, 0x4B, 0x00, 0x05}
};


uint8_t RFM22_init(RFM22 *dev, RFM22_configs *confs)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b086      	sub	sp, #24
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
 80003d0:	6039      	str	r1, [r7, #0]
	//reset RFM
	HAL_GPIO_WritePin(dev->snd_port, dev->snd_pin, 1);
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	68d8      	ldr	r0, [r3, #12]
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	7c1b      	ldrb	r3, [r3, #16]
 80003da:	2201      	movs	r2, #1
 80003dc:	4619      	mov	r1, r3
 80003de:	f001 ff11 	bl	8002204 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80003e2:	2064      	movs	r0, #100	@ 0x64
 80003e4:	f001 fc48 	bl	8001c78 <HAL_Delay>
	HAL_GPIO_WritePin(dev->snd_port, dev->snd_pin, 0);
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	68d8      	ldr	r0, [r3, #12]
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	7c1b      	ldrb	r3, [r3, #16]
 80003f0:	2200      	movs	r2, #0
 80003f2:	4619      	mov	r1, r3
 80003f4:	f001 ff06 	bl	8002204 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80003f8:	2064      	movs	r0, #100	@ 0x64
 80003fa:	f001 fc3d 	bl	8001c78 <HAL_Delay>

	//première lecture port SPI
	uint8_t rx_buffer[] = {0, 0};
 80003fe:	2300      	movs	r3, #0
 8000400:	823b      	strh	r3, [r7, #16]
	RFM22_SPI_read(dev, RH_RF22_REG_00_DEVICE_TYPE, rx_buffer, 1);
 8000402:	f107 0210 	add.w	r2, r7, #16
 8000406:	2301      	movs	r3, #1
 8000408:	2100      	movs	r1, #0
 800040a:	6878      	ldr	r0, [r7, #4]
 800040c:	f000 f8ff 	bl	800060e <RFM22_SPI_read>
	if (rx_buffer[0] != 8) return 0; //connection non établie
 8000410:	7c3b      	ldrb	r3, [r7, #16]
 8000412:	2b08      	cmp	r3, #8
 8000414:	d001      	beq.n	800041a <RFM22_init+0x52>
 8000416:	2300      	movs	r3, #0
 8000418:	e054      	b.n	80004c4 <RFM22_init+0xfc>
	//wait for chip ready

	do {
		RFM22_SPI_read(dev, RH_RF22_REG_04_INTERRUPT_STATUS2, rx_buffer, 1);
 800041a:	f107 0210 	add.w	r2, r7, #16
 800041e:	2301      	movs	r3, #1
 8000420:	2104      	movs	r1, #4
 8000422:	6878      	ldr	r0, [r7, #4]
 8000424:	f000 f8f3 	bl	800060e <RFM22_SPI_read>
	}
	while (!((rx_buffer[0] & RH_RF22_ICHIPRDY) >> 1)); //check for ichiprdy
 8000428:	7c3b      	ldrb	r3, [r7, #16]
 800042a:	f003 0302 	and.w	r3, r3, #2
 800042e:	2b00      	cmp	r3, #0
 8000430:	d0f3      	beq.n	800041a <RFM22_init+0x52>


	uint8_t tx_buffer[4] = {0};
 8000432:	2300      	movs	r3, #0
 8000434:	60fb      	str	r3, [r7, #12]
	// lire registres interrupt
	RFM22_SPI_read(dev, RH_RF22_REG_03_INTERRUPT_STATUS1, rx_buffer, 2);
 8000436:	f107 0210 	add.w	r2, r7, #16
 800043a:	2302      	movs	r3, #2
 800043c:	2103      	movs	r1, #3
 800043e:	6878      	ldr	r0, [r7, #4]
 8000440:	f000 f8e5 	bl	800060e <RFM22_SPI_read>
	// désactiver GPIO
	RFM22_SPI_write(dev, RH_RF22_REG_0B_GPIO_CONFIGURATION0, tx_buffer, 4);
 8000444:	f107 020c 	add.w	r2, r7, #12
 8000448:	2304      	movs	r3, #4
 800044a:	210b      	movs	r1, #11
 800044c:	6878      	ldr	r0, [r7, #4]
 800044e:	f000 f8a9 	bl	80005a4 <RFM22_SPI_write>
	// mettre en mode standby
	RFM22_SPI_write(dev, RH_RF22_REG_07_OPERATING_MODE1, tx_buffer, 2);
 8000452:	f107 020c 	add.w	r2, r7, #12
 8000456:	2302      	movs	r3, #2
 8000458:	2107      	movs	r1, #7
 800045a:	6878      	ldr	r0, [r7, #4]
 800045c:	f000 f8a2 	bl	80005a4 <RFM22_SPI_write>
	// active toutes interruptions
	tx_buffer[0] = 0xFF;
 8000460:	23ff      	movs	r3, #255	@ 0xff
 8000462:	733b      	strb	r3, [r7, #12]
	tx_buffer[1] = 0xFF;
 8000464:	23ff      	movs	r3, #255	@ 0xff
 8000466:	737b      	strb	r3, [r7, #13]
	RFM22_SPI_write(dev, RH_RF22_REG_05_INTERRUPT_ENABLE1, tx_buffer, 2);
 8000468:	f107 020c 	add.w	r2, r7, #12
 800046c:	2302      	movs	r3, #2
 800046e:	2105      	movs	r1, #5
 8000470:	6878      	ldr	r0, [r7, #4]
 8000472:	f000 f897 	bl	80005a4 <RFM22_SPI_write>

	//set thresholds registres
	tx_buffer[0] = 56; // à un packet d'overflow
 8000476:	2338      	movs	r3, #56	@ 0x38
 8000478:	733b      	strb	r3, [r7, #12]
	tx_buffer[1] = 0;
 800047a:	2300      	movs	r3, #0
 800047c:	737b      	strb	r3, [r7, #13]
	tx_buffer[2] = 56;
 800047e:	2338      	movs	r3, #56	@ 0x38
 8000480:	73bb      	strb	r3, [r7, #14]
	RFM22_SPI_write(dev, RH_RF22_REG_7C_TX_FIFO_CONTROL1, tx_buffer, 3);
 8000482:	f107 020c 	add.w	r2, r7, #12
 8000486:	2303      	movs	r3, #3
 8000488:	217c      	movs	r1, #124	@ 0x7c
 800048a:	6878      	ldr	r0, [r7, #4]
 800048c:	f000 f88a 	bl	80005a4 <RFM22_SPI_write>

	// écrit toutes les valeurs dans les registres
	for (int i=0; i<sizeof(confs->registers); i++)
 8000490:	2300      	movs	r3, #0
 8000492:	617b      	str	r3, [r7, #20]
 8000494:	e012      	b.n	80004bc <RFM22_init+0xf4>
	{
		tx_buffer[0] = (confs->register_settings)[i];
 8000496:	683a      	ldr	r2, [r7, #0]
 8000498:	697b      	ldr	r3, [r7, #20]
 800049a:	4413      	add	r3, r2
 800049c:	332b      	adds	r3, #43	@ 0x2b
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	733b      	strb	r3, [r7, #12]
		RFM22_SPI_write(dev, (confs->registers)[i], tx_buffer, 1);
 80004a2:	683a      	ldr	r2, [r7, #0]
 80004a4:	697b      	ldr	r3, [r7, #20]
 80004a6:	4413      	add	r3, r2
 80004a8:	7819      	ldrb	r1, [r3, #0]
 80004aa:	f107 020c 	add.w	r2, r7, #12
 80004ae:	2301      	movs	r3, #1
 80004b0:	6878      	ldr	r0, [r7, #4]
 80004b2:	f000 f877 	bl	80005a4 <RFM22_SPI_write>
	for (int i=0; i<sizeof(confs->registers); i++)
 80004b6:	697b      	ldr	r3, [r7, #20]
 80004b8:	3301      	adds	r3, #1
 80004ba:	617b      	str	r3, [r7, #20]
 80004bc:	697b      	ldr	r3, [r7, #20]
 80004be:	2b2a      	cmp	r3, #42	@ 0x2a
 80004c0:	d9e9      	bls.n	8000496 <RFM22_init+0xce>
	}


	return 1;
 80004c2:	2301      	movs	r3, #1
}
 80004c4:	4618      	mov	r0, r3
 80004c6:	3718      	adds	r7, #24
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}

080004cc <RFM22_rx_mode>:
	return 1;
}

// commence à écouter pour des packets. Retourne en mode standy une fois qu'un packet est reçu
uint8_t RFM22_rx_mode(RFM22 *dev)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
	// enable ipvalid interrupt
	// mode rx
	uint8_t reg_value = RH_RF22_RXON;
 80004d4:	2304      	movs	r3, #4
 80004d6:	72fb      	strb	r3, [r7, #11]
	uint8_t *reg_set = &reg_value;
 80004d8:	f107 030b 	add.w	r3, r7, #11
 80004dc:	60fb      	str	r3, [r7, #12]
	RFM22_SPI_write(dev, RH_RF22_REG_07_OPERATING_MODE1, reg_set, 1);
 80004de:	2301      	movs	r3, #1
 80004e0:	68fa      	ldr	r2, [r7, #12]
 80004e2:	2107      	movs	r1, #7
 80004e4:	6878      	ldr	r0, [r7, #4]
 80004e6:	f000 f85d 	bl	80005a4 <RFM22_SPI_write>
	return 1;
 80004ea:	2301      	movs	r3, #1
}
 80004ec:	4618      	mov	r0, r3
 80004ee:	3710      	adds	r7, #16
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}

080004f4 <RFM22_available>:
}


// retourn nbr d'octets disponnibles
uint8_t RFM22_available(RFM22 *dev)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	uint8_t lenght;
	uint8_t *ptr = &lenght;
 80004fc:	f107 030b 	add.w	r3, r7, #11
 8000500:	60fb      	str	r3, [r7, #12]
	RFM22_SPI_read(dev, RH_RF22_REG_4B_RECEIVED_PACKET_LENGTH, ptr, 1);
 8000502:	2301      	movs	r3, #1
 8000504:	68fa      	ldr	r2, [r7, #12]
 8000506:	214b      	movs	r1, #75	@ 0x4b
 8000508:	6878      	ldr	r0, [r7, #4]
 800050a:	f000 f880 	bl	800060e <RFM22_SPI_read>
	return lenght;
 800050e:	7afb      	ldrb	r3, [r7, #11]
}
 8000510:	4618      	mov	r0, r3
 8000512:	3710      	adds	r7, #16
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}

08000518 <RFM22_get_RSSI>:


uint8_t RFM22_get_RSSI(RFM22 *dev)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
	uint8_t rssi;
	uint8_t *ptr = &rssi;
 8000520:	f107 030b 	add.w	r3, r7, #11
 8000524:	60fb      	str	r3, [r7, #12]
	RFM22_SPI_read(dev, RH_RF22_REG_26_RSSI, ptr, 1);
 8000526:	2301      	movs	r3, #1
 8000528:	68fa      	ldr	r2, [r7, #12]
 800052a:	2126      	movs	r1, #38	@ 0x26
 800052c:	6878      	ldr	r0, [r7, #4]
 800052e:	f000 f86e 	bl	800060e <RFM22_SPI_read>
	return rssi;
 8000532:	7afb      	ldrb	r3, [r7, #11]
}
 8000534:	4618      	mov	r0, r3
 8000536:	3710      	adds	r7, #16
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}

0800053c <RFM22_clr_tx_FIFO>:


void RFM22_clr_tx_FIFO(RFM22 *dev)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b084      	sub	sp, #16
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
	uint8_t reg_value = RH_RF22_FFCLRTX;
 8000544:	2301      	movs	r3, #1
 8000546:	72fb      	strb	r3, [r7, #11]
	uint8_t *reg_set = &reg_value;
 8000548:	f107 030b 	add.w	r3, r7, #11
 800054c:	60fb      	str	r3, [r7, #12]
	RFM22_SPI_write(dev, RH_RF22_REG_08_OPERATING_MODE2, reg_set, 1);
 800054e:	2301      	movs	r3, #1
 8000550:	68fa      	ldr	r2, [r7, #12]
 8000552:	2108      	movs	r1, #8
 8000554:	6878      	ldr	r0, [r7, #4]
 8000556:	f000 f825 	bl	80005a4 <RFM22_SPI_write>
}
 800055a:	bf00      	nop
 800055c:	3710      	adds	r7, #16
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}

08000562 <RFM22_read_rx>:
	RFM22_SPI_write(dev, RH_RF22_REG_08_OPERATING_MODE2, reg_set, 1);
}


void RFM22_read_rx(RFM22 *dev, uint8_t *rx_data, uint8_t size)
{
 8000562:	b580      	push	{r7, lr}
 8000564:	b084      	sub	sp, #16
 8000566:	af00      	add	r7, sp, #0
 8000568:	60f8      	str	r0, [r7, #12]
 800056a:	60b9      	str	r1, [r7, #8]
 800056c:	4613      	mov	r3, r2
 800056e:	71fb      	strb	r3, [r7, #7]
	RFM22_SPI_read(dev, RH_RF22_REG_7F_FIFO_ACCESS, rx_data, size);
 8000570:	79fb      	ldrb	r3, [r7, #7]
 8000572:	68ba      	ldr	r2, [r7, #8]
 8000574:	217f      	movs	r1, #127	@ 0x7f
 8000576:	68f8      	ldr	r0, [r7, #12]
 8000578:	f000 f849 	bl	800060e <RFM22_SPI_read>
}
 800057c:	bf00      	nop
 800057e:	3710      	adds	r7, #16
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}

08000584 <RFM22_channel>:


void RFM22_channel(RFM22 *dev, uint8_t channel)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	460b      	mov	r3, r1
 800058e:	70fb      	strb	r3, [r7, #3]
	RFM22_SPI_write(dev, RH_RF22_REG_79_FREQUENCY_HOPPING_CHANNEL_SELECT, &channel, 1);
 8000590:	1cfa      	adds	r2, r7, #3
 8000592:	2301      	movs	r3, #1
 8000594:	2179      	movs	r1, #121	@ 0x79
 8000596:	6878      	ldr	r0, [r7, #4]
 8000598:	f000 f804 	bl	80005a4 <RFM22_SPI_write>
}
 800059c:	bf00      	nop
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <RFM22_SPI_write>:


void RFM22_SPI_write(RFM22 *dev, uint8_t addr, uint8_t *tx_buffer, uint8_t size)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b086      	sub	sp, #24
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	60f8      	str	r0, [r7, #12]
 80005ac:	607a      	str	r2, [r7, #4]
 80005ae:	461a      	mov	r2, r3
 80005b0:	460b      	mov	r3, r1
 80005b2:	72fb      	strb	r3, [r7, #11]
 80005b4:	4613      	mov	r3, r2
 80005b6:	72bb      	strb	r3, [r7, #10]
	uint8_t write_addr = 0x80 | addr;
 80005b8:	7afb      	ldrb	r3, [r7, #11]
 80005ba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, 0);
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	6858      	ldr	r0, [r3, #4]
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	7a1b      	ldrb	r3, [r3, #8]
 80005ca:	2200      	movs	r2, #0
 80005cc:	4619      	mov	r1, r3
 80005ce:	f001 fe19 	bl	8002204 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->SPIx, &write_addr, 1, HAL_MAX_DELAY);
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	6818      	ldr	r0, [r3, #0]
 80005d6:	f107 0117 	add.w	r1, r7, #23
 80005da:	f04f 33ff 	mov.w	r3, #4294967295
 80005de:	2201      	movs	r2, #1
 80005e0:	f002 ff70 	bl	80034c4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(dev->SPIx, tx_buffer, size, HAL_MAX_DELAY);
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	6818      	ldr	r0, [r3, #0]
 80005e8:	7abb      	ldrb	r3, [r7, #10]
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	f04f 33ff 	mov.w	r3, #4294967295
 80005f0:	6879      	ldr	r1, [r7, #4]
 80005f2:	f002 ff67 	bl	80034c4 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, 1);
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	6858      	ldr	r0, [r3, #4]
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	7a1b      	ldrb	r3, [r3, #8]
 80005fe:	2201      	movs	r2, #1
 8000600:	4619      	mov	r1, r3
 8000602:	f001 fdff 	bl	8002204 <HAL_GPIO_WritePin>
}
 8000606:	bf00      	nop
 8000608:	3718      	adds	r7, #24
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}

0800060e <RFM22_SPI_read>:


void RFM22_SPI_read(RFM22 *dev, uint8_t addr, uint8_t *rx_buffer, uint8_t size)
{
 800060e:	b580      	push	{r7, lr}
 8000610:	b086      	sub	sp, #24
 8000612:	af02      	add	r7, sp, #8
 8000614:	60f8      	str	r0, [r7, #12]
 8000616:	607a      	str	r2, [r7, #4]
 8000618:	461a      	mov	r2, r3
 800061a:	460b      	mov	r3, r1
 800061c:	72fb      	strb	r3, [r7, #11]
 800061e:	4613      	mov	r3, r2
 8000620:	72bb      	strb	r3, [r7, #10]
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, 0);
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	6858      	ldr	r0, [r3, #4]
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	7a1b      	ldrb	r3, [r3, #8]
 800062a:	2200      	movs	r2, #0
 800062c:	4619      	mov	r1, r3
 800062e:	f001 fde9 	bl	8002204 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(dev->SPIx, &addr, rx_buffer, 1, HAL_MAX_DELAY);
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	6818      	ldr	r0, [r3, #0]
 8000636:	f107 010b 	add.w	r1, r7, #11
 800063a:	f04f 33ff 	mov.w	r3, #4294967295
 800063e:	9300      	str	r3, [sp, #0]
 8000640:	2301      	movs	r3, #1
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	f003 f882 	bl	800374c <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(dev->SPIx, rx_buffer, rx_buffer, size, HAL_MAX_DELAY); //vérifier qu'envoyer le rx buffer ok
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	6818      	ldr	r0, [r3, #0]
 800064c:	7abb      	ldrb	r3, [r7, #10]
 800064e:	b29b      	uxth	r3, r3
 8000650:	f04f 32ff 	mov.w	r2, #4294967295
 8000654:	9200      	str	r2, [sp, #0]
 8000656:	687a      	ldr	r2, [r7, #4]
 8000658:	6879      	ldr	r1, [r7, #4]
 800065a:	f003 f877 	bl	800374c <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, 1);
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	6858      	ldr	r0, [r3, #4]
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	7a1b      	ldrb	r3, [r3, #8]
 8000666:	2201      	movs	r2, #1
 8000668:	4619      	mov	r1, r3
 800066a:	f001 fdcb 	bl	8002204 <HAL_GPIO_WritePin>
}
 800066e:	bf00      	nop
 8000670:	3710      	adds	r7, #16
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
	...

08000678 <buzzer_init>:
static uint32_t			watcher_channel = 0;
static uint32_t time;


void buzzer_init(TIM_HandleTypeDef *htim_buz, uint32_t buz_channel, TIM_HandleTypeDef *htim_watch, uint32_t watch_channel)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b08c      	sub	sp, #48	@ 0x30
 800067c:	af00      	add	r7, sp, #0
 800067e:	60f8      	str	r0, [r7, #12]
 8000680:	60b9      	str	r1, [r7, #8]
 8000682:	607a      	str	r2, [r7, #4]
 8000684:	603b      	str	r3, [r7, #0]
    buzzer_timer = htim_buz;
 8000686:	4a19      	ldr	r2, [pc, #100]	@ (80006ec <buzzer_init+0x74>)
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	6013      	str	r3, [r2, #0]
    buzzer_channel = buz_channel;
 800068c:	4a18      	ldr	r2, [pc, #96]	@ (80006f0 <buzzer_init+0x78>)
 800068e:	68bb      	ldr	r3, [r7, #8]
 8000690:	6013      	str	r3, [r2, #0]
    buzzer_watcher = htim_watch;
 8000692:	4a18      	ldr	r2, [pc, #96]	@ (80006f4 <buzzer_init+0x7c>)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	6013      	str	r3, [r2, #0]
    watcher_channel = watch_channel;
 8000698:	4a17      	ldr	r2, [pc, #92]	@ (80006f8 <buzzer_init+0x80>)
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	6013      	str	r3, [r2, #0]

    TIM_OC_InitTypeDef sConfigOC = {0};
 800069e:	f107 0314 	add.w	r3, r7, #20
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
 80006a6:	605a      	str	r2, [r3, #4]
 80006a8:	609a      	str	r2, [r3, #8]
 80006aa:	60da      	str	r2, [r3, #12]
 80006ac:	611a      	str	r2, [r3, #16]
 80006ae:	615a      	str	r2, [r3, #20]
 80006b0:	619a      	str	r2, [r3, #24]

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006b2:	2360      	movs	r3, #96	@ 0x60
 80006b4:	617b      	str	r3, [r7, #20]
    sConfigOC.Pulse = 0;  // 0% duty initially
 80006b6:	2300      	movs	r3, #0
 80006b8:	61bb      	str	r3, [r7, #24]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006ba:	2300      	movs	r3, #0
 80006bc:	61fb      	str	r3, [r7, #28]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006be:	2300      	movs	r3, #0
 80006c0:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_TIM_PWM_ConfigChannel(buzzer_timer, &sConfigOC, buzzer_channel);
 80006c2:	4b0a      	ldr	r3, [pc, #40]	@ (80006ec <buzzer_init+0x74>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a0a      	ldr	r2, [pc, #40]	@ (80006f0 <buzzer_init+0x78>)
 80006c8:	6812      	ldr	r2, [r2, #0]
 80006ca:	f107 0114 	add.w	r1, r7, #20
 80006ce:	4618      	mov	r0, r3
 80006d0:	f003 ffda 	bl	8004688 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(buzzer_timer, buzzer_channel);
 80006d4:	4b05      	ldr	r3, [pc, #20]	@ (80006ec <buzzer_init+0x74>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a05      	ldr	r2, [pc, #20]	@ (80006f0 <buzzer_init+0x78>)
 80006da:	6812      	ldr	r2, [r2, #0]
 80006dc:	4611      	mov	r1, r2
 80006de:	4618      	mov	r0, r3
 80006e0:	f003 fd5c 	bl	800419c <HAL_TIM_PWM_Start>
}
 80006e4:	bf00      	nop
 80006e6:	3730      	adds	r7, #48	@ 0x30
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	200000d8 	.word	0x200000d8
 80006f0:	200000e0 	.word	0x200000e0
 80006f4:	200000dc 	.word	0x200000dc
 80006f8:	200000e4 	.word	0x200000e4

080006fc <buzzer_beep>:

void buzzer_beep(uint32_t frequency, uint32_t duration_ms)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b086      	sub	sp, #24
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	6039      	str	r1, [r7, #0]
    if (buzzer_timer == NULL) return; // not initialized
 8000706:	4b54      	ldr	r3, [pc, #336]	@ (8000858 <buzzer_beep+0x15c>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2b00      	cmp	r3, #0
 800070c:	f000 809f 	beq.w	800084e <buzzer_beep+0x152>

    uint32_t timer_clock = HAL_RCC_GetPCLK2Freq();  // usually APB2 for TIM1
 8000710:	f002 fe22 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 8000714:	6178      	str	r0, [r7, #20]
    if (buzzer_timer->Instance != TIM1) {
 8000716:	4b50      	ldr	r3, [pc, #320]	@ (8000858 <buzzer_beep+0x15c>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a4f      	ldr	r2, [pc, #316]	@ (800085c <buzzer_beep+0x160>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d002      	beq.n	8000728 <buzzer_beep+0x2c>
        timer_clock = HAL_RCC_GetPCLK1Freq();       // fallback for other timers
 8000722:	f002 fe05 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 8000726:	6178      	str	r0, [r7, #20]
    }

    // Calculate period and prescaler
    uint32_t prescaler = (timer_clock / (frequency * 1000)) - 1;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800072e:	fb02 f303 	mul.w	r3, r2, r3
 8000732:	697a      	ldr	r2, [r7, #20]
 8000734:	fbb2 f3f3 	udiv	r3, r2, r3
 8000738:	3b01      	subs	r3, #1
 800073a:	613b      	str	r3, [r7, #16]
    uint32_t period = 1000 - 1;  // Fixed 1 kHz timer base, to simplify duty control
 800073c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8000740:	60fb      	str	r3, [r7, #12]

    buzzer_timer->Instance->PSC = prescaler;
 8000742:	4b45      	ldr	r3, [pc, #276]	@ (8000858 <buzzer_beep+0x15c>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	693a      	ldr	r2, [r7, #16]
 800074a:	629a      	str	r2, [r3, #40]	@ 0x28
    buzzer_timer->Instance->ARR = period;
 800074c:	4b42      	ldr	r3, [pc, #264]	@ (8000858 <buzzer_beep+0x15c>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	68fa      	ldr	r2, [r7, #12]
 8000754:	62da      	str	r2, [r3, #44]	@ 0x2c
    buzzer_timer->Instance->CCR1 = period / 2;  // 50% duty (for CH1; adjust if CH2,3,4)
 8000756:	4b40      	ldr	r3, [pc, #256]	@ (8000858 <buzzer_beep+0x15c>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	68fa      	ldr	r2, [r7, #12]
 800075e:	0852      	lsrs	r2, r2, #1
 8000760:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_TIM_SET_COMPARE(buzzer_timer, buzzer_channel, period / 2);
 8000762:	4b3f      	ldr	r3, [pc, #252]	@ (8000860 <buzzer_beep+0x164>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d106      	bne.n	8000778 <buzzer_beep+0x7c>
 800076a:	4b3b      	ldr	r3, [pc, #236]	@ (8000858 <buzzer_beep+0x15c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	68fa      	ldr	r2, [r7, #12]
 8000772:	0852      	lsrs	r2, r2, #1
 8000774:	635a      	str	r2, [r3, #52]	@ 0x34
 8000776:	e01b      	b.n	80007b0 <buzzer_beep+0xb4>
 8000778:	4b39      	ldr	r3, [pc, #228]	@ (8000860 <buzzer_beep+0x164>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	2b04      	cmp	r3, #4
 800077e:	d106      	bne.n	800078e <buzzer_beep+0x92>
 8000780:	4b35      	ldr	r3, [pc, #212]	@ (8000858 <buzzer_beep+0x15c>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	6393      	str	r3, [r2, #56]	@ 0x38
 800078c:	e010      	b.n	80007b0 <buzzer_beep+0xb4>
 800078e:	4b34      	ldr	r3, [pc, #208]	@ (8000860 <buzzer_beep+0x164>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	2b08      	cmp	r3, #8
 8000794:	d106      	bne.n	80007a4 <buzzer_beep+0xa8>
 8000796:	4b30      	ldr	r3, [pc, #192]	@ (8000858 <buzzer_beep+0x15c>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	681a      	ldr	r2, [r3, #0]
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	085b      	lsrs	r3, r3, #1
 80007a0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80007a2:	e005      	b.n	80007b0 <buzzer_beep+0xb4>
 80007a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000858 <buzzer_beep+0x15c>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	681a      	ldr	r2, [r3, #0]
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	6413      	str	r3, [r2, #64]	@ 0x40
    __HAL_TIM_SET_AUTORELOAD(buzzer_timer, period);
 80007b0:	4b29      	ldr	r3, [pc, #164]	@ (8000858 <buzzer_beep+0x15c>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	68fa      	ldr	r2, [r7, #12]
 80007b8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007ba:	4b27      	ldr	r3, [pc, #156]	@ (8000858 <buzzer_beep+0x15c>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	68fa      	ldr	r2, [r7, #12]
 80007c0:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_PRESCALER(buzzer_timer, prescaler);
 80007c2:	4b25      	ldr	r3, [pc, #148]	@ (8000858 <buzzer_beep+0x15c>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	693a      	ldr	r2, [r7, #16]
 80007ca:	629a      	str	r2, [r3, #40]	@ 0x28

    HAL_TIM_PWM_Start(buzzer_timer, buzzer_channel);
 80007cc:	4b22      	ldr	r3, [pc, #136]	@ (8000858 <buzzer_beep+0x15c>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a23      	ldr	r2, [pc, #140]	@ (8000860 <buzzer_beep+0x164>)
 80007d2:	6812      	ldr	r2, [r2, #0]
 80007d4:	4611      	mov	r1, r2
 80007d6:	4618      	mov	r0, r3
 80007d8:	f003 fce0 	bl	800419c <HAL_TIM_PWM_Start>

    //start counter
    __HAL_TIM_SET_COMPARE(buzzer_watcher, watcher_channel, duration_ms);
 80007dc:	4b21      	ldr	r3, [pc, #132]	@ (8000864 <buzzer_beep+0x168>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d105      	bne.n	80007f0 <buzzer_beep+0xf4>
 80007e4:	4b20      	ldr	r3, [pc, #128]	@ (8000868 <buzzer_beep+0x16c>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	683a      	ldr	r2, [r7, #0]
 80007ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80007ee:	e018      	b.n	8000822 <buzzer_beep+0x126>
 80007f0:	4b1c      	ldr	r3, [pc, #112]	@ (8000864 <buzzer_beep+0x168>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	2b04      	cmp	r3, #4
 80007f6:	d105      	bne.n	8000804 <buzzer_beep+0x108>
 80007f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000868 <buzzer_beep+0x16c>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	681a      	ldr	r2, [r3, #0]
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	6393      	str	r3, [r2, #56]	@ 0x38
 8000802:	e00e      	b.n	8000822 <buzzer_beep+0x126>
 8000804:	4b17      	ldr	r3, [pc, #92]	@ (8000864 <buzzer_beep+0x168>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2b08      	cmp	r3, #8
 800080a:	d105      	bne.n	8000818 <buzzer_beep+0x11c>
 800080c:	4b16      	ldr	r3, [pc, #88]	@ (8000868 <buzzer_beep+0x16c>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000816:	e004      	b.n	8000822 <buzzer_beep+0x126>
 8000818:	4b13      	ldr	r3, [pc, #76]	@ (8000868 <buzzer_beep+0x16c>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_TIM_OC_Stop_IT(buzzer_watcher, watcher_channel);
 8000822:	4b11      	ldr	r3, [pc, #68]	@ (8000868 <buzzer_beep+0x16c>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4a0f      	ldr	r2, [pc, #60]	@ (8000864 <buzzer_beep+0x168>)
 8000828:	6812      	ldr	r2, [r2, #0]
 800082a:	4611      	mov	r1, r2
 800082c:	4618      	mov	r0, r3
 800082e:	f003 fb9f 	bl	8003f70 <HAL_TIM_OC_Stop_IT>
    __HAL_TIM_SET_COUNTER(buzzer_watcher, 0);
 8000832:	4b0d      	ldr	r3, [pc, #52]	@ (8000868 <buzzer_beep+0x16c>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2200      	movs	r2, #0
 800083a:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_OC_Start_IT(buzzer_watcher, watcher_channel);
 800083c:	4b0a      	ldr	r3, [pc, #40]	@ (8000868 <buzzer_beep+0x16c>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a08      	ldr	r2, [pc, #32]	@ (8000864 <buzzer_beep+0x168>)
 8000842:	6812      	ldr	r2, [r2, #0]
 8000844:	4611      	mov	r1, r2
 8000846:	4618      	mov	r0, r3
 8000848:	f003 fa8a 	bl	8003d60 <HAL_TIM_OC_Start_IT>
 800084c:	e000      	b.n	8000850 <buzzer_beep+0x154>
    if (buzzer_timer == NULL) return; // not initialized
 800084e:	bf00      	nop
}
 8000850:	3718      	adds	r7, #24
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	200000d8 	.word	0x200000d8
 800085c:	40012c00 	.word	0x40012c00
 8000860:	200000e0 	.word	0x200000e0
 8000864:	200000e4 	.word	0x200000e4
 8000868:	200000dc 	.word	0x200000dc

0800086c <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b086      	sub	sp, #24
 8000870:	af02      	add	r7, sp, #8
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	460b      	mov	r3, r1
 8000876:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 8000878:	78fb      	ldrb	r3, [r7, #3]
 800087a:	f023 030f 	bic.w	r3, r3, #15
 800087e:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 8000880:	78fb      	ldrb	r3, [r7, #3]
 8000882:	011b      	lsls	r3, r3, #4
 8000884:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 8000886:	7bfb      	ldrb	r3, [r7, #15]
 8000888:	f043 030c 	orr.w	r3, r3, #12
 800088c:	b2db      	uxtb	r3, r3
 800088e:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 8000890:	7bfb      	ldrb	r3, [r7, #15]
 8000892:	f043 0308 	orr.w	r3, r3, #8
 8000896:	b2db      	uxtb	r3, r3
 8000898:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 800089a:	7bbb      	ldrb	r3, [r7, #14]
 800089c:	f043 030c 	orr.w	r3, r3, #12
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 80008a4:	7bbb      	ldrb	r3, [r7, #14]
 80008a6:	f043 0308 	orr.w	r3, r3, #8
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	6818      	ldr	r0, [r3, #0]
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	791b      	ldrb	r3, [r3, #4]
 80008b6:	4619      	mov	r1, r3
 80008b8:	f107 0208 	add.w	r2, r7, #8
 80008bc:	2364      	movs	r3, #100	@ 0x64
 80008be:	9300      	str	r3, [sp, #0]
 80008c0:	2304      	movs	r3, #4
 80008c2:	f001 fe13 	bl	80024ec <HAL_I2C_Master_Transmit>
}
 80008c6:	bf00      	nop
 80008c8:	3710      	adds	r7, #16
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}

080008ce <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 80008ce:	b580      	push	{r7, lr}
 80008d0:	b086      	sub	sp, #24
 80008d2:	af02      	add	r7, sp, #8
 80008d4:	6078      	str	r0, [r7, #4]
 80008d6:	460b      	mov	r3, r1
 80008d8:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 80008da:	78fb      	ldrb	r3, [r7, #3]
 80008dc:	f023 030f 	bic.w	r3, r3, #15
 80008e0:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 80008e2:	78fb      	ldrb	r3, [r7, #3]
 80008e4:	011b      	lsls	r3, r3, #4
 80008e6:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 80008e8:	7bfb      	ldrb	r3, [r7, #15]
 80008ea:	f043 030d 	orr.w	r3, r3, #13
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 80008f2:	7bfb      	ldrb	r3, [r7, #15]
 80008f4:	f043 0309 	orr.w	r3, r3, #9
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 80008fc:	7bbb      	ldrb	r3, [r7, #14]
 80008fe:	f043 030d 	orr.w	r3, r3, #13
 8000902:	b2db      	uxtb	r3, r3
 8000904:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 8000906:	7bbb      	ldrb	r3, [r7, #14]
 8000908:	f043 0309 	orr.w	r3, r3, #9
 800090c:	b2db      	uxtb	r3, r3
 800090e:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	6818      	ldr	r0, [r3, #0]
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	791b      	ldrb	r3, [r3, #4]
 8000918:	4619      	mov	r1, r3
 800091a:	f107 0208 	add.w	r2, r7, #8
 800091e:	2364      	movs	r3, #100	@ 0x64
 8000920:	9300      	str	r3, [sp, #0]
 8000922:	2304      	movs	r3, #4
 8000924:	f001 fde2 	bl	80024ec <HAL_I2C_Master_Transmit>
}
 8000928:	bf00      	nop
 800092a:	3710      	adds	r7, #16
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}

08000930 <lcd_clear>:
 * @brief  Clears the LCD display.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(lcd, 0x80);  // Move cursor to the home position
 8000938:	2180      	movs	r1, #128	@ 0x80
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f7ff ff96 	bl	800086c <lcd_send_cmd>
    // Clear all characters
    // 16x4 = 64 characters
    // 20x4 = 80 characters
    // So 80 character clearing is enough for both 16x2, 16x4, 20x2 and 20x5 displays
    for (int i = 0; i < 80; i++)
 8000940:	2300      	movs	r3, #0
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	e006      	b.n	8000954 <lcd_clear+0x24>
    {
        lcd_send_data(lcd, ' ');  // Write a space on each position
 8000946:	2120      	movs	r1, #32
 8000948:	6878      	ldr	r0, [r7, #4]
 800094a:	f7ff ffc0 	bl	80008ce <lcd_send_data>
    for (int i = 0; i < 80; i++)
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	3301      	adds	r3, #1
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	2b4f      	cmp	r3, #79	@ 0x4f
 8000958:	ddf5      	ble.n	8000946 <lcd_clear+0x16>
    }
}
 800095a:	bf00      	nop
 800095c:	bf00      	nop
 800095e:	3710      	adds	r7, #16
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}

08000964 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b086      	sub	sp, #24
 8000968:	af00      	add	r7, sp, #0
 800096a:	60f8      	str	r0, [r7, #12]
 800096c:	60b9      	str	r1, [r7, #8]
 800096e:	607a      	str	r2, [r7, #4]
    uint8_t address;

    switch (row)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2b03      	cmp	r3, #3
 8000974:	d824      	bhi.n	80009c0 <lcd_gotoxy+0x5c>
 8000976:	a201      	add	r2, pc, #4	@ (adr r2, 800097c <lcd_gotoxy+0x18>)
 8000978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800097c:	0800098d 	.word	0x0800098d
 8000980:	08000997 	.word	0x08000997
 8000984:	080009a1 	.word	0x080009a1
 8000988:	080009ab 	.word	0x080009ab
    {
        case 0: address = 0x80 + col; break;  // First row
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	b2db      	uxtb	r3, r3
 8000990:	3b80      	subs	r3, #128	@ 0x80
 8000992:	75fb      	strb	r3, [r7, #23]
 8000994:	e00e      	b.n	80009b4 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 8000996:	68bb      	ldr	r3, [r7, #8]
 8000998:	b2db      	uxtb	r3, r3
 800099a:	3b40      	subs	r3, #64	@ 0x40
 800099c:	75fb      	strb	r3, [r7, #23]
 800099e:	e009      	b.n	80009b4 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	b2db      	uxtb	r3, r3
 80009a4:	3b6c      	subs	r3, #108	@ 0x6c
 80009a6:	75fb      	strb	r3, [r7, #23]
 80009a8:	e004      	b.n	80009b4 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	3b2c      	subs	r3, #44	@ 0x2c
 80009b0:	75fb      	strb	r3, [r7, #23]
 80009b2:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 80009b4:	7dfb      	ldrb	r3, [r7, #23]
 80009b6:	4619      	mov	r1, r3
 80009b8:	68f8      	ldr	r0, [r7, #12]
 80009ba:	f7ff ff57 	bl	800086c <lcd_send_cmd>
 80009be:	e000      	b.n	80009c2 <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 80009c0:	bf00      	nop
}
 80009c2:	3718      	adds	r7, #24
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 80009d0:	2032      	movs	r0, #50	@ 0x32
 80009d2:	f001 f951 	bl	8001c78 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80009d6:	2130      	movs	r1, #48	@ 0x30
 80009d8:	6878      	ldr	r0, [r7, #4]
 80009da:	f7ff ff47 	bl	800086c <lcd_send_cmd>
    HAL_Delay(5);
 80009de:	2005      	movs	r0, #5
 80009e0:	f001 f94a 	bl	8001c78 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80009e4:	2130      	movs	r1, #48	@ 0x30
 80009e6:	6878      	ldr	r0, [r7, #4]
 80009e8:	f7ff ff40 	bl	800086c <lcd_send_cmd>
    HAL_Delay(1);
 80009ec:	2001      	movs	r0, #1
 80009ee:	f001 f943 	bl	8001c78 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80009f2:	2130      	movs	r1, #48	@ 0x30
 80009f4:	6878      	ldr	r0, [r7, #4]
 80009f6:	f7ff ff39 	bl	800086c <lcd_send_cmd>
    HAL_Delay(10);
 80009fa:	200a      	movs	r0, #10
 80009fc:	f001 f93c 	bl	8001c78 <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 8000a00:	2120      	movs	r1, #32
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f7ff ff32 	bl	800086c <lcd_send_cmd>
    HAL_Delay(10);
 8000a08:	200a      	movs	r0, #10
 8000a0a:	f001 f935 	bl	8001c78 <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 8000a0e:	2128      	movs	r1, #40	@ 0x28
 8000a10:	6878      	ldr	r0, [r7, #4]
 8000a12:	f7ff ff2b 	bl	800086c <lcd_send_cmd>
    HAL_Delay(1);
 8000a16:	2001      	movs	r0, #1
 8000a18:	f001 f92e 	bl	8001c78 <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 8000a1c:	2108      	movs	r1, #8
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f7ff ff24 	bl	800086c <lcd_send_cmd>
    HAL_Delay(1);
 8000a24:	2001      	movs	r0, #1
 8000a26:	f001 f927 	bl	8001c78 <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 8000a2a:	2101      	movs	r1, #1
 8000a2c:	6878      	ldr	r0, [r7, #4]
 8000a2e:	f7ff ff1d 	bl	800086c <lcd_send_cmd>
    HAL_Delay(2);
 8000a32:	2002      	movs	r0, #2
 8000a34:	f001 f920 	bl	8001c78 <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 8000a38:	2106      	movs	r1, #6
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f7ff ff16 	bl	800086c <lcd_send_cmd>
    HAL_Delay(1);
 8000a40:	2001      	movs	r0, #1
 8000a42:	f001 f919 	bl	8001c78 <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 8000a46:	210c      	movs	r1, #12
 8000a48:	6878      	ldr	r0, [r7, #4]
 8000a4a:	f7ff ff0f 	bl	800086c <lcd_send_cmd>
}
 8000a4e:	bf00      	nop
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b082      	sub	sp, #8
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
 8000a5e:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 8000a60:	e007      	b.n	8000a72 <lcd_puts+0x1c>
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	1c5a      	adds	r2, r3, #1
 8000a66:	603a      	str	r2, [r7, #0]
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f7ff ff2e 	bl	80008ce <lcd_send_data>
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d1f3      	bne.n	8000a62 <lcd_puts+0xc>
}
 8000a7a:	bf00      	nop
 8000a7c:	bf00      	nop
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <HAL_GPIO_EXTI_Callback>:

uint8_t rfm22_interrupt_flag = 0;
uint8_t pushbutton_interrupt_flag = 0;
uint8_t pushbutton_pushed[4] = {0};
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == RFM_NIRQ_Pin) rfm22_interrupt_flag = 1;
 8000a8e:	88fb      	ldrh	r3, [r7, #6]
 8000a90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a94:	d102      	bne.n	8000a9c <HAL_GPIO_EXTI_Callback+0x18>
 8000a96:	4b17      	ldr	r3, [pc, #92]	@ (8000af4 <HAL_GPIO_EXTI_Callback+0x70>)
 8000a98:	2201      	movs	r2, #1
 8000a9a:	701a      	strb	r2, [r3, #0]
	if ((GPIO_Pin == PUSH1_Pin) | (GPIO_Pin == PUSH2_Pin) | (GPIO_Pin == PUSH3_Pin) | (GPIO_Pin == PUSH4_Pin)) PUSH_ISR(GPIO_Pin);
 8000a9c:	88fb      	ldrh	r3, [r7, #6]
 8000a9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000aa2:	bf0c      	ite	eq
 8000aa4:	2301      	moveq	r3, #1
 8000aa6:	2300      	movne	r3, #0
 8000aa8:	b2da      	uxtb	r2, r3
 8000aaa:	88fb      	ldrh	r3, [r7, #6]
 8000aac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ab0:	bf0c      	ite	eq
 8000ab2:	2301      	moveq	r3, #1
 8000ab4:	2300      	movne	r3, #0
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	461a      	mov	r2, r3
 8000abe:	88fb      	ldrh	r3, [r7, #6]
 8000ac0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000ac4:	bf0c      	ite	eq
 8000ac6:	2301      	moveq	r3, #1
 8000ac8:	2300      	movne	r3, #0
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	4313      	orrs	r3, r2
 8000ace:	88fa      	ldrh	r2, [r7, #6]
 8000ad0:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8000ad4:	bf0c      	ite	eq
 8000ad6:	2201      	moveq	r2, #1
 8000ad8:	2200      	movne	r2, #0
 8000ada:	b2d2      	uxtb	r2, r2
 8000adc:	4313      	orrs	r3, r2
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d003      	beq.n	8000aea <HAL_GPIO_EXTI_Callback+0x66>
 8000ae2:	88fb      	ldrh	r3, [r7, #6]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f000 f807 	bl	8000af8 <PUSH_ISR>
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	200002fc 	.word	0x200002fc

08000af8 <PUSH_ISR>:


void PUSH_ISR(uint16_t GPIO_pin)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	80fb      	strh	r3, [r7, #6]
	pushbutton_interrupt_flag = 1;
 8000b02:	4b24      	ldr	r3, [pc, #144]	@ (8000b94 <PUSH_ISR+0x9c>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	701a      	strb	r2, [r3, #0]
	pushbutton_pushed[0] |= (GPIO_pin == PUSH1_Pin);
 8000b08:	4b23      	ldr	r3, [pc, #140]	@ (8000b98 <PUSH_ISR+0xa0>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	b25a      	sxtb	r2, r3
 8000b0e:	88fb      	ldrh	r3, [r7, #6]
 8000b10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000b14:	bf0c      	ite	eq
 8000b16:	2301      	moveq	r3, #1
 8000b18:	2300      	movne	r3, #0
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	b25b      	sxtb	r3, r3
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	b25b      	sxtb	r3, r3
 8000b22:	b2da      	uxtb	r2, r3
 8000b24:	4b1c      	ldr	r3, [pc, #112]	@ (8000b98 <PUSH_ISR+0xa0>)
 8000b26:	701a      	strb	r2, [r3, #0]
	pushbutton_pushed[1] |= (GPIO_pin == PUSH2_Pin);
 8000b28:	4b1b      	ldr	r3, [pc, #108]	@ (8000b98 <PUSH_ISR+0xa0>)
 8000b2a:	785b      	ldrb	r3, [r3, #1]
 8000b2c:	b25a      	sxtb	r2, r3
 8000b2e:	88fb      	ldrh	r3, [r7, #6]
 8000b30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b34:	bf0c      	ite	eq
 8000b36:	2301      	moveq	r3, #1
 8000b38:	2300      	movne	r3, #0
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	b25b      	sxtb	r3, r3
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	b25b      	sxtb	r3, r3
 8000b42:	b2da      	uxtb	r2, r3
 8000b44:	4b14      	ldr	r3, [pc, #80]	@ (8000b98 <PUSH_ISR+0xa0>)
 8000b46:	705a      	strb	r2, [r3, #1]
	pushbutton_pushed[2] |= (GPIO_pin == PUSH3_Pin);
 8000b48:	4b13      	ldr	r3, [pc, #76]	@ (8000b98 <PUSH_ISR+0xa0>)
 8000b4a:	789b      	ldrb	r3, [r3, #2]
 8000b4c:	b25a      	sxtb	r2, r3
 8000b4e:	88fb      	ldrh	r3, [r7, #6]
 8000b50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000b54:	bf0c      	ite	eq
 8000b56:	2301      	moveq	r3, #1
 8000b58:	2300      	movne	r3, #0
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	b25b      	sxtb	r3, r3
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	b25b      	sxtb	r3, r3
 8000b62:	b2da      	uxtb	r2, r3
 8000b64:	4b0c      	ldr	r3, [pc, #48]	@ (8000b98 <PUSH_ISR+0xa0>)
 8000b66:	709a      	strb	r2, [r3, #2]
	pushbutton_pushed[3] |= (GPIO_pin == PUSH4_Pin);
 8000b68:	4b0b      	ldr	r3, [pc, #44]	@ (8000b98 <PUSH_ISR+0xa0>)
 8000b6a:	78db      	ldrb	r3, [r3, #3]
 8000b6c:	b25a      	sxtb	r2, r3
 8000b6e:	88fb      	ldrh	r3, [r7, #6]
 8000b70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000b74:	bf0c      	ite	eq
 8000b76:	2301      	moveq	r3, #1
 8000b78:	2300      	movne	r3, #0
 8000b7a:	b2db      	uxtb	r3, r3
 8000b7c:	b25b      	sxtb	r3, r3
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	b25b      	sxtb	r3, r3
 8000b82:	b2da      	uxtb	r2, r3
 8000b84:	4b04      	ldr	r3, [pc, #16]	@ (8000b98 <PUSH_ISR+0xa0>)
 8000b86:	70da      	strb	r2, [r3, #3]

}
 8000b88:	bf00      	nop
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bc80      	pop	{r7}
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	200002fd 	.word	0x200002fd
 8000b98:	20000300 	.word	0x20000300

08000b9c <print_menu>:

void print_menu(I2C_LCD_HandleTypeDef *lcd, uint8_t channel, uint8_t rssi, float latitude, float longitude)
{
 8000b9c:	b5b0      	push	{r4, r5, r7, lr}
 8000b9e:	b08a      	sub	sp, #40	@ 0x28
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	607b      	str	r3, [r7, #4]
 8000ba6:	460b      	mov	r3, r1
 8000ba8:	72fb      	strb	r3, [r7, #11]
 8000baa:	4613      	mov	r3, r2
 8000bac:	72bb      	strb	r3, [r7, #10]
	char line[20] = {'-'};
 8000bae:	232d      	movs	r3, #45	@ 0x2d
 8000bb0:	617b      	str	r3, [r7, #20]
 8000bb2:	f107 0318 	add.w	r3, r7, #24
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	601a      	str	r2, [r3, #0]
 8000bba:	605a      	str	r2, [r3, #4]
 8000bbc:	609a      	str	r2, [r3, #8]
 8000bbe:	60da      	str	r2, [r3, #12]
	lcd_clear(lcd);
 8000bc0:	68f8      	ldr	r0, [r7, #12]
 8000bc2:	f7ff feb5 	bl	8000930 <lcd_clear>
	lcd_gotoxy(lcd, 0, 0); // ligne 1
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2100      	movs	r1, #0
 8000bca:	68f8      	ldr	r0, [r7, #12]
 8000bcc:	f7ff feca 	bl	8000964 <lcd_gotoxy>
	snprintf(line, 20, "CH:%u     433.000.000", channel);
 8000bd0:	7afb      	ldrb	r3, [r7, #11]
 8000bd2:	f107 0014 	add.w	r0, r7, #20
 8000bd6:	4a23      	ldr	r2, [pc, #140]	@ (8000c64 <print_menu+0xc8>)
 8000bd8:	2114      	movs	r1, #20
 8000bda:	f004 fabf 	bl	800515c <sniprintf>
	lcd_puts(lcd, line);
 8000bde:	f107 0314 	add.w	r3, r7, #20
 8000be2:	4619      	mov	r1, r3
 8000be4:	68f8      	ldr	r0, [r7, #12]
 8000be6:	f7ff ff36 	bl	8000a56 <lcd_puts>
	lcd_gotoxy(lcd, 0, 1); // ligne 2
 8000bea:	2201      	movs	r2, #1
 8000bec:	2100      	movs	r1, #0
 8000bee:	68f8      	ldr	r0, [r7, #12]
 8000bf0:	f7ff feb8 	bl	8000964 <lcd_gotoxy>
	snprintf(line, 20, "RSSI:%u", rssi);
 8000bf4:	7abb      	ldrb	r3, [r7, #10]
 8000bf6:	f107 0014 	add.w	r0, r7, #20
 8000bfa:	4a1b      	ldr	r2, [pc, #108]	@ (8000c68 <print_menu+0xcc>)
 8000bfc:	2114      	movs	r1, #20
 8000bfe:	f004 faad 	bl	800515c <sniprintf>
	lcd_puts(lcd, line);
 8000c02:	f107 0314 	add.w	r3, r7, #20
 8000c06:	4619      	mov	r1, r3
 8000c08:	68f8      	ldr	r0, [r7, #12]
 8000c0a:	f7ff ff24 	bl	8000a56 <lcd_puts>
	lcd_gotoxy(lcd, 0, 2); // ligne 3
 8000c0e:	2202      	movs	r2, #2
 8000c10:	2100      	movs	r1, #0
 8000c12:	68f8      	ldr	r0, [r7, #12]
 8000c14:	f7ff fea6 	bl	8000964 <lcd_gotoxy>
	strcpy(line, "GPS");
 8000c18:	f107 0314 	add.w	r3, r7, #20
 8000c1c:	4a13      	ldr	r2, [pc, #76]	@ (8000c6c <print_menu+0xd0>)
 8000c1e:	601a      	str	r2, [r3, #0]
	lcd_puts(lcd, line);
 8000c20:	f107 0314 	add.w	r3, r7, #20
 8000c24:	4619      	mov	r1, r3
 8000c26:	68f8      	ldr	r0, [r7, #12]
 8000c28:	f7ff ff15 	bl	8000a56 <lcd_puts>
	lcd_gotoxy(lcd, 0, 3); // ligne 4
 8000c2c:	2203      	movs	r2, #3
 8000c2e:	2100      	movs	r1, #0
 8000c30:	68f8      	ldr	r0, [r7, #12]
 8000c32:	f7ff fe97 	bl	8000964 <lcd_gotoxy>
	strcpy(line, "###-----------------");
 8000c36:	f107 0314 	add.w	r3, r7, #20
 8000c3a:	4a0d      	ldr	r2, [pc, #52]	@ (8000c70 <print_menu+0xd4>)
 8000c3c:	461c      	mov	r4, r3
 8000c3e:	4615      	mov	r5, r2
 8000c40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c44:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c48:	6020      	str	r0, [r4, #0]
 8000c4a:	3404      	adds	r4, #4
 8000c4c:	7021      	strb	r1, [r4, #0]
	lcd_puts(lcd, line);
 8000c4e:	f107 0314 	add.w	r3, r7, #20
 8000c52:	4619      	mov	r1, r3
 8000c54:	68f8      	ldr	r0, [r7, #12]
 8000c56:	f7ff fefe 	bl	8000a56 <lcd_puts>

}
 8000c5a:	bf00      	nop
 8000c5c:	3728      	adds	r7, #40	@ 0x28
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bdb0      	pop	{r4, r5, r7, pc}
 8000c62:	bf00      	nop
 8000c64:	08005afc 	.word	0x08005afc
 8000c68:	08005b14 	.word	0x08005b14
 8000c6c:	00535047 	.word	0x00535047
 8000c70:	08005b1c 	.word	0x08005b1c

08000c74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b09c      	sub	sp, #112	@ 0x70
 8000c78:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c7a:	f000 ff9b 	bl	8001bb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c7e:	f000 f985 	bl	8000f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c82:	f000 fc9b 	bl	80015bc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c86:	f000 f9c3 	bl	8001010 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000c8a:	f000 f9ef 	bl	800106c <MX_SPI1_Init>
  MX_TIM1_Init();
 8000c8e:	f000 fa23 	bl	80010d8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000c92:	f000 fac3 	bl	800121c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000c96:	f000 fb35 	bl	8001304 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000c9a:	f000 fba7 	bl	80013ec <MX_TIM4_Init>
  MX_TIM5_Init();
 8000c9e:	f000 fc19 	bl	80014d4 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  PulsePin_init(&htim1, TIM_CHANNEL_1, &htim2, &htim3, &htim4, 50);
 8000ca2:	2332      	movs	r3, #50	@ 0x32
 8000ca4:	9301      	str	r3, [sp, #4]
 8000ca6:	4baa      	ldr	r3, [pc, #680]	@ (8000f50 <main+0x2dc>)
 8000ca8:	9300      	str	r3, [sp, #0]
 8000caa:	4baa      	ldr	r3, [pc, #680]	@ (8000f54 <main+0x2e0>)
 8000cac:	4aaa      	ldr	r2, [pc, #680]	@ (8000f58 <main+0x2e4>)
 8000cae:	2100      	movs	r1, #0
 8000cb0:	48aa      	ldr	r0, [pc, #680]	@ (8000f5c <main+0x2e8>)
 8000cb2:	f7ff fb1b 	bl	80002ec <PulsePin_init>
  buzzer_init(&htim1, TIM_CHANNEL_1, &htim5, TIM_CHANNEL_1);
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	4aa9      	ldr	r2, [pc, #676]	@ (8000f60 <main+0x2ec>)
 8000cba:	2100      	movs	r1, #0
 8000cbc:	48a7      	ldr	r0, [pc, #668]	@ (8000f5c <main+0x2e8>)
 8000cbe:	f7ff fcdb 	bl	8000678 <buzzer_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  I2C_LCD_HandleTypeDef lcd;
  lcd.hi2c = &hi2c1;
 8000cc2:	4ba8      	ldr	r3, [pc, #672]	@ (8000f64 <main+0x2f0>)
 8000cc4:	64bb      	str	r3, [r7, #72]	@ 0x48
  lcd.address = 0x27<<1;
 8000cc6:	234e      	movs	r3, #78	@ 0x4e
 8000cc8:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  lcd_init(&lcd);
 8000ccc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff fe79 	bl	80009c8 <lcd_init>
  lcd_clear(&lcd);
 8000cd6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f7ff fe28 	bl	8000930 <lcd_clear>

  RFM22 rfm22 = {
 8000ce0:	f107 0314 	add.w	r3, r7, #20
 8000ce4:	2234      	movs	r2, #52	@ 0x34
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f004 fa6d 	bl	80051c8 <memset>
 8000cee:	4b9e      	ldr	r3, [pc, #632]	@ (8000f68 <main+0x2f4>)
 8000cf0:	617b      	str	r3, [r7, #20]
 8000cf2:	4b9e      	ldr	r3, [pc, #632]	@ (8000f6c <main+0x2f8>)
 8000cf4:	61bb      	str	r3, [r7, #24]
 8000cf6:	2310      	movs	r3, #16
 8000cf8:	773b      	strb	r3, [r7, #28]
 8000cfa:	4b9d      	ldr	r3, [pc, #628]	@ (8000f70 <main+0x2fc>)
 8000cfc:	623b      	str	r3, [r7, #32]
 8000cfe:	2320      	movs	r3, #32
 8000d00:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000d04:	4b9b      	ldr	r3, [pc, #620]	@ (8000f74 <main+0x300>)
 8000d06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000d08:	4b9a      	ldr	r3, [pc, #616]	@ (8000f74 <main+0x300>)
 8000d0a:	633b      	str	r3, [r7, #48]	@ 0x30
 8000d0c:	2304      	movs	r3, #4
 8000d0e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8000d12:	4b98      	ldr	r3, [pc, #608]	@ (8000f74 <main+0x300>)
 8000d14:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d16:	4b97      	ldr	r3, [pc, #604]	@ (8000f74 <main+0x300>)
 8000d18:	643b      	str	r3, [r7, #64]	@ 0x40
		  .gpio_pin_1 = GPIO_PIN_1,
		  .gpio_port_3 = GPIOB,
		  .gpio_pin_1 = GPIO_PIN_2
  };

  RFM22_init(&rfm22, &rfm22_confs);
 8000d1a:	f107 0314 	add.w	r3, r7, #20
 8000d1e:	4996      	ldr	r1, [pc, #600]	@ (8000f78 <main+0x304>)
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff fb51 	bl	80003c8 <RFM22_init>
  RFM22_channel(&rfm22, 10);
 8000d26:	f107 0314 	add.w	r3, r7, #20
 8000d2a:	210a      	movs	r1, #10
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff fc29 	bl	8000584 <RFM22_channel>
  print_menu(&lcd, 0, 0, 0, 0);
 8000d32:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8000d36:	f04f 0300 	mov.w	r3, #0
 8000d3a:	9300      	str	r3, [sp, #0]
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	2200      	movs	r2, #0
 8000d42:	2100      	movs	r1, #0
 8000d44:	f7ff ff2a 	bl	8000b9c <print_menu>

  //global vars
  uint8_t packet[8] = {1, 2, 3, 4, 5, 6, 7, 8};
 8000d48:	4a8c      	ldr	r2, [pc, #560]	@ (8000f7c <main+0x308>)
 8000d4a:	f107 030c 	add.w	r3, r7, #12
 8000d4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d52:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t rssi = 0;
 8000d56:	2300      	movs	r3, #0
 8000d58:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  uint8_t ref_rssi = 0;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  uint8_t buzzer_on = 0;
 8000d62:	2300      	movs	r3, #0
 8000d64:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
  uint32_t buzzer_tick;
  uint32_t freq;
  uint8_t channel = 0;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  float latitude = 0;
 8000d6e:	f04f 0300 	mov.w	r3, #0
 8000d72:	663b      	str	r3, [r7, #96]	@ 0x60
  float longitude = 0;
 8000d74:	f04f 0300 	mov.w	r3, #0
 8000d78:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint8_t spi_rx[1] = {0};
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	723b      	strb	r3, [r7, #8]
	  RFM22_transmit(&rfm22, packet, 8);
	  uint32_t tick = HAL_GetTick();
	  while (HAL_GetTick() - tick < 500);
*/

	  RFM22_SPI_read(&rfm22, RH_RF22_REG_07_OPERATING_MODE1, spi_rx, 1);
 8000d7e:	f107 0208 	add.w	r2, r7, #8
 8000d82:	f107 0014 	add.w	r0, r7, #20
 8000d86:	2301      	movs	r3, #1
 8000d88:	2107      	movs	r1, #7
 8000d8a:	f7ff fc40 	bl	800060e <RFM22_SPI_read>
	  if (!(spi_rx[0] & RH_RF22_RXON))
 8000d8e:	7a3b      	ldrb	r3, [r7, #8]
 8000d90:	f003 0304 	and.w	r3, r3, #4
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d104      	bne.n	8000da2 <main+0x12e>
	  {
		  RFM22_rx_mode(&rfm22);
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff fb95 	bl	80004cc <RFM22_rx_mode>
      }


	  //handle rfm22 interrupts
	  if (rfm22_interrupt_flag)
 8000da2:	4b77      	ldr	r3, [pc, #476]	@ (8000f80 <main+0x30c>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d07c      	beq.n	8000ea4 <main+0x230>
	  {
		  rfm22_interrupt_flag = 0;
 8000daa:	4b75      	ldr	r3, [pc, #468]	@ (8000f80 <main+0x30c>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	701a      	strb	r2, [r3, #0]
		  uint8_t interrupts[] = {0, 0};
 8000db0:	2300      	movs	r3, #0
 8000db2:	80bb      	strh	r3, [r7, #4]
		  RFM22_SPI_read(&rfm22, RH_RF22_REG_03_INTERRUPT_STATUS1, interrupts, 2);
 8000db4:	1d3a      	adds	r2, r7, #4
 8000db6:	f107 0014 	add.w	r0, r7, #20
 8000dba:	2302      	movs	r3, #2
 8000dbc:	2103      	movs	r1, #3
 8000dbe:	f7ff fc26 	bl	800060e <RFM22_SPI_read>

		  //pk sent interrupt
		  if (interrupts[0] & RH_RF22_IPKSENT)
 8000dc2:	793b      	ldrb	r3, [r7, #4]
 8000dc4:	f003 0304 	and.w	r3, r3, #4
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d003      	beq.n	8000dd4 <main+0x160>
		  {
			  PulsePin(0, &htim2);
 8000dcc:	4962      	ldr	r1, [pc, #392]	@ (8000f58 <main+0x2e4>)
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f7ff faba 	bl	8000348 <PulsePin>
		  }

		  //pk received
		  if (interrupts[0] & RH_RF22_IPKVALID)
 8000dd4:	793b      	ldrb	r3, [r7, #4]
 8000dd6:	f003 0302 	and.w	r3, r3, #2
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d048      	beq.n	8000e70 <main+0x1fc>
		  {
			  PulsePin(0, &htim2);
 8000dde:	495e      	ldr	r1, [pc, #376]	@ (8000f58 <main+0x2e4>)
 8000de0:	2000      	movs	r0, #0
 8000de2:	f7ff fab1 	bl	8000348 <PulsePin>
			  uint8_t lenght = RFM22_available(&rfm22);
 8000de6:	f107 0314 	add.w	r3, r7, #20
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff fb82 	bl	80004f4 <RFM22_available>
 8000df0:	4603      	mov	r3, r0
 8000df2:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a

			  // GPS routine
			  rssi = RFM22_get_RSSI(&rfm22);
 8000df6:	f107 0314 	add.w	r3, r7, #20
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff fb8c 	bl	8000518 <RFM22_get_RSSI>
 8000e00:	4603      	mov	r3, r0
 8000e02:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			  RFM22_read_rx(&rfm22, packet, 8);
 8000e06:	f107 010c 	add.w	r1, r7, #12
 8000e0a:	f107 0314 	add.w	r3, r7, #20
 8000e0e:	2208      	movs	r2, #8
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fba6 	bl	8000562 <RFM22_read_rx>
			  latitude = 0; // à vérifier, supposé transformer en float direct
 8000e16:	f04f 0300 	mov.w	r3, #0
 8000e1a:	663b      	str	r3, [r7, #96]	@ 0x60
			  longitude = 0;
 8000e1c:	f04f 0300 	mov.w	r3, #0
 8000e20:	65fb      	str	r3, [r7, #92]	@ 0x5c

			  // rssi routine
			  int16_t rssi_dif = rssi - ref_rssi;
 8000e22:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000e26:	b29a      	uxth	r2, r3
 8000e28:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	1ad3      	subs	r3, r2, r3
 8000e30:	b29b      	uxth	r3, r3
 8000e32:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
			  freq = 3000 + 200*rssi_dif;
 8000e36:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	@ 0x58
 8000e3a:	22c8      	movs	r2, #200	@ 0xc8
 8000e3c:	fb02 f303 	mul.w	r3, r2, r3
 8000e40:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8000e44:	657b      	str	r3, [r7, #84]	@ 0x54
			  buzzer_on = 1;
 8000e46:	2301      	movs	r3, #1
 8000e48:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			  buzzer_tick = HAL_GetTick();
 8000e4c:	f000 ff0a 	bl	8001c64 <HAL_GetTick>
 8000e50:	6538      	str	r0, [r7, #80]	@ 0x50
			  buzzer_beep(freq, 200);
 8000e52:	21c8      	movs	r1, #200	@ 0xc8
 8000e54:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8000e56:	f7ff fc51 	bl	80006fc <buzzer_beep>
			  print_menu(&lcd, channel, rssi, latitude, longitude);
 8000e5a:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8000e5e:	f897 1065 	ldrb.w	r1, [r7, #101]	@ 0x65
 8000e62:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8000e66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000e68:	9300      	str	r3, [sp, #0]
 8000e6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000e6c:	f7ff fe96 	bl	8000b9c <print_menu>
		  }

		  //tx FIFO full
		  if (interrupts[0 & RH_RF22_ITXFFAFULL])
 8000e70:	793b      	ldrb	r3, [r7, #4]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d004      	beq.n	8000e80 <main+0x20c>
		  {
			  RFM22_clr_tx_FIFO(&rfm22);
 8000e76:	f107 0314 	add.w	r3, r7, #20
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff fb5e 	bl	800053c <RFM22_clr_tx_FIFO>
		  }

		  //rx FIFO full
		  if (interrupts[0] & RH_RF22_IRXFFAFULL)
 8000e80:	793b      	ldrb	r3, [r7, #4]
 8000e82:	f003 0310 	and.w	r3, r3, #16
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d003      	beq.n	8000e92 <main+0x21e>
		  {
			  //read last received
			  //RFM22_clr_rx_FIFO(&rfm22);
			  PulsePin(1, &htim3);
 8000e8a:	4932      	ldr	r1, [pc, #200]	@ (8000f54 <main+0x2e0>)
 8000e8c:	2001      	movs	r0, #1
 8000e8e:	f7ff fa5b 	bl	8000348 <PulsePin>
		  if (interrupts[1] & RH_RF22_IPREAVAL)
		  {
		  }

		  //inval preamble
		  if (interrupts[1] & RH_RF22_IPREAINVAL)
 8000e92:	797b      	ldrb	r3, [r7, #5]
 8000e94:	f003 0320 	and.w	r3, r3, #32
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d003      	beq.n	8000ea4 <main+0x230>
		  {
			  PulsePin(2, &htim4);
 8000e9c:	492c      	ldr	r1, [pc, #176]	@ (8000f50 <main+0x2dc>)
 8000e9e:	2002      	movs	r0, #2
 8000ea0:	f7ff fa52 	bl	8000348 <PulsePin>
		  }
	  }

	  if (pushbutton_interrupt_flag)
 8000ea4:	4b37      	ldr	r3, [pc, #220]	@ (8000f84 <main+0x310>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	f43f af68 	beq.w	8000d7e <main+0x10a>
	  {
		  pushbutton_interrupt_flag = 0;
 8000eae:	4b35      	ldr	r3, [pc, #212]	@ (8000f84 <main+0x310>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	701a      	strb	r2, [r3, #0]

		  if (pushbutton_pushed[0]) // channel up
 8000eb4:	4b34      	ldr	r3, [pc, #208]	@ (8000f88 <main+0x314>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d017      	beq.n	8000eec <main+0x278>
		  {
			  channel++;
 8000ebc:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
			  RFM22_channel(&rfm22, channel);
 8000ec6:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	4611      	mov	r1, r2
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fb57 	bl	8000584 <RFM22_channel>
			  print_menu(&lcd, channel, rssi, latitude, longitude);
 8000ed6:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8000eda:	f897 1065 	ldrb.w	r1, [r7, #101]	@ 0x65
 8000ede:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8000ee2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000ee8:	f7ff fe58 	bl	8000b9c <print_menu>
		  }
		  if (pushbutton_pushed[1]) // channel down
 8000eec:	4b26      	ldr	r3, [pc, #152]	@ (8000f88 <main+0x314>)
 8000eee:	785b      	ldrb	r3, [r3, #1]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d017      	beq.n	8000f24 <main+0x2b0>
		  {
			  channel--;
 8000ef4:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8000ef8:	3b01      	subs	r3, #1
 8000efa:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
			  RFM22_channel(&rfm22, channel);
 8000efe:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 8000f02:	f107 0314 	add.w	r3, r7, #20
 8000f06:	4611      	mov	r1, r2
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fb3b 	bl	8000584 <RFM22_channel>
			  print_menu(&lcd, channel, rssi, latitude, longitude);
 8000f0e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8000f12:	f897 1065 	ldrb.w	r1, [r7, #101]	@ 0x65
 8000f16:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8000f1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000f20:	f7ff fe3c 	bl	8000b9c <print_menu>
		  }
		  if (pushbutton_pushed[2]) // zero
 8000f24:	4b18      	ldr	r3, [pc, #96]	@ (8000f88 <main+0x314>)
 8000f26:	789b      	ldrb	r3, [r3, #2]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d003      	beq.n	8000f34 <main+0x2c0>
		  {
			  ref_rssi = rssi;
 8000f2c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000f30:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
		  if (pushbutton_pushed[3])
		  {

		  }

		  pushbutton_pushed[0] = 0;
 8000f34:	4b14      	ldr	r3, [pc, #80]	@ (8000f88 <main+0x314>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	701a      	strb	r2, [r3, #0]
		  pushbutton_pushed[1] = 0;
 8000f3a:	4b13      	ldr	r3, [pc, #76]	@ (8000f88 <main+0x314>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	705a      	strb	r2, [r3, #1]
		  pushbutton_pushed[2] = 0;
 8000f40:	4b11      	ldr	r3, [pc, #68]	@ (8000f88 <main+0x314>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	709a      	strb	r2, [r3, #2]
		  pushbutton_pushed[3] = 0;
 8000f46:	4b10      	ldr	r3, [pc, #64]	@ (8000f88 <main+0x314>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	70da      	strb	r2, [r3, #3]
	  RFM22_SPI_read(&rfm22, RH_RF22_REG_07_OPERATING_MODE1, spi_rx, 1);
 8000f4c:	e717      	b.n	8000d7e <main+0x10a>
 8000f4e:	bf00      	nop
 8000f50:	2000026c 	.word	0x2000026c
 8000f54:	20000224 	.word	0x20000224
 8000f58:	200001dc 	.word	0x200001dc
 8000f5c:	20000194 	.word	0x20000194
 8000f60:	200002b4 	.word	0x200002b4
 8000f64:	200000e8 	.word	0x200000e8
 8000f68:	2000013c 	.word	0x2000013c
 8000f6c:	40010800 	.word	0x40010800
 8000f70:	40011000 	.word	0x40011000
 8000f74:	40010c00 	.word	0x40010c00
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	08005b34 	.word	0x08005b34
 8000f80:	200002fc 	.word	0x200002fc
 8000f84:	200002fd 	.word	0x200002fd
 8000f88:	20000300 	.word	0x20000300

08000f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b090      	sub	sp, #64	@ 0x40
 8000f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f92:	f107 0318 	add.w	r3, r7, #24
 8000f96:	2228      	movs	r2, #40	@ 0x28
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f004 f914 	bl	80051c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	60da      	str	r2, [r3, #12]
 8000fac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fb6:	2310      	movs	r3, #16
 8000fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000fc2:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc8:	f107 0318 	add.w	r3, r7, #24
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f001 fde5 	bl	8002b9c <HAL_RCC_OscConfig>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000fd8:	f000 fb9e 	bl	8001718 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fdc:	230f      	movs	r3, #15
 8000fde:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fe8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	2102      	movs	r1, #2
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f002 f852 	bl	80030a0 <HAL_RCC_ClockConfig>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001002:	f000 fb89 	bl	8001718 <Error_Handler>
  }
}
 8001006:	bf00      	nop
 8001008:	3740      	adds	r7, #64	@ 0x40
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
	...

08001010 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001014:	4b12      	ldr	r3, [pc, #72]	@ (8001060 <MX_I2C1_Init+0x50>)
 8001016:	4a13      	ldr	r2, [pc, #76]	@ (8001064 <MX_I2C1_Init+0x54>)
 8001018:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800101a:	4b11      	ldr	r3, [pc, #68]	@ (8001060 <MX_I2C1_Init+0x50>)
 800101c:	4a12      	ldr	r2, [pc, #72]	@ (8001068 <MX_I2C1_Init+0x58>)
 800101e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001020:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <MX_I2C1_Init+0x50>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001026:	4b0e      	ldr	r3, [pc, #56]	@ (8001060 <MX_I2C1_Init+0x50>)
 8001028:	2200      	movs	r2, #0
 800102a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800102c:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <MX_I2C1_Init+0x50>)
 800102e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001032:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001034:	4b0a      	ldr	r3, [pc, #40]	@ (8001060 <MX_I2C1_Init+0x50>)
 8001036:	2200      	movs	r2, #0
 8001038:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800103a:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <MX_I2C1_Init+0x50>)
 800103c:	2200      	movs	r2, #0
 800103e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001040:	4b07      	ldr	r3, [pc, #28]	@ (8001060 <MX_I2C1_Init+0x50>)
 8001042:	2200      	movs	r2, #0
 8001044:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001046:	4b06      	ldr	r3, [pc, #24]	@ (8001060 <MX_I2C1_Init+0x50>)
 8001048:	2200      	movs	r2, #0
 800104a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800104c:	4804      	ldr	r0, [pc, #16]	@ (8001060 <MX_I2C1_Init+0x50>)
 800104e:	f001 f909 	bl	8002264 <HAL_I2C_Init>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001058:	f000 fb5e 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800105c:	bf00      	nop
 800105e:	bd80      	pop	{r7, pc}
 8001060:	200000e8 	.word	0x200000e8
 8001064:	40005400 	.word	0x40005400
 8001068:	000186a0 	.word	0x000186a0

0800106c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001070:	4b17      	ldr	r3, [pc, #92]	@ (80010d0 <MX_SPI1_Init+0x64>)
 8001072:	4a18      	ldr	r2, [pc, #96]	@ (80010d4 <MX_SPI1_Init+0x68>)
 8001074:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001076:	4b16      	ldr	r3, [pc, #88]	@ (80010d0 <MX_SPI1_Init+0x64>)
 8001078:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800107c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800107e:	4b14      	ldr	r3, [pc, #80]	@ (80010d0 <MX_SPI1_Init+0x64>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001084:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <MX_SPI1_Init+0x64>)
 8001086:	2200      	movs	r2, #0
 8001088:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800108a:	4b11      	ldr	r3, [pc, #68]	@ (80010d0 <MX_SPI1_Init+0x64>)
 800108c:	2200      	movs	r2, #0
 800108e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001090:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <MX_SPI1_Init+0x64>)
 8001092:	2200      	movs	r2, #0
 8001094:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001096:	4b0e      	ldr	r3, [pc, #56]	@ (80010d0 <MX_SPI1_Init+0x64>)
 8001098:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800109c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800109e:	4b0c      	ldr	r3, [pc, #48]	@ (80010d0 <MX_SPI1_Init+0x64>)
 80010a0:	2220      	movs	r2, #32
 80010a2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010a4:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <MX_SPI1_Init+0x64>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010aa:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <MX_SPI1_Init+0x64>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010b0:	4b07      	ldr	r3, [pc, #28]	@ (80010d0 <MX_SPI1_Init+0x64>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80010b6:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <MX_SPI1_Init+0x64>)
 80010b8:	220a      	movs	r2, #10
 80010ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010bc:	4804      	ldr	r0, [pc, #16]	@ (80010d0 <MX_SPI1_Init+0x64>)
 80010be:	f002 f97d 	bl	80033bc <HAL_SPI_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80010c8:	f000 fb26 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	2000013c 	.word	0x2000013c
 80010d4:	40013000 	.word	0x40013000

080010d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b096      	sub	sp, #88	@ 0x58
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010de:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010ec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	609a      	str	r2, [r3, #8]
 8001102:	60da      	str	r2, [r3, #12]
 8001104:	611a      	str	r2, [r3, #16]
 8001106:	615a      	str	r2, [r3, #20]
 8001108:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	2220      	movs	r2, #32
 800110e:	2100      	movs	r1, #0
 8001110:	4618      	mov	r0, r3
 8001112:	f004 f859 	bl	80051c8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001116:	4b3f      	ldr	r3, [pc, #252]	@ (8001214 <MX_TIM1_Init+0x13c>)
 8001118:	4a3f      	ldr	r2, [pc, #252]	@ (8001218 <MX_TIM1_Init+0x140>)
 800111a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 900;
 800111c:	4b3d      	ldr	r3, [pc, #244]	@ (8001214 <MX_TIM1_Init+0x13c>)
 800111e:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8001122:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001124:	4b3b      	ldr	r3, [pc, #236]	@ (8001214 <MX_TIM1_Init+0x13c>)
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800112a:	4b3a      	ldr	r3, [pc, #232]	@ (8001214 <MX_TIM1_Init+0x13c>)
 800112c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001130:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001132:	4b38      	ldr	r3, [pc, #224]	@ (8001214 <MX_TIM1_Init+0x13c>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001138:	4b36      	ldr	r3, [pc, #216]	@ (8001214 <MX_TIM1_Init+0x13c>)
 800113a:	2200      	movs	r2, #0
 800113c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800113e:	4b35      	ldr	r3, [pc, #212]	@ (8001214 <MX_TIM1_Init+0x13c>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001144:	4833      	ldr	r0, [pc, #204]	@ (8001214 <MX_TIM1_Init+0x13c>)
 8001146:	f002 fd64 	bl	8003c12 <HAL_TIM_Base_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001150:	f000 fae2 	bl	8001718 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001154:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001158:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800115a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800115e:	4619      	mov	r1, r3
 8001160:	482c      	ldr	r0, [pc, #176]	@ (8001214 <MX_TIM1_Init+0x13c>)
 8001162:	f003 fb53 	bl	800480c <HAL_TIM_ConfigClockSource>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800116c:	f000 fad4 	bl	8001718 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001170:	4828      	ldr	r0, [pc, #160]	@ (8001214 <MX_TIM1_Init+0x13c>)
 8001172:	f002 ffbb 	bl	80040ec <HAL_TIM_PWM_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800117c:	f000 facc 	bl	8001718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8001180:	2340      	movs	r3, #64	@ 0x40
 8001182:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001184:	2300      	movs	r3, #0
 8001186:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001188:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800118c:	4619      	mov	r1, r3
 800118e:	4821      	ldr	r0, [pc, #132]	@ (8001214 <MX_TIM1_Init+0x13c>)
 8001190:	f003 ff14 	bl	8004fbc <HAL_TIMEx_MasterConfigSynchronization>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800119a:	f000 fabd 	bl	8001718 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800119e:	2360      	movs	r3, #96	@ 0x60
 80011a0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011a6:	2300      	movs	r3, #0
 80011a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011aa:	2300      	movs	r3, #0
 80011ac:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011ae:	2300      	movs	r3, #0
 80011b0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011b2:	2300      	movs	r3, #0
 80011b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011b6:	2300      	movs	r3, #0
 80011b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011be:	2200      	movs	r2, #0
 80011c0:	4619      	mov	r1, r3
 80011c2:	4814      	ldr	r0, [pc, #80]	@ (8001214 <MX_TIM1_Init+0x13c>)
 80011c4:	f003 fa60 	bl	8004688 <HAL_TIM_PWM_ConfigChannel>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 80011ce:	f000 faa3 	bl	8001718 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011d2:	2300      	movs	r3, #0
 80011d4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011d6:	2300      	movs	r3, #0
 80011d8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011e2:	2300      	movs	r3, #0
 80011e4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011ea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011ec:	2300      	movs	r3, #0
 80011ee:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011f0:	1d3b      	adds	r3, r7, #4
 80011f2:	4619      	mov	r1, r3
 80011f4:	4807      	ldr	r0, [pc, #28]	@ (8001214 <MX_TIM1_Init+0x13c>)
 80011f6:	f003 ff4d 	bl	8005094 <HAL_TIMEx_ConfigBreakDeadTime>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001200:	f000 fa8a 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001204:	4803      	ldr	r0, [pc, #12]	@ (8001214 <MX_TIM1_Init+0x13c>)
 8001206:	f000 fbd3 	bl	80019b0 <HAL_TIM_MspPostInit>

}
 800120a:	bf00      	nop
 800120c:	3758      	adds	r7, #88	@ 0x58
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000194 	.word	0x20000194
 8001218:	40012c00 	.word	0x40012c00

0800121c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b08e      	sub	sp, #56	@ 0x38
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001222:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	609a      	str	r2, [r3, #8]
 800122e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001230:	f107 0320 	add.w	r3, r7, #32
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
 8001246:	611a      	str	r2, [r3, #16]
 8001248:	615a      	str	r2, [r3, #20]
 800124a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800124c:	4b2c      	ldr	r3, [pc, #176]	@ (8001300 <MX_TIM2_Init+0xe4>)
 800124e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001252:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16000;
 8001254:	4b2a      	ldr	r3, [pc, #168]	@ (8001300 <MX_TIM2_Init+0xe4>)
 8001256:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800125a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800125c:	4b28      	ldr	r3, [pc, #160]	@ (8001300 <MX_TIM2_Init+0xe4>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001262:	4b27      	ldr	r3, [pc, #156]	@ (8001300 <MX_TIM2_Init+0xe4>)
 8001264:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001268:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800126a:	4b25      	ldr	r3, [pc, #148]	@ (8001300 <MX_TIM2_Init+0xe4>)
 800126c:	2200      	movs	r2, #0
 800126e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001270:	4b23      	ldr	r3, [pc, #140]	@ (8001300 <MX_TIM2_Init+0xe4>)
 8001272:	2200      	movs	r2, #0
 8001274:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001276:	4822      	ldr	r0, [pc, #136]	@ (8001300 <MX_TIM2_Init+0xe4>)
 8001278:	f002 fccb 	bl	8003c12 <HAL_TIM_Base_Init>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001282:	f000 fa49 	bl	8001718 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001286:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800128a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800128c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001290:	4619      	mov	r1, r3
 8001292:	481b      	ldr	r0, [pc, #108]	@ (8001300 <MX_TIM2_Init+0xe4>)
 8001294:	f003 faba 	bl	800480c <HAL_TIM_ConfigClockSource>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800129e:	f000 fa3b 	bl	8001718 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80012a2:	4817      	ldr	r0, [pc, #92]	@ (8001300 <MX_TIM2_Init+0xe4>)
 80012a4:	f002 fd04 	bl	8003cb0 <HAL_TIM_OC_Init>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80012ae:	f000 fa33 	bl	8001718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b2:	2300      	movs	r3, #0
 80012b4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b6:	2300      	movs	r3, #0
 80012b8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012ba:	f107 0320 	add.w	r3, r7, #32
 80012be:	4619      	mov	r1, r3
 80012c0:	480f      	ldr	r0, [pc, #60]	@ (8001300 <MX_TIM2_Init+0xe4>)
 80012c2:	f003 fe7b 	bl	8004fbc <HAL_TIMEx_MasterConfigSynchronization>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80012cc:	f000 fa24 	bl	8001718 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 80012d0:	2310      	movs	r3, #16
 80012d2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012e0:	1d3b      	adds	r3, r7, #4
 80012e2:	2200      	movs	r2, #0
 80012e4:	4619      	mov	r1, r3
 80012e6:	4806      	ldr	r0, [pc, #24]	@ (8001300 <MX_TIM2_Init+0xe4>)
 80012e8:	f003 f972 	bl	80045d0 <HAL_TIM_OC_ConfigChannel>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80012f2:	f000 fa11 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012f6:	bf00      	nop
 80012f8:	3738      	adds	r7, #56	@ 0x38
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	200001dc 	.word	0x200001dc

08001304 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b08e      	sub	sp, #56	@ 0x38
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800130a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001318:	f107 0320 	add.w	r3, r7, #32
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001322:	1d3b      	adds	r3, r7, #4
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]
 8001330:	615a      	str	r2, [r3, #20]
 8001332:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001334:	4b2b      	ldr	r3, [pc, #172]	@ (80013e4 <MX_TIM3_Init+0xe0>)
 8001336:	4a2c      	ldr	r2, [pc, #176]	@ (80013e8 <MX_TIM3_Init+0xe4>)
 8001338:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16000;
 800133a:	4b2a      	ldr	r3, [pc, #168]	@ (80013e4 <MX_TIM3_Init+0xe0>)
 800133c:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8001340:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001342:	4b28      	ldr	r3, [pc, #160]	@ (80013e4 <MX_TIM3_Init+0xe0>)
 8001344:	2200      	movs	r2, #0
 8001346:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001348:	4b26      	ldr	r3, [pc, #152]	@ (80013e4 <MX_TIM3_Init+0xe0>)
 800134a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800134e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001350:	4b24      	ldr	r3, [pc, #144]	@ (80013e4 <MX_TIM3_Init+0xe0>)
 8001352:	2200      	movs	r2, #0
 8001354:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001356:	4b23      	ldr	r3, [pc, #140]	@ (80013e4 <MX_TIM3_Init+0xe0>)
 8001358:	2200      	movs	r2, #0
 800135a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800135c:	4821      	ldr	r0, [pc, #132]	@ (80013e4 <MX_TIM3_Init+0xe0>)
 800135e:	f002 fc58 	bl	8003c12 <HAL_TIM_Base_Init>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001368:	f000 f9d6 	bl	8001718 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800136c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001370:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001372:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001376:	4619      	mov	r1, r3
 8001378:	481a      	ldr	r0, [pc, #104]	@ (80013e4 <MX_TIM3_Init+0xe0>)
 800137a:	f003 fa47 	bl	800480c <HAL_TIM_ConfigClockSource>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001384:	f000 f9c8 	bl	8001718 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001388:	4816      	ldr	r0, [pc, #88]	@ (80013e4 <MX_TIM3_Init+0xe0>)
 800138a:	f002 fc91 	bl	8003cb0 <HAL_TIM_OC_Init>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001394:	f000 f9c0 	bl	8001718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001398:	2300      	movs	r3, #0
 800139a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800139c:	2300      	movs	r3, #0
 800139e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013a0:	f107 0320 	add.w	r3, r7, #32
 80013a4:	4619      	mov	r1, r3
 80013a6:	480f      	ldr	r0, [pc, #60]	@ (80013e4 <MX_TIM3_Init+0xe0>)
 80013a8:	f003 fe08 	bl	8004fbc <HAL_TIMEx_MasterConfigSynchronization>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80013b2:	f000 f9b1 	bl	8001718 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 80013b6:	2310      	movs	r3, #16
 80013b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013be:	2300      	movs	r3, #0
 80013c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013c2:	2300      	movs	r3, #0
 80013c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	2200      	movs	r2, #0
 80013ca:	4619      	mov	r1, r3
 80013cc:	4805      	ldr	r0, [pc, #20]	@ (80013e4 <MX_TIM3_Init+0xe0>)
 80013ce:	f003 f8ff 	bl	80045d0 <HAL_TIM_OC_ConfigChannel>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80013d8:	f000 f99e 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80013dc:	bf00      	nop
 80013de:	3738      	adds	r7, #56	@ 0x38
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000224 	.word	0x20000224
 80013e8:	40000400 	.word	0x40000400

080013ec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08e      	sub	sp, #56	@ 0x38
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	609a      	str	r2, [r3, #8]
 80013fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001400:	f107 0320 	add.w	r3, r7, #32
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	611a      	str	r2, [r3, #16]
 8001418:	615a      	str	r2, [r3, #20]
 800141a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800141c:	4b2b      	ldr	r3, [pc, #172]	@ (80014cc <MX_TIM4_Init+0xe0>)
 800141e:	4a2c      	ldr	r2, [pc, #176]	@ (80014d0 <MX_TIM4_Init+0xe4>)
 8001420:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16000;
 8001422:	4b2a      	ldr	r3, [pc, #168]	@ (80014cc <MX_TIM4_Init+0xe0>)
 8001424:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8001428:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142a:	4b28      	ldr	r3, [pc, #160]	@ (80014cc <MX_TIM4_Init+0xe0>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001430:	4b26      	ldr	r3, [pc, #152]	@ (80014cc <MX_TIM4_Init+0xe0>)
 8001432:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001436:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001438:	4b24      	ldr	r3, [pc, #144]	@ (80014cc <MX_TIM4_Init+0xe0>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800143e:	4b23      	ldr	r3, [pc, #140]	@ (80014cc <MX_TIM4_Init+0xe0>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001444:	4821      	ldr	r0, [pc, #132]	@ (80014cc <MX_TIM4_Init+0xe0>)
 8001446:	f002 fbe4 	bl	8003c12 <HAL_TIM_Base_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001450:	f000 f962 	bl	8001718 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001454:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001458:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800145a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800145e:	4619      	mov	r1, r3
 8001460:	481a      	ldr	r0, [pc, #104]	@ (80014cc <MX_TIM4_Init+0xe0>)
 8001462:	f003 f9d3 	bl	800480c <HAL_TIM_ConfigClockSource>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 800146c:	f000 f954 	bl	8001718 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001470:	4816      	ldr	r0, [pc, #88]	@ (80014cc <MX_TIM4_Init+0xe0>)
 8001472:	f002 fc1d 	bl	8003cb0 <HAL_TIM_OC_Init>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 800147c:	f000 f94c 	bl	8001718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001480:	2300      	movs	r3, #0
 8001482:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001484:	2300      	movs	r3, #0
 8001486:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001488:	f107 0320 	add.w	r3, r7, #32
 800148c:	4619      	mov	r1, r3
 800148e:	480f      	ldr	r0, [pc, #60]	@ (80014cc <MX_TIM4_Init+0xe0>)
 8001490:	f003 fd94 	bl	8004fbc <HAL_TIMEx_MasterConfigSynchronization>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800149a:	f000 f93d 	bl	8001718 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 800149e:	2310      	movs	r3, #16
 80014a0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	2200      	movs	r2, #0
 80014b2:	4619      	mov	r1, r3
 80014b4:	4805      	ldr	r0, [pc, #20]	@ (80014cc <MX_TIM4_Init+0xe0>)
 80014b6:	f003 f88b 	bl	80045d0 <HAL_TIM_OC_ConfigChannel>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80014c0:	f000 f92a 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80014c4:	bf00      	nop
 80014c6:	3738      	adds	r7, #56	@ 0x38
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	2000026c 	.word	0x2000026c
 80014d0:	40000800 	.word	0x40000800

080014d4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b08e      	sub	sp, #56	@ 0x38
 80014d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e8:	f107 0320 	add.w	r3, r7, #32
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	60da      	str	r2, [r3, #12]
 80014fe:	611a      	str	r2, [r3, #16]
 8001500:	615a      	str	r2, [r3, #20]
 8001502:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001504:	4b2b      	ldr	r3, [pc, #172]	@ (80015b4 <MX_TIM5_Init+0xe0>)
 8001506:	4a2c      	ldr	r2, [pc, #176]	@ (80015b8 <MX_TIM5_Init+0xe4>)
 8001508:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 16000;
 800150a:	4b2a      	ldr	r3, [pc, #168]	@ (80015b4 <MX_TIM5_Init+0xe0>)
 800150c:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8001510:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001512:	4b28      	ldr	r3, [pc, #160]	@ (80015b4 <MX_TIM5_Init+0xe0>)
 8001514:	2200      	movs	r2, #0
 8001516:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8001518:	4b26      	ldr	r3, [pc, #152]	@ (80015b4 <MX_TIM5_Init+0xe0>)
 800151a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800151e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001520:	4b24      	ldr	r3, [pc, #144]	@ (80015b4 <MX_TIM5_Init+0xe0>)
 8001522:	2200      	movs	r2, #0
 8001524:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001526:	4b23      	ldr	r3, [pc, #140]	@ (80015b4 <MX_TIM5_Init+0xe0>)
 8001528:	2200      	movs	r2, #0
 800152a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800152c:	4821      	ldr	r0, [pc, #132]	@ (80015b4 <MX_TIM5_Init+0xe0>)
 800152e:	f002 fb70 	bl	8003c12 <HAL_TIM_Base_Init>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001538:	f000 f8ee 	bl	8001718 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800153c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001540:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001542:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001546:	4619      	mov	r1, r3
 8001548:	481a      	ldr	r0, [pc, #104]	@ (80015b4 <MX_TIM5_Init+0xe0>)
 800154a:	f003 f95f 	bl	800480c <HAL_TIM_ConfigClockSource>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8001554:	f000 f8e0 	bl	8001718 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8001558:	4816      	ldr	r0, [pc, #88]	@ (80015b4 <MX_TIM5_Init+0xe0>)
 800155a:	f002 fba9 	bl	8003cb0 <HAL_TIM_OC_Init>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8001564:	f000 f8d8 	bl	8001718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001568:	2300      	movs	r3, #0
 800156a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800156c:	2300      	movs	r3, #0
 800156e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001570:	f107 0320 	add.w	r3, r7, #32
 8001574:	4619      	mov	r1, r3
 8001576:	480f      	ldr	r0, [pc, #60]	@ (80015b4 <MX_TIM5_Init+0xe0>)
 8001578:	f003 fd20 	bl	8004fbc <HAL_TIMEx_MasterConfigSynchronization>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001582:	f000 f8c9 	bl	8001718 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001586:	2310      	movs	r3, #16
 8001588:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001592:	2300      	movs	r3, #0
 8001594:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001596:	1d3b      	adds	r3, r7, #4
 8001598:	2200      	movs	r2, #0
 800159a:	4619      	mov	r1, r3
 800159c:	4805      	ldr	r0, [pc, #20]	@ (80015b4 <MX_TIM5_Init+0xe0>)
 800159e:	f003 f817 	bl	80045d0 <HAL_TIM_OC_ConfigChannel>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80015a8:	f000 f8b6 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80015ac:	bf00      	nop
 80015ae:	3738      	adds	r7, #56	@ 0x38
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	200002b4 	.word	0x200002b4
 80015b8:	40000c00 	.word	0x40000c00

080015bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b088      	sub	sp, #32
 80015c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c2:	f107 0310 	add.w	r3, r7, #16
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d0:	4b4b      	ldr	r3, [pc, #300]	@ (8001700 <MX_GPIO_Init+0x144>)
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	4a4a      	ldr	r2, [pc, #296]	@ (8001700 <MX_GPIO_Init+0x144>)
 80015d6:	f043 0304 	orr.w	r3, r3, #4
 80015da:	6193      	str	r3, [r2, #24]
 80015dc:	4b48      	ldr	r3, [pc, #288]	@ (8001700 <MX_GPIO_Init+0x144>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	f003 0304 	and.w	r3, r3, #4
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015e8:	4b45      	ldr	r3, [pc, #276]	@ (8001700 <MX_GPIO_Init+0x144>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	4a44      	ldr	r2, [pc, #272]	@ (8001700 <MX_GPIO_Init+0x144>)
 80015ee:	f043 0310 	orr.w	r3, r3, #16
 80015f2:	6193      	str	r3, [r2, #24]
 80015f4:	4b42      	ldr	r3, [pc, #264]	@ (8001700 <MX_GPIO_Init+0x144>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	f003 0310 	and.w	r3, r3, #16
 80015fc:	60bb      	str	r3, [r7, #8]
 80015fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001600:	4b3f      	ldr	r3, [pc, #252]	@ (8001700 <MX_GPIO_Init+0x144>)
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	4a3e      	ldr	r2, [pc, #248]	@ (8001700 <MX_GPIO_Init+0x144>)
 8001606:	f043 0308 	orr.w	r3, r3, #8
 800160a:	6193      	str	r3, [r2, #24]
 800160c:	4b3c      	ldr	r3, [pc, #240]	@ (8001700 <MX_GPIO_Init+0x144>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	f003 0308 	and.w	r3, r3, #8
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_10|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001618:	2200      	movs	r2, #0
 800161a:	f641 4110 	movw	r1, #7184	@ 0x1c10
 800161e:	4839      	ldr	r0, [pc, #228]	@ (8001704 <MX_GPIO_Init+0x148>)
 8001620:	f000 fdf0 	bl	8002204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RFM_SDN_GPIO_Port, RFM_SDN_Pin, GPIO_PIN_RESET);
 8001624:	2200      	movs	r2, #0
 8001626:	2120      	movs	r1, #32
 8001628:	4837      	ldr	r0, [pc, #220]	@ (8001708 <MX_GPIO_Init+0x14c>)
 800162a:	f000 fdeb 	bl	8002204 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA10 LED2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_10|LED2_Pin|LED3_Pin;
 800162e:	f641 4310 	movw	r3, #7184	@ 0x1c10
 8001632:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001634:	2301      	movs	r3, #1
 8001636:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163c:	2302      	movs	r3, #2
 800163e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001640:	f107 0310 	add.w	r3, r7, #16
 8001644:	4619      	mov	r1, r3
 8001646:	482f      	ldr	r0, [pc, #188]	@ (8001704 <MX_GPIO_Init+0x148>)
 8001648:	f000 fc48 	bl	8001edc <HAL_GPIO_Init>

  /*Configure GPIO pin : RFM_SDN_Pin */
  GPIO_InitStruct.Pin = RFM_SDN_Pin;
 800164c:	2320      	movs	r3, #32
 800164e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001650:	2301      	movs	r3, #1
 8001652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001658:	2302      	movs	r3, #2
 800165a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RFM_SDN_GPIO_Port, &GPIO_InitStruct);
 800165c:	f107 0310 	add.w	r3, r7, #16
 8001660:	4619      	mov	r1, r3
 8001662:	4829      	ldr	r0, [pc, #164]	@ (8001708 <MX_GPIO_Init+0x14c>)
 8001664:	f000 fc3a 	bl	8001edc <HAL_GPIO_Init>

  /*Configure GPIO pins : RFM_GPIO1_Pin RFM_GPIO2_Pin RFM_GPIO3_Pin */
  GPIO_InitStruct.Pin = RFM_GPIO1_Pin|RFM_GPIO2_Pin|RFM_GPIO3_Pin;
 8001668:	2307      	movs	r3, #7
 800166a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001674:	f107 0310 	add.w	r3, r7, #16
 8001678:	4619      	mov	r1, r3
 800167a:	4824      	ldr	r0, [pc, #144]	@ (800170c <MX_GPIO_Init+0x150>)
 800167c:	f000 fc2e 	bl	8001edc <HAL_GPIO_Init>

  /*Configure GPIO pin : RFM_NIRQ_Pin */
  GPIO_InitStruct.Pin = RFM_NIRQ_Pin;
 8001680:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001684:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001686:	4b22      	ldr	r3, [pc, #136]	@ (8001710 <MX_GPIO_Init+0x154>)
 8001688:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	2300      	movs	r3, #0
 800168c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RFM_NIRQ_GPIO_Port, &GPIO_InitStruct);
 800168e:	f107 0310 	add.w	r3, r7, #16
 8001692:	4619      	mov	r1, r3
 8001694:	481d      	ldr	r0, [pc, #116]	@ (800170c <MX_GPIO_Init+0x150>)
 8001696:	f000 fc21 	bl	8001edc <HAL_GPIO_Init>

  /*Configure GPIO pins : PUSH1_Pin PUSH2_Pin PUSH3_Pin PUSH4_Pin */
  GPIO_InitStruct.Pin = PUSH1_Pin|PUSH2_Pin|PUSH3_Pin|PUSH4_Pin;
 800169a:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800169e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001714 <MX_GPIO_Init+0x158>)
 80016a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	2300      	movs	r3, #0
 80016a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a8:	f107 0310 	add.w	r3, r7, #16
 80016ac:	4619      	mov	r1, r3
 80016ae:	4817      	ldr	r0, [pc, #92]	@ (800170c <MX_GPIO_Init+0x150>)
 80016b0:	f000 fc14 	bl	8001edc <HAL_GPIO_Init>

  /*Configure GPIO pin : MLX_INT_Pin */
  GPIO_InitStruct.Pin = MLX_INT_Pin;
 80016b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ba:	2300      	movs	r3, #0
 80016bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MLX_INT_GPIO_Port, &GPIO_InitStruct);
 80016c2:	f107 0310 	add.w	r3, r7, #16
 80016c6:	4619      	mov	r1, r3
 80016c8:	480e      	ldr	r0, [pc, #56]	@ (8001704 <MX_GPIO_Init+0x148>)
 80016ca:	f000 fc07 	bl	8001edc <HAL_GPIO_Init>

  /*Configure GPIO pin : MLX_INT_TRIG_Pin */
  GPIO_InitStruct.Pin = MLX_INT_TRIG_Pin;
 80016ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80016d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d4:	2300      	movs	r3, #0
 80016d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d8:	2300      	movs	r3, #0
 80016da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MLX_INT_TRIG_GPIO_Port, &GPIO_InitStruct);
 80016dc:	f107 0310 	add.w	r3, r7, #16
 80016e0:	4619      	mov	r1, r3
 80016e2:	4809      	ldr	r0, [pc, #36]	@ (8001708 <MX_GPIO_Init+0x14c>)
 80016e4:	f000 fbfa 	bl	8001edc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80016e8:	2200      	movs	r2, #0
 80016ea:	2100      	movs	r1, #0
 80016ec:	2028      	movs	r0, #40	@ 0x28
 80016ee:	f000 fbbe 	bl	8001e6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016f2:	2028      	movs	r0, #40	@ 0x28
 80016f4:	f000 fbd7 	bl	8001ea6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016f8:	bf00      	nop
 80016fa:	3720      	adds	r7, #32
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	40021000 	.word	0x40021000
 8001704:	40010800 	.word	0x40010800
 8001708:	40011000 	.word	0x40011000
 800170c:	40010c00 	.word	0x40010c00
 8001710:	10210000 	.word	0x10210000
 8001714:	10110000 	.word	0x10110000

08001718 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800171c:	b672      	cpsid	i
}
 800171e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001720:	bf00      	nop
 8001722:	e7fd      	b.n	8001720 <Error_Handler+0x8>

08001724 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800172a:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <HAL_MspInit+0x5c>)
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	4a14      	ldr	r2, [pc, #80]	@ (8001780 <HAL_MspInit+0x5c>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	6193      	str	r3, [r2, #24]
 8001736:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <HAL_MspInit+0x5c>)
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001742:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <HAL_MspInit+0x5c>)
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	4a0e      	ldr	r2, [pc, #56]	@ (8001780 <HAL_MspInit+0x5c>)
 8001748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800174c:	61d3      	str	r3, [r2, #28]
 800174e:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <HAL_MspInit+0x5c>)
 8001750:	69db      	ldr	r3, [r3, #28]
 8001752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800175a:	4b0a      	ldr	r3, [pc, #40]	@ (8001784 <HAL_MspInit+0x60>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	4a04      	ldr	r2, [pc, #16]	@ (8001784 <HAL_MspInit+0x60>)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001776:	bf00      	nop
 8001778:	3714      	adds	r7, #20
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	40021000 	.word	0x40021000
 8001784:	40010000 	.word	0x40010000

08001788 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b088      	sub	sp, #32
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001790:	f107 0310 	add.w	r3, r7, #16
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a15      	ldr	r2, [pc, #84]	@ (80017f8 <HAL_I2C_MspInit+0x70>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d123      	bne.n	80017f0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a8:	4b14      	ldr	r3, [pc, #80]	@ (80017fc <HAL_I2C_MspInit+0x74>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	4a13      	ldr	r2, [pc, #76]	@ (80017fc <HAL_I2C_MspInit+0x74>)
 80017ae:	f043 0308 	orr.w	r3, r3, #8
 80017b2:	6193      	str	r3, [r2, #24]
 80017b4:	4b11      	ldr	r3, [pc, #68]	@ (80017fc <HAL_I2C_MspInit+0x74>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	f003 0308 	and.w	r3, r3, #8
 80017bc:	60fb      	str	r3, [r7, #12]
 80017be:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017c0:	23c0      	movs	r3, #192	@ 0xc0
 80017c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017c4:	2312      	movs	r3, #18
 80017c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017c8:	2303      	movs	r3, #3
 80017ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017cc:	f107 0310 	add.w	r3, r7, #16
 80017d0:	4619      	mov	r1, r3
 80017d2:	480b      	ldr	r0, [pc, #44]	@ (8001800 <HAL_I2C_MspInit+0x78>)
 80017d4:	f000 fb82 	bl	8001edc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017d8:	4b08      	ldr	r3, [pc, #32]	@ (80017fc <HAL_I2C_MspInit+0x74>)
 80017da:	69db      	ldr	r3, [r3, #28]
 80017dc:	4a07      	ldr	r2, [pc, #28]	@ (80017fc <HAL_I2C_MspInit+0x74>)
 80017de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017e2:	61d3      	str	r3, [r2, #28]
 80017e4:	4b05      	ldr	r3, [pc, #20]	@ (80017fc <HAL_I2C_MspInit+0x74>)
 80017e6:	69db      	ldr	r3, [r3, #28]
 80017e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017f0:	bf00      	nop
 80017f2:	3720      	adds	r7, #32
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	40005400 	.word	0x40005400
 80017fc:	40021000 	.word	0x40021000
 8001800:	40010c00 	.word	0x40010c00

08001804 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b088      	sub	sp, #32
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800180c:	f107 0310 	add.w	r3, r7, #16
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a1b      	ldr	r2, [pc, #108]	@ (800188c <HAL_SPI_MspInit+0x88>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d12f      	bne.n	8001884 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001824:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <HAL_SPI_MspInit+0x8c>)
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	4a19      	ldr	r2, [pc, #100]	@ (8001890 <HAL_SPI_MspInit+0x8c>)
 800182a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800182e:	6193      	str	r3, [r2, #24]
 8001830:	4b17      	ldr	r3, [pc, #92]	@ (8001890 <HAL_SPI_MspInit+0x8c>)
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800183c:	4b14      	ldr	r3, [pc, #80]	@ (8001890 <HAL_SPI_MspInit+0x8c>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	4a13      	ldr	r2, [pc, #76]	@ (8001890 <HAL_SPI_MspInit+0x8c>)
 8001842:	f043 0304 	orr.w	r3, r3, #4
 8001846:	6193      	str	r3, [r2, #24]
 8001848:	4b11      	ldr	r3, [pc, #68]	@ (8001890 <HAL_SPI_MspInit+0x8c>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	60bb      	str	r3, [r7, #8]
 8001852:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001854:	23a0      	movs	r3, #160	@ 0xa0
 8001856:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001858:	2302      	movs	r3, #2
 800185a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800185c:	2303      	movs	r3, #3
 800185e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001860:	f107 0310 	add.w	r3, r7, #16
 8001864:	4619      	mov	r1, r3
 8001866:	480b      	ldr	r0, [pc, #44]	@ (8001894 <HAL_SPI_MspInit+0x90>)
 8001868:	f000 fb38 	bl	8001edc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800186c:	2340      	movs	r3, #64	@ 0x40
 800186e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001870:	2300      	movs	r3, #0
 8001872:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001878:	f107 0310 	add.w	r3, r7, #16
 800187c:	4619      	mov	r1, r3
 800187e:	4805      	ldr	r0, [pc, #20]	@ (8001894 <HAL_SPI_MspInit+0x90>)
 8001880:	f000 fb2c 	bl	8001edc <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001884:	bf00      	nop
 8001886:	3720      	adds	r7, #32
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40013000 	.word	0x40013000
 8001890:	40021000 	.word	0x40021000
 8001894:	40010800 	.word	0x40010800

08001898 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b088      	sub	sp, #32
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a3d      	ldr	r2, [pc, #244]	@ (800199c <HAL_TIM_Base_MspInit+0x104>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d10c      	bne.n	80018c4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018aa:	4b3d      	ldr	r3, [pc, #244]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 80018ac:	699b      	ldr	r3, [r3, #24]
 80018ae:	4a3c      	ldr	r2, [pc, #240]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 80018b0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80018b4:	6193      	str	r3, [r2, #24]
 80018b6:	4b3a      	ldr	r3, [pc, #232]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 80018b8:	699b      	ldr	r3, [r3, #24]
 80018ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80018be:	61fb      	str	r3, [r7, #28]
 80018c0:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80018c2:	e066      	b.n	8001992 <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM2)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018cc:	d114      	bne.n	80018f8 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018ce:	4b34      	ldr	r3, [pc, #208]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 80018d0:	69db      	ldr	r3, [r3, #28]
 80018d2:	4a33      	ldr	r2, [pc, #204]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	61d3      	str	r3, [r2, #28]
 80018da:	4b31      	ldr	r3, [pc, #196]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 80018dc:	69db      	ldr	r3, [r3, #28]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	61bb      	str	r3, [r7, #24]
 80018e4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2100      	movs	r1, #0
 80018ea:	201c      	movs	r0, #28
 80018ec:	f000 fabf 	bl	8001e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018f0:	201c      	movs	r0, #28
 80018f2:	f000 fad8 	bl	8001ea6 <HAL_NVIC_EnableIRQ>
}
 80018f6:	e04c      	b.n	8001992 <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM3)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a29      	ldr	r2, [pc, #164]	@ (80019a4 <HAL_TIM_Base_MspInit+0x10c>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d114      	bne.n	800192c <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001902:	4b27      	ldr	r3, [pc, #156]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 8001904:	69db      	ldr	r3, [r3, #28]
 8001906:	4a26      	ldr	r2, [pc, #152]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 8001908:	f043 0302 	orr.w	r3, r3, #2
 800190c:	61d3      	str	r3, [r2, #28]
 800190e:	4b24      	ldr	r3, [pc, #144]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 8001910:	69db      	ldr	r3, [r3, #28]
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	617b      	str	r3, [r7, #20]
 8001918:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800191a:	2200      	movs	r2, #0
 800191c:	2100      	movs	r1, #0
 800191e:	201d      	movs	r0, #29
 8001920:	f000 faa5 	bl	8001e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001924:	201d      	movs	r0, #29
 8001926:	f000 fabe 	bl	8001ea6 <HAL_NVIC_EnableIRQ>
}
 800192a:	e032      	b.n	8001992 <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM4)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a1d      	ldr	r2, [pc, #116]	@ (80019a8 <HAL_TIM_Base_MspInit+0x110>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d114      	bne.n	8001960 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001936:	4b1a      	ldr	r3, [pc, #104]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 8001938:	69db      	ldr	r3, [r3, #28]
 800193a:	4a19      	ldr	r2, [pc, #100]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 800193c:	f043 0304 	orr.w	r3, r3, #4
 8001940:	61d3      	str	r3, [r2, #28]
 8001942:	4b17      	ldr	r3, [pc, #92]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 8001944:	69db      	ldr	r3, [r3, #28]
 8001946:	f003 0304 	and.w	r3, r3, #4
 800194a:	613b      	str	r3, [r7, #16]
 800194c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800194e:	2200      	movs	r2, #0
 8001950:	2100      	movs	r1, #0
 8001952:	201e      	movs	r0, #30
 8001954:	f000 fa8b 	bl	8001e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001958:	201e      	movs	r0, #30
 800195a:	f000 faa4 	bl	8001ea6 <HAL_NVIC_EnableIRQ>
}
 800195e:	e018      	b.n	8001992 <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM5)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a11      	ldr	r2, [pc, #68]	@ (80019ac <HAL_TIM_Base_MspInit+0x114>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d113      	bne.n	8001992 <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800196a:	4b0d      	ldr	r3, [pc, #52]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 800196c:	69db      	ldr	r3, [r3, #28]
 800196e:	4a0c      	ldr	r2, [pc, #48]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 8001970:	f043 0308 	orr.w	r3, r3, #8
 8001974:	61d3      	str	r3, [r2, #28]
 8001976:	4b0a      	ldr	r3, [pc, #40]	@ (80019a0 <HAL_TIM_Base_MspInit+0x108>)
 8001978:	69db      	ldr	r3, [r3, #28]
 800197a:	f003 0308 	and.w	r3, r3, #8
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001982:	2200      	movs	r2, #0
 8001984:	2100      	movs	r1, #0
 8001986:	2032      	movs	r0, #50	@ 0x32
 8001988:	f000 fa71 	bl	8001e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800198c:	2032      	movs	r0, #50	@ 0x32
 800198e:	f000 fa8a 	bl	8001ea6 <HAL_NVIC_EnableIRQ>
}
 8001992:	bf00      	nop
 8001994:	3720      	adds	r7, #32
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	40012c00 	.word	0x40012c00
 80019a0:	40021000 	.word	0x40021000
 80019a4:	40000400 	.word	0x40000400
 80019a8:	40000800 	.word	0x40000800
 80019ac:	40000c00 	.word	0x40000c00

080019b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b088      	sub	sp, #32
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0310 	add.w	r3, r7, #16
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a10      	ldr	r2, [pc, #64]	@ (8001a0c <HAL_TIM_MspPostInit+0x5c>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d118      	bne.n	8001a02 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a10 <HAL_TIM_MspPostInit+0x60>)
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	4a0e      	ldr	r2, [pc, #56]	@ (8001a10 <HAL_TIM_MspPostInit+0x60>)
 80019d6:	f043 0304 	orr.w	r3, r3, #4
 80019da:	6193      	str	r3, [r2, #24]
 80019dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a10 <HAL_TIM_MspPostInit+0x60>)
 80019de:	699b      	ldr	r3, [r3, #24]
 80019e0:	f003 0304 	and.w	r3, r3, #4
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80019e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ee:	2302      	movs	r3, #2
 80019f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f2:	2302      	movs	r3, #2
 80019f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f6:	f107 0310 	add.w	r3, r7, #16
 80019fa:	4619      	mov	r1, r3
 80019fc:	4805      	ldr	r0, [pc, #20]	@ (8001a14 <HAL_TIM_MspPostInit+0x64>)
 80019fe:	f000 fa6d 	bl	8001edc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a02:	bf00      	nop
 8001a04:	3720      	adds	r7, #32
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40012c00 	.word	0x40012c00
 8001a10:	40021000 	.word	0x40021000
 8001a14:	40010800 	.word	0x40010800

08001a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <NMI_Handler+0x4>

08001a20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a24:	bf00      	nop
 8001a26:	e7fd      	b.n	8001a24 <HardFault_Handler+0x4>

08001a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a2c:	bf00      	nop
 8001a2e:	e7fd      	b.n	8001a2c <MemManage_Handler+0x4>

08001a30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <BusFault_Handler+0x4>

08001a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a3c:	bf00      	nop
 8001a3e:	e7fd      	b.n	8001a3c <UsageFault_Handler+0x4>

08001a40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr

08001a4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a50:	bf00      	nop
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bc80      	pop	{r7}
 8001a56:	4770      	bx	lr

08001a58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr

08001a64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a68:	f000 f8ea 	bl	8001c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a6c:	bf00      	nop
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a74:	4802      	ldr	r0, [pc, #8]	@ (8001a80 <TIM2_IRQHandler+0x10>)
 8001a76:	f002 fcbb 	bl	80043f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	200001dc 	.word	0x200001dc

08001a84 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a88:	4802      	ldr	r0, [pc, #8]	@ (8001a94 <TIM3_IRQHandler+0x10>)
 8001a8a:	f002 fcb1 	bl	80043f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	20000224 	.word	0x20000224

08001a98 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a9c:	4802      	ldr	r0, [pc, #8]	@ (8001aa8 <TIM4_IRQHandler+0x10>)
 8001a9e:	f002 fca7 	bl	80043f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	2000026c 	.word	0x2000026c

08001aac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM_NIRQ_Pin);
 8001ab0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001ab4:	f000 fbbe 	bl	8002234 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH1_Pin);
 8001ab8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001abc:	f000 fbba 	bl	8002234 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH2_Pin);
 8001ac0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001ac4:	f000 fbb6 	bl	8002234 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH3_Pin);
 8001ac8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001acc:	f000 fbb2 	bl	8002234 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PUSH4_Pin);
 8001ad0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001ad4:	f000 fbae 	bl	8002234 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}

08001adc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001ae0:	4802      	ldr	r0, [pc, #8]	@ (8001aec <TIM5_IRQHandler+0x10>)
 8001ae2:	f002 fc85 	bl	80043f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	200002b4 	.word	0x200002b4

08001af0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001af8:	4a14      	ldr	r2, [pc, #80]	@ (8001b4c <_sbrk+0x5c>)
 8001afa:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <_sbrk+0x60>)
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b04:	4b13      	ldr	r3, [pc, #76]	@ (8001b54 <_sbrk+0x64>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d102      	bne.n	8001b12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b0c:	4b11      	ldr	r3, [pc, #68]	@ (8001b54 <_sbrk+0x64>)
 8001b0e:	4a12      	ldr	r2, [pc, #72]	@ (8001b58 <_sbrk+0x68>)
 8001b10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b12:	4b10      	ldr	r3, [pc, #64]	@ (8001b54 <_sbrk+0x64>)
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4413      	add	r3, r2
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d207      	bcs.n	8001b30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b20:	f003 fb5a 	bl	80051d8 <__errno>
 8001b24:	4603      	mov	r3, r0
 8001b26:	220c      	movs	r2, #12
 8001b28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b2e:	e009      	b.n	8001b44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b30:	4b08      	ldr	r3, [pc, #32]	@ (8001b54 <_sbrk+0x64>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b36:	4b07      	ldr	r3, [pc, #28]	@ (8001b54 <_sbrk+0x64>)
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	4a05      	ldr	r2, [pc, #20]	@ (8001b54 <_sbrk+0x64>)
 8001b40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b42:	68fb      	ldr	r3, [r7, #12]
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3718      	adds	r7, #24
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	20010000 	.word	0x20010000
 8001b50:	00000400 	.word	0x00000400
 8001b54:	20000304 	.word	0x20000304
 8001b58:	20000458 	.word	0x20000458

08001b5c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr

08001b68 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b68:	f7ff fff8 	bl	8001b5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b6c:	480b      	ldr	r0, [pc, #44]	@ (8001b9c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b6e:	490c      	ldr	r1, [pc, #48]	@ (8001ba0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b70:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b74:	e002      	b.n	8001b7c <LoopCopyDataInit>

08001b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7a:	3304      	adds	r3, #4

08001b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b80:	d3f9      	bcc.n	8001b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b82:	4a09      	ldr	r2, [pc, #36]	@ (8001ba8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b84:	4c09      	ldr	r4, [pc, #36]	@ (8001bac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b88:	e001      	b.n	8001b8e <LoopFillZerobss>

08001b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b8c:	3204      	adds	r2, #4

08001b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b90:	d3fb      	bcc.n	8001b8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b92:	f003 fb27 	bl	80051e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b96:	f7ff f86d 	bl	8000c74 <main>
  bx lr
 8001b9a:	4770      	bx	lr
  ldr r0, =_sdata
 8001b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba0:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8001ba4:	08005ba4 	.word	0x08005ba4
  ldr r2, =_sbss
 8001ba8:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8001bac:	20000454 	.word	0x20000454

08001bb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bb0:	e7fe      	b.n	8001bb0 <ADC1_2_IRQHandler>
	...

08001bb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bb8:	4b08      	ldr	r3, [pc, #32]	@ (8001bdc <HAL_Init+0x28>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a07      	ldr	r2, [pc, #28]	@ (8001bdc <HAL_Init+0x28>)
 8001bbe:	f043 0310 	orr.w	r3, r3, #16
 8001bc2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bc4:	2003      	movs	r0, #3
 8001bc6:	f000 f947 	bl	8001e58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bca:	200f      	movs	r0, #15
 8001bcc:	f000 f808 	bl	8001be0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bd0:	f7ff fda8 	bl	8001724 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40022000 	.word	0x40022000

08001be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001be8:	4b12      	ldr	r3, [pc, #72]	@ (8001c34 <HAL_InitTick+0x54>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	4b12      	ldr	r3, [pc, #72]	@ (8001c38 <HAL_InitTick+0x58>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f000 f95f 	bl	8001ec2 <HAL_SYSTICK_Config>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e00e      	b.n	8001c2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2b0f      	cmp	r3, #15
 8001c12:	d80a      	bhi.n	8001c2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c14:	2200      	movs	r2, #0
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	f04f 30ff 	mov.w	r0, #4294967295
 8001c1c:	f000 f927 	bl	8001e6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c20:	4a06      	ldr	r2, [pc, #24]	@ (8001c3c <HAL_InitTick+0x5c>)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
 8001c28:	e000      	b.n	8001c2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000058 	.word	0x20000058
 8001c38:	20000060 	.word	0x20000060
 8001c3c:	2000005c 	.word	0x2000005c

08001c40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c44:	4b05      	ldr	r3, [pc, #20]	@ (8001c5c <HAL_IncTick+0x1c>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b05      	ldr	r3, [pc, #20]	@ (8001c60 <HAL_IncTick+0x20>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4413      	add	r3, r2
 8001c50:	4a03      	ldr	r2, [pc, #12]	@ (8001c60 <HAL_IncTick+0x20>)
 8001c52:	6013      	str	r3, [r2, #0]
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr
 8001c5c:	20000060 	.word	0x20000060
 8001c60:	20000308 	.word	0x20000308

08001c64 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  return uwTick;
 8001c68:	4b02      	ldr	r3, [pc, #8]	@ (8001c74 <HAL_GetTick+0x10>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr
 8001c74:	20000308 	.word	0x20000308

08001c78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b084      	sub	sp, #16
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c80:	f7ff fff0 	bl	8001c64 <HAL_GetTick>
 8001c84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c90:	d005      	beq.n	8001c9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c92:	4b0a      	ldr	r3, [pc, #40]	@ (8001cbc <HAL_Delay+0x44>)
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	461a      	mov	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c9e:	bf00      	nop
 8001ca0:	f7ff ffe0 	bl	8001c64 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d8f7      	bhi.n	8001ca0 <HAL_Delay+0x28>
  {
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	bf00      	nop
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20000060 	.word	0x20000060

08001cc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d04 <__NVIC_SetPriorityGrouping+0x44>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cdc:	4013      	ands	r3, r2
 8001cde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ce8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cf2:	4a04      	ldr	r2, [pc, #16]	@ (8001d04 <__NVIC_SetPriorityGrouping+0x44>)
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	60d3      	str	r3, [r2, #12]
}
 8001cf8:	bf00      	nop
 8001cfa:	3714      	adds	r7, #20
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	e000ed00 	.word	0xe000ed00

08001d08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d0c:	4b04      	ldr	r3, [pc, #16]	@ (8001d20 <__NVIC_GetPriorityGrouping+0x18>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	0a1b      	lsrs	r3, r3, #8
 8001d12:	f003 0307 	and.w	r3, r3, #7
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc80      	pop	{r7}
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	e000ed00 	.word	0xe000ed00

08001d24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	db0b      	blt.n	8001d4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	f003 021f 	and.w	r2, r3, #31
 8001d3c:	4906      	ldr	r1, [pc, #24]	@ (8001d58 <__NVIC_EnableIRQ+0x34>)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	095b      	lsrs	r3, r3, #5
 8001d44:	2001      	movs	r0, #1
 8001d46:	fa00 f202 	lsl.w	r2, r0, r2
 8001d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr
 8001d58:	e000e100 	.word	0xe000e100

08001d5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	6039      	str	r1, [r7, #0]
 8001d66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	db0a      	blt.n	8001d86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	490c      	ldr	r1, [pc, #48]	@ (8001da8 <__NVIC_SetPriority+0x4c>)
 8001d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7a:	0112      	lsls	r2, r2, #4
 8001d7c:	b2d2      	uxtb	r2, r2
 8001d7e:	440b      	add	r3, r1
 8001d80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d84:	e00a      	b.n	8001d9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	4908      	ldr	r1, [pc, #32]	@ (8001dac <__NVIC_SetPriority+0x50>)
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	f003 030f 	and.w	r3, r3, #15
 8001d92:	3b04      	subs	r3, #4
 8001d94:	0112      	lsls	r2, r2, #4
 8001d96:	b2d2      	uxtb	r2, r2
 8001d98:	440b      	add	r3, r1
 8001d9a:	761a      	strb	r2, [r3, #24]
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	e000e100 	.word	0xe000e100
 8001dac:	e000ed00 	.word	0xe000ed00

08001db0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b089      	sub	sp, #36	@ 0x24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	60b9      	str	r1, [r7, #8]
 8001dba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f003 0307 	and.w	r3, r3, #7
 8001dc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	f1c3 0307 	rsb	r3, r3, #7
 8001dca:	2b04      	cmp	r3, #4
 8001dcc:	bf28      	it	cs
 8001dce:	2304      	movcs	r3, #4
 8001dd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	3304      	adds	r3, #4
 8001dd6:	2b06      	cmp	r3, #6
 8001dd8:	d902      	bls.n	8001de0 <NVIC_EncodePriority+0x30>
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	3b03      	subs	r3, #3
 8001dde:	e000      	b.n	8001de2 <NVIC_EncodePriority+0x32>
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de4:	f04f 32ff 	mov.w	r2, #4294967295
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	43da      	mvns	r2, r3
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	401a      	ands	r2, r3
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001df8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001e02:	43d9      	mvns	r1, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e08:	4313      	orrs	r3, r2
         );
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3724      	adds	r7, #36	@ 0x24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr

08001e14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e24:	d301      	bcc.n	8001e2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e26:	2301      	movs	r3, #1
 8001e28:	e00f      	b.n	8001e4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e54 <SysTick_Config+0x40>)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e32:	210f      	movs	r1, #15
 8001e34:	f04f 30ff 	mov.w	r0, #4294967295
 8001e38:	f7ff ff90 	bl	8001d5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e3c:	4b05      	ldr	r3, [pc, #20]	@ (8001e54 <SysTick_Config+0x40>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e42:	4b04      	ldr	r3, [pc, #16]	@ (8001e54 <SysTick_Config+0x40>)
 8001e44:	2207      	movs	r2, #7
 8001e46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	e000e010 	.word	0xe000e010

08001e58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff ff2d 	bl	8001cc0 <__NVIC_SetPriorityGrouping>
}
 8001e66:	bf00      	nop
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b086      	sub	sp, #24
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	4603      	mov	r3, r0
 8001e76:	60b9      	str	r1, [r7, #8]
 8001e78:	607a      	str	r2, [r7, #4]
 8001e7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e80:	f7ff ff42 	bl	8001d08 <__NVIC_GetPriorityGrouping>
 8001e84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	68b9      	ldr	r1, [r7, #8]
 8001e8a:	6978      	ldr	r0, [r7, #20]
 8001e8c:	f7ff ff90 	bl	8001db0 <NVIC_EncodePriority>
 8001e90:	4602      	mov	r2, r0
 8001e92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e96:	4611      	mov	r1, r2
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff ff5f 	bl	8001d5c <__NVIC_SetPriority>
}
 8001e9e:	bf00      	nop
 8001ea0:	3718      	adds	r7, #24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b082      	sub	sp, #8
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	4603      	mov	r3, r0
 8001eae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff ff35 	bl	8001d24 <__NVIC_EnableIRQ>
}
 8001eba:	bf00      	nop
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b082      	sub	sp, #8
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7ff ffa2 	bl	8001e14 <SysTick_Config>
 8001ed0:	4603      	mov	r3, r0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
	...

08001edc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b08b      	sub	sp, #44	@ 0x2c
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001eea:	2300      	movs	r3, #0
 8001eec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eee:	e179      	b.n	80021e4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	69fa      	ldr	r2, [r7, #28]
 8001f00:	4013      	ands	r3, r2
 8001f02:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f04:	69ba      	ldr	r2, [r7, #24]
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	f040 8168 	bne.w	80021de <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	4a96      	ldr	r2, [pc, #600]	@ (800216c <HAL_GPIO_Init+0x290>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d05e      	beq.n	8001fd6 <HAL_GPIO_Init+0xfa>
 8001f18:	4a94      	ldr	r2, [pc, #592]	@ (800216c <HAL_GPIO_Init+0x290>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d875      	bhi.n	800200a <HAL_GPIO_Init+0x12e>
 8001f1e:	4a94      	ldr	r2, [pc, #592]	@ (8002170 <HAL_GPIO_Init+0x294>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d058      	beq.n	8001fd6 <HAL_GPIO_Init+0xfa>
 8001f24:	4a92      	ldr	r2, [pc, #584]	@ (8002170 <HAL_GPIO_Init+0x294>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d86f      	bhi.n	800200a <HAL_GPIO_Init+0x12e>
 8001f2a:	4a92      	ldr	r2, [pc, #584]	@ (8002174 <HAL_GPIO_Init+0x298>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d052      	beq.n	8001fd6 <HAL_GPIO_Init+0xfa>
 8001f30:	4a90      	ldr	r2, [pc, #576]	@ (8002174 <HAL_GPIO_Init+0x298>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d869      	bhi.n	800200a <HAL_GPIO_Init+0x12e>
 8001f36:	4a90      	ldr	r2, [pc, #576]	@ (8002178 <HAL_GPIO_Init+0x29c>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d04c      	beq.n	8001fd6 <HAL_GPIO_Init+0xfa>
 8001f3c:	4a8e      	ldr	r2, [pc, #568]	@ (8002178 <HAL_GPIO_Init+0x29c>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d863      	bhi.n	800200a <HAL_GPIO_Init+0x12e>
 8001f42:	4a8e      	ldr	r2, [pc, #568]	@ (800217c <HAL_GPIO_Init+0x2a0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d046      	beq.n	8001fd6 <HAL_GPIO_Init+0xfa>
 8001f48:	4a8c      	ldr	r2, [pc, #560]	@ (800217c <HAL_GPIO_Init+0x2a0>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d85d      	bhi.n	800200a <HAL_GPIO_Init+0x12e>
 8001f4e:	2b12      	cmp	r3, #18
 8001f50:	d82a      	bhi.n	8001fa8 <HAL_GPIO_Init+0xcc>
 8001f52:	2b12      	cmp	r3, #18
 8001f54:	d859      	bhi.n	800200a <HAL_GPIO_Init+0x12e>
 8001f56:	a201      	add	r2, pc, #4	@ (adr r2, 8001f5c <HAL_GPIO_Init+0x80>)
 8001f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f5c:	08001fd7 	.word	0x08001fd7
 8001f60:	08001fb1 	.word	0x08001fb1
 8001f64:	08001fc3 	.word	0x08001fc3
 8001f68:	08002005 	.word	0x08002005
 8001f6c:	0800200b 	.word	0x0800200b
 8001f70:	0800200b 	.word	0x0800200b
 8001f74:	0800200b 	.word	0x0800200b
 8001f78:	0800200b 	.word	0x0800200b
 8001f7c:	0800200b 	.word	0x0800200b
 8001f80:	0800200b 	.word	0x0800200b
 8001f84:	0800200b 	.word	0x0800200b
 8001f88:	0800200b 	.word	0x0800200b
 8001f8c:	0800200b 	.word	0x0800200b
 8001f90:	0800200b 	.word	0x0800200b
 8001f94:	0800200b 	.word	0x0800200b
 8001f98:	0800200b 	.word	0x0800200b
 8001f9c:	0800200b 	.word	0x0800200b
 8001fa0:	08001fb9 	.word	0x08001fb9
 8001fa4:	08001fcd 	.word	0x08001fcd
 8001fa8:	4a75      	ldr	r2, [pc, #468]	@ (8002180 <HAL_GPIO_Init+0x2a4>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d013      	beq.n	8001fd6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fae:	e02c      	b.n	800200a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	623b      	str	r3, [r7, #32]
          break;
 8001fb6:	e029      	b.n	800200c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	3304      	adds	r3, #4
 8001fbe:	623b      	str	r3, [r7, #32]
          break;
 8001fc0:	e024      	b.n	800200c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	3308      	adds	r3, #8
 8001fc8:	623b      	str	r3, [r7, #32]
          break;
 8001fca:	e01f      	b.n	800200c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	330c      	adds	r3, #12
 8001fd2:	623b      	str	r3, [r7, #32]
          break;
 8001fd4:	e01a      	b.n	800200c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d102      	bne.n	8001fe4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fde:	2304      	movs	r3, #4
 8001fe0:	623b      	str	r3, [r7, #32]
          break;
 8001fe2:	e013      	b.n	800200c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d105      	bne.n	8001ff8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fec:	2308      	movs	r3, #8
 8001fee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	69fa      	ldr	r2, [r7, #28]
 8001ff4:	611a      	str	r2, [r3, #16]
          break;
 8001ff6:	e009      	b.n	800200c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ff8:	2308      	movs	r3, #8
 8001ffa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	69fa      	ldr	r2, [r7, #28]
 8002000:	615a      	str	r2, [r3, #20]
          break;
 8002002:	e003      	b.n	800200c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002004:	2300      	movs	r3, #0
 8002006:	623b      	str	r3, [r7, #32]
          break;
 8002008:	e000      	b.n	800200c <HAL_GPIO_Init+0x130>
          break;
 800200a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	2bff      	cmp	r3, #255	@ 0xff
 8002010:	d801      	bhi.n	8002016 <HAL_GPIO_Init+0x13a>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	e001      	b.n	800201a <HAL_GPIO_Init+0x13e>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	3304      	adds	r3, #4
 800201a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	2bff      	cmp	r3, #255	@ 0xff
 8002020:	d802      	bhi.n	8002028 <HAL_GPIO_Init+0x14c>
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	e002      	b.n	800202e <HAL_GPIO_Init+0x152>
 8002028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202a:	3b08      	subs	r3, #8
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	210f      	movs	r1, #15
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	fa01 f303 	lsl.w	r3, r1, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	401a      	ands	r2, r3
 8002040:	6a39      	ldr	r1, [r7, #32]
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	fa01 f303 	lsl.w	r3, r1, r3
 8002048:	431a      	orrs	r2, r3
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002056:	2b00      	cmp	r3, #0
 8002058:	f000 80c1 	beq.w	80021de <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800205c:	4b49      	ldr	r3, [pc, #292]	@ (8002184 <HAL_GPIO_Init+0x2a8>)
 800205e:	699b      	ldr	r3, [r3, #24]
 8002060:	4a48      	ldr	r2, [pc, #288]	@ (8002184 <HAL_GPIO_Init+0x2a8>)
 8002062:	f043 0301 	orr.w	r3, r3, #1
 8002066:	6193      	str	r3, [r2, #24]
 8002068:	4b46      	ldr	r3, [pc, #280]	@ (8002184 <HAL_GPIO_Init+0x2a8>)
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	60bb      	str	r3, [r7, #8]
 8002072:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002074:	4a44      	ldr	r2, [pc, #272]	@ (8002188 <HAL_GPIO_Init+0x2ac>)
 8002076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002078:	089b      	lsrs	r3, r3, #2
 800207a:	3302      	adds	r3, #2
 800207c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002080:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002084:	f003 0303 	and.w	r3, r3, #3
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	220f      	movs	r2, #15
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	43db      	mvns	r3, r3
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	4013      	ands	r3, r2
 8002096:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4a3c      	ldr	r2, [pc, #240]	@ (800218c <HAL_GPIO_Init+0x2b0>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d01f      	beq.n	80020e0 <HAL_GPIO_Init+0x204>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a3b      	ldr	r2, [pc, #236]	@ (8002190 <HAL_GPIO_Init+0x2b4>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d019      	beq.n	80020dc <HAL_GPIO_Init+0x200>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a3a      	ldr	r2, [pc, #232]	@ (8002194 <HAL_GPIO_Init+0x2b8>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d013      	beq.n	80020d8 <HAL_GPIO_Init+0x1fc>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4a39      	ldr	r2, [pc, #228]	@ (8002198 <HAL_GPIO_Init+0x2bc>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d00d      	beq.n	80020d4 <HAL_GPIO_Init+0x1f8>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a38      	ldr	r2, [pc, #224]	@ (800219c <HAL_GPIO_Init+0x2c0>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d007      	beq.n	80020d0 <HAL_GPIO_Init+0x1f4>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4a37      	ldr	r2, [pc, #220]	@ (80021a0 <HAL_GPIO_Init+0x2c4>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d101      	bne.n	80020cc <HAL_GPIO_Init+0x1f0>
 80020c8:	2305      	movs	r3, #5
 80020ca:	e00a      	b.n	80020e2 <HAL_GPIO_Init+0x206>
 80020cc:	2306      	movs	r3, #6
 80020ce:	e008      	b.n	80020e2 <HAL_GPIO_Init+0x206>
 80020d0:	2304      	movs	r3, #4
 80020d2:	e006      	b.n	80020e2 <HAL_GPIO_Init+0x206>
 80020d4:	2303      	movs	r3, #3
 80020d6:	e004      	b.n	80020e2 <HAL_GPIO_Init+0x206>
 80020d8:	2302      	movs	r3, #2
 80020da:	e002      	b.n	80020e2 <HAL_GPIO_Init+0x206>
 80020dc:	2301      	movs	r3, #1
 80020de:	e000      	b.n	80020e2 <HAL_GPIO_Init+0x206>
 80020e0:	2300      	movs	r3, #0
 80020e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020e4:	f002 0203 	and.w	r2, r2, #3
 80020e8:	0092      	lsls	r2, r2, #2
 80020ea:	4093      	lsls	r3, r2
 80020ec:	68fa      	ldr	r2, [r7, #12]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020f2:	4925      	ldr	r1, [pc, #148]	@ (8002188 <HAL_GPIO_Init+0x2ac>)
 80020f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f6:	089b      	lsrs	r3, r3, #2
 80020f8:	3302      	adds	r3, #2
 80020fa:	68fa      	ldr	r2, [r7, #12]
 80020fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002108:	2b00      	cmp	r3, #0
 800210a:	d006      	beq.n	800211a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800210c:	4b25      	ldr	r3, [pc, #148]	@ (80021a4 <HAL_GPIO_Init+0x2c8>)
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	4924      	ldr	r1, [pc, #144]	@ (80021a4 <HAL_GPIO_Init+0x2c8>)
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	4313      	orrs	r3, r2
 8002116:	608b      	str	r3, [r1, #8]
 8002118:	e006      	b.n	8002128 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800211a:	4b22      	ldr	r3, [pc, #136]	@ (80021a4 <HAL_GPIO_Init+0x2c8>)
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	43db      	mvns	r3, r3
 8002122:	4920      	ldr	r1, [pc, #128]	@ (80021a4 <HAL_GPIO_Init+0x2c8>)
 8002124:	4013      	ands	r3, r2
 8002126:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d006      	beq.n	8002142 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002134:	4b1b      	ldr	r3, [pc, #108]	@ (80021a4 <HAL_GPIO_Init+0x2c8>)
 8002136:	68da      	ldr	r2, [r3, #12]
 8002138:	491a      	ldr	r1, [pc, #104]	@ (80021a4 <HAL_GPIO_Init+0x2c8>)
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	4313      	orrs	r3, r2
 800213e:	60cb      	str	r3, [r1, #12]
 8002140:	e006      	b.n	8002150 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002142:	4b18      	ldr	r3, [pc, #96]	@ (80021a4 <HAL_GPIO_Init+0x2c8>)
 8002144:	68da      	ldr	r2, [r3, #12]
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	43db      	mvns	r3, r3
 800214a:	4916      	ldr	r1, [pc, #88]	@ (80021a4 <HAL_GPIO_Init+0x2c8>)
 800214c:	4013      	ands	r3, r2
 800214e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d025      	beq.n	80021a8 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800215c:	4b11      	ldr	r3, [pc, #68]	@ (80021a4 <HAL_GPIO_Init+0x2c8>)
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	4910      	ldr	r1, [pc, #64]	@ (80021a4 <HAL_GPIO_Init+0x2c8>)
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	4313      	orrs	r3, r2
 8002166:	604b      	str	r3, [r1, #4]
 8002168:	e025      	b.n	80021b6 <HAL_GPIO_Init+0x2da>
 800216a:	bf00      	nop
 800216c:	10320000 	.word	0x10320000
 8002170:	10310000 	.word	0x10310000
 8002174:	10220000 	.word	0x10220000
 8002178:	10210000 	.word	0x10210000
 800217c:	10120000 	.word	0x10120000
 8002180:	10110000 	.word	0x10110000
 8002184:	40021000 	.word	0x40021000
 8002188:	40010000 	.word	0x40010000
 800218c:	40010800 	.word	0x40010800
 8002190:	40010c00 	.word	0x40010c00
 8002194:	40011000 	.word	0x40011000
 8002198:	40011400 	.word	0x40011400
 800219c:	40011800 	.word	0x40011800
 80021a0:	40011c00 	.word	0x40011c00
 80021a4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021a8:	4b15      	ldr	r3, [pc, #84]	@ (8002200 <HAL_GPIO_Init+0x324>)
 80021aa:	685a      	ldr	r2, [r3, #4]
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	43db      	mvns	r3, r3
 80021b0:	4913      	ldr	r1, [pc, #76]	@ (8002200 <HAL_GPIO_Init+0x324>)
 80021b2:	4013      	ands	r3, r2
 80021b4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d006      	beq.n	80021d0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002200 <HAL_GPIO_Init+0x324>)
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	490e      	ldr	r1, [pc, #56]	@ (8002200 <HAL_GPIO_Init+0x324>)
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	600b      	str	r3, [r1, #0]
 80021ce:	e006      	b.n	80021de <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002200 <HAL_GPIO_Init+0x324>)
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	43db      	mvns	r3, r3
 80021d8:	4909      	ldr	r1, [pc, #36]	@ (8002200 <HAL_GPIO_Init+0x324>)
 80021da:	4013      	ands	r3, r2
 80021dc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80021de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e0:	3301      	adds	r3, #1
 80021e2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ea:	fa22 f303 	lsr.w	r3, r2, r3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f47f ae7e 	bne.w	8001ef0 <HAL_GPIO_Init+0x14>
  }
}
 80021f4:	bf00      	nop
 80021f6:	bf00      	nop
 80021f8:	372c      	adds	r7, #44	@ 0x2c
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr
 8002200:	40010400 	.word	0x40010400

08002204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	460b      	mov	r3, r1
 800220e:	807b      	strh	r3, [r7, #2]
 8002210:	4613      	mov	r3, r2
 8002212:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002214:	787b      	ldrb	r3, [r7, #1]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d003      	beq.n	8002222 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800221a:	887a      	ldrh	r2, [r7, #2]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002220:	e003      	b.n	800222a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002222:	887b      	ldrh	r3, [r7, #2]
 8002224:	041a      	lsls	r2, r3, #16
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	611a      	str	r2, [r3, #16]
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	bc80      	pop	{r7}
 8002232:	4770      	bx	lr

08002234 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	4603      	mov	r3, r0
 800223c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800223e:	4b08      	ldr	r3, [pc, #32]	@ (8002260 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002240:	695a      	ldr	r2, [r3, #20]
 8002242:	88fb      	ldrh	r3, [r7, #6]
 8002244:	4013      	ands	r3, r2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d006      	beq.n	8002258 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800224a:	4a05      	ldr	r2, [pc, #20]	@ (8002260 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800224c:	88fb      	ldrh	r3, [r7, #6]
 800224e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002250:	88fb      	ldrh	r3, [r7, #6]
 8002252:	4618      	mov	r0, r3
 8002254:	f7fe fc16 	bl	8000a84 <HAL_GPIO_EXTI_Callback>
  }
}
 8002258:	bf00      	nop
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	40010400 	.word	0x40010400

08002264 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e12b      	b.n	80024ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d106      	bne.n	8002290 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7ff fa7c 	bl	8001788 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2224      	movs	r2, #36	@ 0x24
 8002294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f022 0201 	bic.w	r2, r2, #1
 80022a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022c8:	f001 f832 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 80022cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	4a81      	ldr	r2, [pc, #516]	@ (80024d8 <HAL_I2C_Init+0x274>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d807      	bhi.n	80022e8 <HAL_I2C_Init+0x84>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	4a80      	ldr	r2, [pc, #512]	@ (80024dc <HAL_I2C_Init+0x278>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	bf94      	ite	ls
 80022e0:	2301      	movls	r3, #1
 80022e2:	2300      	movhi	r3, #0
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	e006      	b.n	80022f6 <HAL_I2C_Init+0x92>
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	4a7d      	ldr	r2, [pc, #500]	@ (80024e0 <HAL_I2C_Init+0x27c>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	bf94      	ite	ls
 80022f0:	2301      	movls	r3, #1
 80022f2:	2300      	movhi	r3, #0
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e0e7      	b.n	80024ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	4a78      	ldr	r2, [pc, #480]	@ (80024e4 <HAL_I2C_Init+0x280>)
 8002302:	fba2 2303 	umull	r2, r3, r2, r3
 8002306:	0c9b      	lsrs	r3, r3, #18
 8002308:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68ba      	ldr	r2, [r7, #8]
 800231a:	430a      	orrs	r2, r1
 800231c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	6a1b      	ldr	r3, [r3, #32]
 8002324:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	4a6a      	ldr	r2, [pc, #424]	@ (80024d8 <HAL_I2C_Init+0x274>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d802      	bhi.n	8002338 <HAL_I2C_Init+0xd4>
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	3301      	adds	r3, #1
 8002336:	e009      	b.n	800234c <HAL_I2C_Init+0xe8>
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800233e:	fb02 f303 	mul.w	r3, r2, r3
 8002342:	4a69      	ldr	r2, [pc, #420]	@ (80024e8 <HAL_I2C_Init+0x284>)
 8002344:	fba2 2303 	umull	r2, r3, r2, r3
 8002348:	099b      	lsrs	r3, r3, #6
 800234a:	3301      	adds	r3, #1
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	6812      	ldr	r2, [r2, #0]
 8002350:	430b      	orrs	r3, r1
 8002352:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800235e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	495c      	ldr	r1, [pc, #368]	@ (80024d8 <HAL_I2C_Init+0x274>)
 8002368:	428b      	cmp	r3, r1
 800236a:	d819      	bhi.n	80023a0 <HAL_I2C_Init+0x13c>
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	1e59      	subs	r1, r3, #1
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	fbb1 f3f3 	udiv	r3, r1, r3
 800237a:	1c59      	adds	r1, r3, #1
 800237c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002380:	400b      	ands	r3, r1
 8002382:	2b00      	cmp	r3, #0
 8002384:	d00a      	beq.n	800239c <HAL_I2C_Init+0x138>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	1e59      	subs	r1, r3, #1
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	fbb1 f3f3 	udiv	r3, r1, r3
 8002394:	3301      	adds	r3, #1
 8002396:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800239a:	e051      	b.n	8002440 <HAL_I2C_Init+0x1dc>
 800239c:	2304      	movs	r3, #4
 800239e:	e04f      	b.n	8002440 <HAL_I2C_Init+0x1dc>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d111      	bne.n	80023cc <HAL_I2C_Init+0x168>
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	1e58      	subs	r0, r3, #1
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6859      	ldr	r1, [r3, #4]
 80023b0:	460b      	mov	r3, r1
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	440b      	add	r3, r1
 80023b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80023ba:	3301      	adds	r3, #1
 80023bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	bf0c      	ite	eq
 80023c4:	2301      	moveq	r3, #1
 80023c6:	2300      	movne	r3, #0
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	e012      	b.n	80023f2 <HAL_I2C_Init+0x18e>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	1e58      	subs	r0, r3, #1
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6859      	ldr	r1, [r3, #4]
 80023d4:	460b      	mov	r3, r1
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	0099      	lsls	r1, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	fbb0 f3f3 	udiv	r3, r0, r3
 80023e2:	3301      	adds	r3, #1
 80023e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	bf0c      	ite	eq
 80023ec:	2301      	moveq	r3, #1
 80023ee:	2300      	movne	r3, #0
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <HAL_I2C_Init+0x196>
 80023f6:	2301      	movs	r3, #1
 80023f8:	e022      	b.n	8002440 <HAL_I2C_Init+0x1dc>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d10e      	bne.n	8002420 <HAL_I2C_Init+0x1bc>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	1e58      	subs	r0, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6859      	ldr	r1, [r3, #4]
 800240a:	460b      	mov	r3, r1
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	440b      	add	r3, r1
 8002410:	fbb0 f3f3 	udiv	r3, r0, r3
 8002414:	3301      	adds	r3, #1
 8002416:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800241a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800241e:	e00f      	b.n	8002440 <HAL_I2C_Init+0x1dc>
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	1e58      	subs	r0, r3, #1
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6859      	ldr	r1, [r3, #4]
 8002428:	460b      	mov	r3, r1
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	440b      	add	r3, r1
 800242e:	0099      	lsls	r1, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	fbb0 f3f3 	udiv	r3, r0, r3
 8002436:	3301      	adds	r3, #1
 8002438:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800243c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002440:	6879      	ldr	r1, [r7, #4]
 8002442:	6809      	ldr	r1, [r1, #0]
 8002444:	4313      	orrs	r3, r2
 8002446:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	69da      	ldr	r2, [r3, #28]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a1b      	ldr	r3, [r3, #32]
 800245a:	431a      	orrs	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	430a      	orrs	r2, r1
 8002462:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800246e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	6911      	ldr	r1, [r2, #16]
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	68d2      	ldr	r2, [r2, #12]
 800247a:	4311      	orrs	r1, r2
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	6812      	ldr	r2, [r2, #0]
 8002480:	430b      	orrs	r3, r1
 8002482:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	695a      	ldr	r2, [r3, #20]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	431a      	orrs	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	430a      	orrs	r2, r1
 800249e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f042 0201 	orr.w	r2, r2, #1
 80024ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2220      	movs	r2, #32
 80024ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	000186a0 	.word	0x000186a0
 80024dc:	001e847f 	.word	0x001e847f
 80024e0:	003d08ff 	.word	0x003d08ff
 80024e4:	431bde83 	.word	0x431bde83
 80024e8:	10624dd3 	.word	0x10624dd3

080024ec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b088      	sub	sp, #32
 80024f0:	af02      	add	r7, sp, #8
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	607a      	str	r2, [r7, #4]
 80024f6:	461a      	mov	r2, r3
 80024f8:	460b      	mov	r3, r1
 80024fa:	817b      	strh	r3, [r7, #10]
 80024fc:	4613      	mov	r3, r2
 80024fe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002500:	f7ff fbb0 	bl	8001c64 <HAL_GetTick>
 8002504:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b20      	cmp	r3, #32
 8002510:	f040 80e0 	bne.w	80026d4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	9300      	str	r3, [sp, #0]
 8002518:	2319      	movs	r3, #25
 800251a:	2201      	movs	r2, #1
 800251c:	4970      	ldr	r1, [pc, #448]	@ (80026e0 <HAL_I2C_Master_Transmit+0x1f4>)
 800251e:	68f8      	ldr	r0, [r7, #12]
 8002520:	f000 f964 	bl	80027ec <I2C_WaitOnFlagUntilTimeout>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800252a:	2302      	movs	r3, #2
 800252c:	e0d3      	b.n	80026d6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002534:	2b01      	cmp	r3, #1
 8002536:	d101      	bne.n	800253c <HAL_I2C_Master_Transmit+0x50>
 8002538:	2302      	movs	r3, #2
 800253a:	e0cc      	b.n	80026d6 <HAL_I2C_Master_Transmit+0x1ea>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0301 	and.w	r3, r3, #1
 800254e:	2b01      	cmp	r3, #1
 8002550:	d007      	beq.n	8002562 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f042 0201 	orr.w	r2, r2, #1
 8002560:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002570:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2221      	movs	r2, #33	@ 0x21
 8002576:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2210      	movs	r2, #16
 800257e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2200      	movs	r2, #0
 8002586:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	893a      	ldrh	r2, [r7, #8]
 8002592:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002598:	b29a      	uxth	r2, r3
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	4a50      	ldr	r2, [pc, #320]	@ (80026e4 <HAL_I2C_Master_Transmit+0x1f8>)
 80025a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80025a4:	8979      	ldrh	r1, [r7, #10]
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	6a3a      	ldr	r2, [r7, #32]
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f000 f89c 	bl	80026e8 <I2C_MasterRequestWrite>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e08d      	b.n	80026d6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025ba:	2300      	movs	r3, #0
 80025bc:	613b      	str	r3, [r7, #16]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	695b      	ldr	r3, [r3, #20]
 80025c4:	613b      	str	r3, [r7, #16]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	613b      	str	r3, [r7, #16]
 80025ce:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80025d0:	e066      	b.n	80026a0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	6a39      	ldr	r1, [r7, #32]
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 fa22 	bl	8002a20 <I2C_WaitOnTXEFlagUntilTimeout>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00d      	beq.n	80025fe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	d107      	bne.n	80025fa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e06b      	b.n	80026d6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002602:	781a      	ldrb	r2, [r3, #0]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800260e:	1c5a      	adds	r2, r3, #1
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002618:	b29b      	uxth	r3, r3
 800261a:	3b01      	subs	r3, #1
 800261c:	b29a      	uxth	r2, r3
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002626:	3b01      	subs	r3, #1
 8002628:	b29a      	uxth	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	695b      	ldr	r3, [r3, #20]
 8002634:	f003 0304 	and.w	r3, r3, #4
 8002638:	2b04      	cmp	r3, #4
 800263a:	d11b      	bne.n	8002674 <HAL_I2C_Master_Transmit+0x188>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002640:	2b00      	cmp	r3, #0
 8002642:	d017      	beq.n	8002674 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002648:	781a      	ldrb	r2, [r3, #0]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002654:	1c5a      	adds	r2, r3, #1
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800265e:	b29b      	uxth	r3, r3
 8002660:	3b01      	subs	r3, #1
 8002662:	b29a      	uxth	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800266c:	3b01      	subs	r3, #1
 800266e:	b29a      	uxth	r2, r3
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	6a39      	ldr	r1, [r7, #32]
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f000 fa19 	bl	8002ab0 <I2C_WaitOnBTFFlagUntilTimeout>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00d      	beq.n	80026a0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002688:	2b04      	cmp	r3, #4
 800268a:	d107      	bne.n	800269c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800269a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e01a      	b.n	80026d6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d194      	bne.n	80025d2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2220      	movs	r2, #32
 80026bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2200      	movs	r2, #0
 80026c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80026d0:	2300      	movs	r3, #0
 80026d2:	e000      	b.n	80026d6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80026d4:	2302      	movs	r3, #2
  }
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3718      	adds	r7, #24
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	00100002 	.word	0x00100002
 80026e4:	ffff0000 	.word	0xffff0000

080026e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b088      	sub	sp, #32
 80026ec:	af02      	add	r7, sp, #8
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	607a      	str	r2, [r7, #4]
 80026f2:	603b      	str	r3, [r7, #0]
 80026f4:	460b      	mov	r3, r1
 80026f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	2b08      	cmp	r3, #8
 8002702:	d006      	beq.n	8002712 <I2C_MasterRequestWrite+0x2a>
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	2b01      	cmp	r3, #1
 8002708:	d003      	beq.n	8002712 <I2C_MasterRequestWrite+0x2a>
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002710:	d108      	bne.n	8002724 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	e00b      	b.n	800273c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002728:	2b12      	cmp	r3, #18
 800272a:	d107      	bne.n	800273c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800273a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	9300      	str	r3, [sp, #0]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002748:	68f8      	ldr	r0, [r7, #12]
 800274a:	f000 f84f 	bl	80027ec <I2C_WaitOnFlagUntilTimeout>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d00d      	beq.n	8002770 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002762:	d103      	bne.n	800276c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800276a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e035      	b.n	80027dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	691b      	ldr	r3, [r3, #16]
 8002774:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002778:	d108      	bne.n	800278c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800277a:	897b      	ldrh	r3, [r7, #10]
 800277c:	b2db      	uxtb	r3, r3
 800277e:	461a      	mov	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002788:	611a      	str	r2, [r3, #16]
 800278a:	e01b      	b.n	80027c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800278c:	897b      	ldrh	r3, [r7, #10]
 800278e:	11db      	asrs	r3, r3, #7
 8002790:	b2db      	uxtb	r3, r3
 8002792:	f003 0306 	and.w	r3, r3, #6
 8002796:	b2db      	uxtb	r3, r3
 8002798:	f063 030f 	orn	r3, r3, #15
 800279c:	b2da      	uxtb	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	490e      	ldr	r1, [pc, #56]	@ (80027e4 <I2C_MasterRequestWrite+0xfc>)
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 f898 	bl	80028e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e010      	b.n	80027dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80027ba:	897b      	ldrh	r3, [r7, #10]
 80027bc:	b2da      	uxtb	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	4907      	ldr	r1, [pc, #28]	@ (80027e8 <I2C_MasterRequestWrite+0x100>)
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 f888 	bl	80028e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e000      	b.n	80027dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	00010008 	.word	0x00010008
 80027e8:	00010002 	.word	0x00010002

080027ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	603b      	str	r3, [r7, #0]
 80027f8:	4613      	mov	r3, r2
 80027fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027fc:	e048      	b.n	8002890 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002804:	d044      	beq.n	8002890 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002806:	f7ff fa2d 	bl	8001c64 <HAL_GetTick>
 800280a:	4602      	mov	r2, r0
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	429a      	cmp	r2, r3
 8002814:	d302      	bcc.n	800281c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d139      	bne.n	8002890 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	0c1b      	lsrs	r3, r3, #16
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b01      	cmp	r3, #1
 8002824:	d10d      	bne.n	8002842 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	695b      	ldr	r3, [r3, #20]
 800282c:	43da      	mvns	r2, r3
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	4013      	ands	r3, r2
 8002832:	b29b      	uxth	r3, r3
 8002834:	2b00      	cmp	r3, #0
 8002836:	bf0c      	ite	eq
 8002838:	2301      	moveq	r3, #1
 800283a:	2300      	movne	r3, #0
 800283c:	b2db      	uxtb	r3, r3
 800283e:	461a      	mov	r2, r3
 8002840:	e00c      	b.n	800285c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	43da      	mvns	r2, r3
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	4013      	ands	r3, r2
 800284e:	b29b      	uxth	r3, r3
 8002850:	2b00      	cmp	r3, #0
 8002852:	bf0c      	ite	eq
 8002854:	2301      	moveq	r3, #1
 8002856:	2300      	movne	r3, #0
 8002858:	b2db      	uxtb	r3, r3
 800285a:	461a      	mov	r2, r3
 800285c:	79fb      	ldrb	r3, [r7, #7]
 800285e:	429a      	cmp	r2, r3
 8002860:	d116      	bne.n	8002890 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2220      	movs	r2, #32
 800286c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287c:	f043 0220 	orr.w	r2, r3, #32
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e023      	b.n	80028d8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	0c1b      	lsrs	r3, r3, #16
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b01      	cmp	r3, #1
 8002898:	d10d      	bne.n	80028b6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	43da      	mvns	r2, r3
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	4013      	ands	r3, r2
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	bf0c      	ite	eq
 80028ac:	2301      	moveq	r3, #1
 80028ae:	2300      	movne	r3, #0
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	461a      	mov	r2, r3
 80028b4:	e00c      	b.n	80028d0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	43da      	mvns	r2, r3
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	4013      	ands	r3, r2
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	bf0c      	ite	eq
 80028c8:	2301      	moveq	r3, #1
 80028ca:	2300      	movne	r3, #0
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	461a      	mov	r2, r3
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d093      	beq.n	80027fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
 80028ec:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028ee:	e071      	b.n	80029d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028fe:	d123      	bne.n	8002948 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800290e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002918:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2220      	movs	r2, #32
 8002924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002934:	f043 0204 	orr.w	r2, r3, #4
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e067      	b.n	8002a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800294e:	d041      	beq.n	80029d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002950:	f7ff f988 	bl	8001c64 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	429a      	cmp	r2, r3
 800295e:	d302      	bcc.n	8002966 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d136      	bne.n	80029d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	0c1b      	lsrs	r3, r3, #16
 800296a:	b2db      	uxtb	r3, r3
 800296c:	2b01      	cmp	r3, #1
 800296e:	d10c      	bne.n	800298a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	43da      	mvns	r2, r3
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	4013      	ands	r3, r2
 800297c:	b29b      	uxth	r3, r3
 800297e:	2b00      	cmp	r3, #0
 8002980:	bf14      	ite	ne
 8002982:	2301      	movne	r3, #1
 8002984:	2300      	moveq	r3, #0
 8002986:	b2db      	uxtb	r3, r3
 8002988:	e00b      	b.n	80029a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	43da      	mvns	r2, r3
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	4013      	ands	r3, r2
 8002996:	b29b      	uxth	r3, r3
 8002998:	2b00      	cmp	r3, #0
 800299a:	bf14      	ite	ne
 800299c:	2301      	movne	r3, #1
 800299e:	2300      	moveq	r3, #0
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d016      	beq.n	80029d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2200      	movs	r2, #0
 80029aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2220      	movs	r2, #32
 80029b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c0:	f043 0220 	orr.w	r2, r3, #32
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e021      	b.n	8002a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	0c1b      	lsrs	r3, r3, #16
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d10c      	bne.n	80029f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	695b      	ldr	r3, [r3, #20]
 80029e4:	43da      	mvns	r2, r3
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	4013      	ands	r3, r2
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	bf14      	ite	ne
 80029f0:	2301      	movne	r3, #1
 80029f2:	2300      	moveq	r3, #0
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	e00b      	b.n	8002a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	699b      	ldr	r3, [r3, #24]
 80029fe:	43da      	mvns	r2, r3
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	4013      	ands	r3, r2
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	bf14      	ite	ne
 8002a0a:	2301      	movne	r3, #1
 8002a0c:	2300      	moveq	r3, #0
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	f47f af6d 	bne.w	80028f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3710      	adds	r7, #16
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a2c:	e034      	b.n	8002a98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 f886 	bl	8002b40 <I2C_IsAcknowledgeFailed>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e034      	b.n	8002aa8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a44:	d028      	beq.n	8002a98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a46:	f7ff f90d 	bl	8001c64 <HAL_GetTick>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	68ba      	ldr	r2, [r7, #8]
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d302      	bcc.n	8002a5c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d11d      	bne.n	8002a98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a66:	2b80      	cmp	r3, #128	@ 0x80
 8002a68:	d016      	beq.n	8002a98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2220      	movs	r2, #32
 8002a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a84:	f043 0220 	orr.w	r2, r3, #32
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e007      	b.n	8002aa8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aa2:	2b80      	cmp	r3, #128	@ 0x80
 8002aa4:	d1c3      	bne.n	8002a2e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3710      	adds	r7, #16
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002abc:	e034      	b.n	8002b28 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 f83e 	bl	8002b40 <I2C_IsAcknowledgeFailed>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e034      	b.n	8002b38 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad4:	d028      	beq.n	8002b28 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ad6:	f7ff f8c5 	bl	8001c64 <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	68ba      	ldr	r2, [r7, #8]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d302      	bcc.n	8002aec <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d11d      	bne.n	8002b28 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	f003 0304 	and.w	r3, r3, #4
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	d016      	beq.n	8002b28 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2200      	movs	r2, #0
 8002afe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2220      	movs	r2, #32
 8002b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b14:	f043 0220 	orr.w	r2, r3, #32
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e007      	b.n	8002b38 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	695b      	ldr	r3, [r3, #20]
 8002b2e:	f003 0304 	and.w	r3, r3, #4
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d1c3      	bne.n	8002abe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b36:	2300      	movs	r3, #0
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b56:	d11b      	bne.n	8002b90 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002b60:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2220      	movs	r2, #32
 8002b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7c:	f043 0204 	orr.w	r2, r3, #4
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e000      	b.n	8002b92 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr

08002b9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e272      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	f000 8087 	beq.w	8002cca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bbc:	4b92      	ldr	r3, [pc, #584]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f003 030c 	and.w	r3, r3, #12
 8002bc4:	2b04      	cmp	r3, #4
 8002bc6:	d00c      	beq.n	8002be2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bc8:	4b8f      	ldr	r3, [pc, #572]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f003 030c 	and.w	r3, r3, #12
 8002bd0:	2b08      	cmp	r3, #8
 8002bd2:	d112      	bne.n	8002bfa <HAL_RCC_OscConfig+0x5e>
 8002bd4:	4b8c      	ldr	r3, [pc, #560]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002be0:	d10b      	bne.n	8002bfa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be2:	4b89      	ldr	r3, [pc, #548]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d06c      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x12c>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d168      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e24c      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c02:	d106      	bne.n	8002c12 <HAL_RCC_OscConfig+0x76>
 8002c04:	4b80      	ldr	r3, [pc, #512]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a7f      	ldr	r2, [pc, #508]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c0e:	6013      	str	r3, [r2, #0]
 8002c10:	e02e      	b.n	8002c70 <HAL_RCC_OscConfig+0xd4>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10c      	bne.n	8002c34 <HAL_RCC_OscConfig+0x98>
 8002c1a:	4b7b      	ldr	r3, [pc, #492]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a7a      	ldr	r2, [pc, #488]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c24:	6013      	str	r3, [r2, #0]
 8002c26:	4b78      	ldr	r3, [pc, #480]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a77      	ldr	r2, [pc, #476]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c30:	6013      	str	r3, [r2, #0]
 8002c32:	e01d      	b.n	8002c70 <HAL_RCC_OscConfig+0xd4>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c3c:	d10c      	bne.n	8002c58 <HAL_RCC_OscConfig+0xbc>
 8002c3e:	4b72      	ldr	r3, [pc, #456]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a71      	ldr	r2, [pc, #452]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c48:	6013      	str	r3, [r2, #0]
 8002c4a:	4b6f      	ldr	r3, [pc, #444]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a6e      	ldr	r2, [pc, #440]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c54:	6013      	str	r3, [r2, #0]
 8002c56:	e00b      	b.n	8002c70 <HAL_RCC_OscConfig+0xd4>
 8002c58:	4b6b      	ldr	r3, [pc, #428]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a6a      	ldr	r2, [pc, #424]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c62:	6013      	str	r3, [r2, #0]
 8002c64:	4b68      	ldr	r3, [pc, #416]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a67      	ldr	r2, [pc, #412]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c6e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d013      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c78:	f7fe fff4 	bl	8001c64 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c80:	f7fe fff0 	bl	8001c64 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b64      	cmp	r3, #100	@ 0x64
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e200      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c92:	4b5d      	ldr	r3, [pc, #372]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0f0      	beq.n	8002c80 <HAL_RCC_OscConfig+0xe4>
 8002c9e:	e014      	b.n	8002cca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca0:	f7fe ffe0 	bl	8001c64 <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ca6:	e008      	b.n	8002cba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca8:	f7fe ffdc 	bl	8001c64 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b64      	cmp	r3, #100	@ 0x64
 8002cb4:	d901      	bls.n	8002cba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e1ec      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cba:	4b53      	ldr	r3, [pc, #332]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1f0      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x10c>
 8002cc6:	e000      	b.n	8002cca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d063      	beq.n	8002d9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cd6:	4b4c      	ldr	r3, [pc, #304]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f003 030c 	and.w	r3, r3, #12
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00b      	beq.n	8002cfa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ce2:	4b49      	ldr	r3, [pc, #292]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f003 030c 	and.w	r3, r3, #12
 8002cea:	2b08      	cmp	r3, #8
 8002cec:	d11c      	bne.n	8002d28 <HAL_RCC_OscConfig+0x18c>
 8002cee:	4b46      	ldr	r3, [pc, #280]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d116      	bne.n	8002d28 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cfa:	4b43      	ldr	r3, [pc, #268]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d005      	beq.n	8002d12 <HAL_RCC_OscConfig+0x176>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d001      	beq.n	8002d12 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e1c0      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d12:	4b3d      	ldr	r3, [pc, #244]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	00db      	lsls	r3, r3, #3
 8002d20:	4939      	ldr	r1, [pc, #228]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d26:	e03a      	b.n	8002d9e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d020      	beq.n	8002d72 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d30:	4b36      	ldr	r3, [pc, #216]	@ (8002e0c <HAL_RCC_OscConfig+0x270>)
 8002d32:	2201      	movs	r2, #1
 8002d34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d36:	f7fe ff95 	bl	8001c64 <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d3c:	e008      	b.n	8002d50 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d3e:	f7fe ff91 	bl	8001c64 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d901      	bls.n	8002d50 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e1a1      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d50:	4b2d      	ldr	r3, [pc, #180]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d0f0      	beq.n	8002d3e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d5c:	4b2a      	ldr	r3, [pc, #168]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	695b      	ldr	r3, [r3, #20]
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	4927      	ldr	r1, [pc, #156]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	600b      	str	r3, [r1, #0]
 8002d70:	e015      	b.n	8002d9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d72:	4b26      	ldr	r3, [pc, #152]	@ (8002e0c <HAL_RCC_OscConfig+0x270>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d78:	f7fe ff74 	bl	8001c64 <HAL_GetTick>
 8002d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d7e:	e008      	b.n	8002d92 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d80:	f7fe ff70 	bl	8001c64 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e180      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d92:	4b1d      	ldr	r3, [pc, #116]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1f0      	bne.n	8002d80 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0308 	and.w	r3, r3, #8
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d03a      	beq.n	8002e20 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d019      	beq.n	8002de6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002db2:	4b17      	ldr	r3, [pc, #92]	@ (8002e10 <HAL_RCC_OscConfig+0x274>)
 8002db4:	2201      	movs	r2, #1
 8002db6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002db8:	f7fe ff54 	bl	8001c64 <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dc0:	f7fe ff50 	bl	8001c64 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e160      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8002e08 <HAL_RCC_OscConfig+0x26c>)
 8002dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd6:	f003 0302 	and.w	r3, r3, #2
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d0f0      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002dde:	2001      	movs	r0, #1
 8002de0:	f000 face 	bl	8003380 <RCC_Delay>
 8002de4:	e01c      	b.n	8002e20 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002de6:	4b0a      	ldr	r3, [pc, #40]	@ (8002e10 <HAL_RCC_OscConfig+0x274>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dec:	f7fe ff3a 	bl	8001c64 <HAL_GetTick>
 8002df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002df2:	e00f      	b.n	8002e14 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002df4:	f7fe ff36 	bl	8001c64 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d908      	bls.n	8002e14 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e146      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
 8002e06:	bf00      	nop
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	42420000 	.word	0x42420000
 8002e10:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e14:	4b92      	ldr	r3, [pc, #584]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e18:	f003 0302 	and.w	r3, r3, #2
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d1e9      	bne.n	8002df4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0304 	and.w	r3, r3, #4
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 80a6 	beq.w	8002f7a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e32:	4b8b      	ldr	r3, [pc, #556]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002e34:	69db      	ldr	r3, [r3, #28]
 8002e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d10d      	bne.n	8002e5a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e3e:	4b88      	ldr	r3, [pc, #544]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	4a87      	ldr	r2, [pc, #540]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002e44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e48:	61d3      	str	r3, [r2, #28]
 8002e4a:	4b85      	ldr	r3, [pc, #532]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e52:	60bb      	str	r3, [r7, #8]
 8002e54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e56:	2301      	movs	r3, #1
 8002e58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e5a:	4b82      	ldr	r3, [pc, #520]	@ (8003064 <HAL_RCC_OscConfig+0x4c8>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d118      	bne.n	8002e98 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e66:	4b7f      	ldr	r3, [pc, #508]	@ (8003064 <HAL_RCC_OscConfig+0x4c8>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a7e      	ldr	r2, [pc, #504]	@ (8003064 <HAL_RCC_OscConfig+0x4c8>)
 8002e6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e72:	f7fe fef7 	bl	8001c64 <HAL_GetTick>
 8002e76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e78:	e008      	b.n	8002e8c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e7a:	f7fe fef3 	bl	8001c64 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b64      	cmp	r3, #100	@ 0x64
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e103      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e8c:	4b75      	ldr	r3, [pc, #468]	@ (8003064 <HAL_RCC_OscConfig+0x4c8>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0f0      	beq.n	8002e7a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d106      	bne.n	8002eae <HAL_RCC_OscConfig+0x312>
 8002ea0:	4b6f      	ldr	r3, [pc, #444]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ea2:	6a1b      	ldr	r3, [r3, #32]
 8002ea4:	4a6e      	ldr	r2, [pc, #440]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ea6:	f043 0301 	orr.w	r3, r3, #1
 8002eaa:	6213      	str	r3, [r2, #32]
 8002eac:	e02d      	b.n	8002f0a <HAL_RCC_OscConfig+0x36e>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d10c      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x334>
 8002eb6:	4b6a      	ldr	r3, [pc, #424]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002eb8:	6a1b      	ldr	r3, [r3, #32]
 8002eba:	4a69      	ldr	r2, [pc, #420]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ebc:	f023 0301 	bic.w	r3, r3, #1
 8002ec0:	6213      	str	r3, [r2, #32]
 8002ec2:	4b67      	ldr	r3, [pc, #412]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	4a66      	ldr	r2, [pc, #408]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ec8:	f023 0304 	bic.w	r3, r3, #4
 8002ecc:	6213      	str	r3, [r2, #32]
 8002ece:	e01c      	b.n	8002f0a <HAL_RCC_OscConfig+0x36e>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	2b05      	cmp	r3, #5
 8002ed6:	d10c      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x356>
 8002ed8:	4b61      	ldr	r3, [pc, #388]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002eda:	6a1b      	ldr	r3, [r3, #32]
 8002edc:	4a60      	ldr	r2, [pc, #384]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ede:	f043 0304 	orr.w	r3, r3, #4
 8002ee2:	6213      	str	r3, [r2, #32]
 8002ee4:	4b5e      	ldr	r3, [pc, #376]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	4a5d      	ldr	r2, [pc, #372]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002eea:	f043 0301 	orr.w	r3, r3, #1
 8002eee:	6213      	str	r3, [r2, #32]
 8002ef0:	e00b      	b.n	8002f0a <HAL_RCC_OscConfig+0x36e>
 8002ef2:	4b5b      	ldr	r3, [pc, #364]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	4a5a      	ldr	r2, [pc, #360]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ef8:	f023 0301 	bic.w	r3, r3, #1
 8002efc:	6213      	str	r3, [r2, #32]
 8002efe:	4b58      	ldr	r3, [pc, #352]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f00:	6a1b      	ldr	r3, [r3, #32]
 8002f02:	4a57      	ldr	r2, [pc, #348]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f04:	f023 0304 	bic.w	r3, r3, #4
 8002f08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d015      	beq.n	8002f3e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f12:	f7fe fea7 	bl	8001c64 <HAL_GetTick>
 8002f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f18:	e00a      	b.n	8002f30 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f1a:	f7fe fea3 	bl	8001c64 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e0b1      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f30:	4b4b      	ldr	r3, [pc, #300]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f32:	6a1b      	ldr	r3, [r3, #32]
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0ee      	beq.n	8002f1a <HAL_RCC_OscConfig+0x37e>
 8002f3c:	e014      	b.n	8002f68 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f3e:	f7fe fe91 	bl	8001c64 <HAL_GetTick>
 8002f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f44:	e00a      	b.n	8002f5c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f46:	f7fe fe8d 	bl	8001c64 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e09b      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f5c:	4b40      	ldr	r3, [pc, #256]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f5e:	6a1b      	ldr	r3, [r3, #32]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1ee      	bne.n	8002f46 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f68:	7dfb      	ldrb	r3, [r7, #23]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d105      	bne.n	8002f7a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f6e:	4b3c      	ldr	r3, [pc, #240]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f70:	69db      	ldr	r3, [r3, #28]
 8002f72:	4a3b      	ldr	r2, [pc, #236]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f78:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	f000 8087 	beq.w	8003092 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f84:	4b36      	ldr	r3, [pc, #216]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 030c 	and.w	r3, r3, #12
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d061      	beq.n	8003054 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	69db      	ldr	r3, [r3, #28]
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d146      	bne.n	8003026 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f98:	4b33      	ldr	r3, [pc, #204]	@ (8003068 <HAL_RCC_OscConfig+0x4cc>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f9e:	f7fe fe61 	bl	8001c64 <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa4:	e008      	b.n	8002fb8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fa6:	f7fe fe5d 	bl	8001c64 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d901      	bls.n	8002fb8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e06d      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fb8:	4b29      	ldr	r3, [pc, #164]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d1f0      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fcc:	d108      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002fce:	4b24      	ldr	r3, [pc, #144]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	4921      	ldr	r1, [pc, #132]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a19      	ldr	r1, [r3, #32]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff0:	430b      	orrs	r3, r1
 8002ff2:	491b      	ldr	r1, [pc, #108]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ff8:	4b1b      	ldr	r3, [pc, #108]	@ (8003068 <HAL_RCC_OscConfig+0x4cc>)
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ffe:	f7fe fe31 	bl	8001c64 <HAL_GetTick>
 8003002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003004:	e008      	b.n	8003018 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003006:	f7fe fe2d 	bl	8001c64 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e03d      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003018:	4b11      	ldr	r3, [pc, #68]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d0f0      	beq.n	8003006 <HAL_RCC_OscConfig+0x46a>
 8003024:	e035      	b.n	8003092 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003026:	4b10      	ldr	r3, [pc, #64]	@ (8003068 <HAL_RCC_OscConfig+0x4cc>)
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302c:	f7fe fe1a 	bl	8001c64 <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003034:	f7fe fe16 	bl	8001c64 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e026      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003046:	4b06      	ldr	r3, [pc, #24]	@ (8003060 <HAL_RCC_OscConfig+0x4c4>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1f0      	bne.n	8003034 <HAL_RCC_OscConfig+0x498>
 8003052:	e01e      	b.n	8003092 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	69db      	ldr	r3, [r3, #28]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d107      	bne.n	800306c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e019      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
 8003060:	40021000 	.word	0x40021000
 8003064:	40007000 	.word	0x40007000
 8003068:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800306c:	4b0b      	ldr	r3, [pc, #44]	@ (800309c <HAL_RCC_OscConfig+0x500>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	429a      	cmp	r2, r3
 800307e:	d106      	bne.n	800308e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800308a:	429a      	cmp	r2, r3
 800308c:	d001      	beq.n	8003092 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e000      	b.n	8003094 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3718      	adds	r7, #24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40021000 	.word	0x40021000

080030a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e0d0      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d910      	bls.n	80030e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c2:	4b67      	ldr	r3, [pc, #412]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f023 0207 	bic.w	r2, r3, #7
 80030ca:	4965      	ldr	r1, [pc, #404]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d2:	4b63      	ldr	r3, [pc, #396]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d001      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e0b8      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d020      	beq.n	8003132 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0304 	and.w	r3, r3, #4
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d005      	beq.n	8003108 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030fc:	4b59      	ldr	r3, [pc, #356]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	4a58      	ldr	r2, [pc, #352]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003102:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003106:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0308 	and.w	r3, r3, #8
 8003110:	2b00      	cmp	r3, #0
 8003112:	d005      	beq.n	8003120 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003114:	4b53      	ldr	r3, [pc, #332]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	4a52      	ldr	r2, [pc, #328]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 800311a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800311e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003120:	4b50      	ldr	r3, [pc, #320]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	494d      	ldr	r1, [pc, #308]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 800312e:	4313      	orrs	r3, r2
 8003130:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b00      	cmp	r3, #0
 800313c:	d040      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	2b01      	cmp	r3, #1
 8003144:	d107      	bne.n	8003156 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003146:	4b47      	ldr	r3, [pc, #284]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d115      	bne.n	800317e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e07f      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	2b02      	cmp	r3, #2
 800315c:	d107      	bne.n	800316e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800315e:	4b41      	ldr	r3, [pc, #260]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d109      	bne.n	800317e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e073      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800316e:	4b3d      	ldr	r3, [pc, #244]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d101      	bne.n	800317e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e06b      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800317e:	4b39      	ldr	r3, [pc, #228]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f023 0203 	bic.w	r2, r3, #3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	4936      	ldr	r1, [pc, #216]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 800318c:	4313      	orrs	r3, r2
 800318e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003190:	f7fe fd68 	bl	8001c64 <HAL_GetTick>
 8003194:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003196:	e00a      	b.n	80031ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003198:	f7fe fd64 	bl	8001c64 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e053      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ae:	4b2d      	ldr	r3, [pc, #180]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f003 020c 	and.w	r2, r3, #12
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	429a      	cmp	r2, r3
 80031be:	d1eb      	bne.n	8003198 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031c0:	4b27      	ldr	r3, [pc, #156]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0307 	and.w	r3, r3, #7
 80031c8:	683a      	ldr	r2, [r7, #0]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d210      	bcs.n	80031f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ce:	4b24      	ldr	r3, [pc, #144]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f023 0207 	bic.w	r2, r3, #7
 80031d6:	4922      	ldr	r1, [pc, #136]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	4313      	orrs	r3, r2
 80031dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031de:	4b20      	ldr	r3, [pc, #128]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0307 	and.w	r3, r3, #7
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d001      	beq.n	80031f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e032      	b.n	8003256 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0304 	and.w	r3, r3, #4
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d008      	beq.n	800320e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031fc:	4b19      	ldr	r3, [pc, #100]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	4916      	ldr	r1, [pc, #88]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 800320a:	4313      	orrs	r3, r2
 800320c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0308 	and.w	r3, r3, #8
 8003216:	2b00      	cmp	r3, #0
 8003218:	d009      	beq.n	800322e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800321a:	4b12      	ldr	r3, [pc, #72]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	490e      	ldr	r1, [pc, #56]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 800322a:	4313      	orrs	r3, r2
 800322c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800322e:	f000 f821 	bl	8003274 <HAL_RCC_GetSysClockFreq>
 8003232:	4602      	mov	r2, r0
 8003234:	4b0b      	ldr	r3, [pc, #44]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	091b      	lsrs	r3, r3, #4
 800323a:	f003 030f 	and.w	r3, r3, #15
 800323e:	490a      	ldr	r1, [pc, #40]	@ (8003268 <HAL_RCC_ClockConfig+0x1c8>)
 8003240:	5ccb      	ldrb	r3, [r1, r3]
 8003242:	fa22 f303 	lsr.w	r3, r2, r3
 8003246:	4a09      	ldr	r2, [pc, #36]	@ (800326c <HAL_RCC_ClockConfig+0x1cc>)
 8003248:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800324a:	4b09      	ldr	r3, [pc, #36]	@ (8003270 <HAL_RCC_ClockConfig+0x1d0>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4618      	mov	r0, r3
 8003250:	f7fe fcc6 	bl	8001be0 <HAL_InitTick>

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	40022000 	.word	0x40022000
 8003264:	40021000 	.word	0x40021000
 8003268:	08005b3c 	.word	0x08005b3c
 800326c:	20000058 	.word	0x20000058
 8003270:	2000005c 	.word	0x2000005c

08003274 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003274:	b480      	push	{r7}
 8003276:	b087      	sub	sp, #28
 8003278:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800327a:	2300      	movs	r3, #0
 800327c:	60fb      	str	r3, [r7, #12]
 800327e:	2300      	movs	r3, #0
 8003280:	60bb      	str	r3, [r7, #8]
 8003282:	2300      	movs	r3, #0
 8003284:	617b      	str	r3, [r7, #20]
 8003286:	2300      	movs	r3, #0
 8003288:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800328a:	2300      	movs	r3, #0
 800328c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800328e:	4b1e      	ldr	r3, [pc, #120]	@ (8003308 <HAL_RCC_GetSysClockFreq+0x94>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f003 030c 	and.w	r3, r3, #12
 800329a:	2b04      	cmp	r3, #4
 800329c:	d002      	beq.n	80032a4 <HAL_RCC_GetSysClockFreq+0x30>
 800329e:	2b08      	cmp	r3, #8
 80032a0:	d003      	beq.n	80032aa <HAL_RCC_GetSysClockFreq+0x36>
 80032a2:	e027      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032a4:	4b19      	ldr	r3, [pc, #100]	@ (800330c <HAL_RCC_GetSysClockFreq+0x98>)
 80032a6:	613b      	str	r3, [r7, #16]
      break;
 80032a8:	e027      	b.n	80032fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	0c9b      	lsrs	r3, r3, #18
 80032ae:	f003 030f 	and.w	r3, r3, #15
 80032b2:	4a17      	ldr	r2, [pc, #92]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032b4:	5cd3      	ldrb	r3, [r2, r3]
 80032b6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d010      	beq.n	80032e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032c2:	4b11      	ldr	r3, [pc, #68]	@ (8003308 <HAL_RCC_GetSysClockFreq+0x94>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	0c5b      	lsrs	r3, r3, #17
 80032c8:	f003 0301 	and.w	r3, r3, #1
 80032cc:	4a11      	ldr	r2, [pc, #68]	@ (8003314 <HAL_RCC_GetSysClockFreq+0xa0>)
 80032ce:	5cd3      	ldrb	r3, [r2, r3]
 80032d0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a0d      	ldr	r2, [pc, #52]	@ (800330c <HAL_RCC_GetSysClockFreq+0x98>)
 80032d6:	fb03 f202 	mul.w	r2, r3, r2
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e0:	617b      	str	r3, [r7, #20]
 80032e2:	e004      	b.n	80032ee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a0c      	ldr	r2, [pc, #48]	@ (8003318 <HAL_RCC_GetSysClockFreq+0xa4>)
 80032e8:	fb02 f303 	mul.w	r3, r2, r3
 80032ec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	613b      	str	r3, [r7, #16]
      break;
 80032f2:	e002      	b.n	80032fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032f4:	4b05      	ldr	r3, [pc, #20]	@ (800330c <HAL_RCC_GetSysClockFreq+0x98>)
 80032f6:	613b      	str	r3, [r7, #16]
      break;
 80032f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032fa:	693b      	ldr	r3, [r7, #16]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	371c      	adds	r7, #28
 8003300:	46bd      	mov	sp, r7
 8003302:	bc80      	pop	{r7}
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	40021000 	.word	0x40021000
 800330c:	007a1200 	.word	0x007a1200
 8003310:	08005b54 	.word	0x08005b54
 8003314:	08005b64 	.word	0x08005b64
 8003318:	003d0900 	.word	0x003d0900

0800331c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003320:	4b02      	ldr	r3, [pc, #8]	@ (800332c <HAL_RCC_GetHCLKFreq+0x10>)
 8003322:	681b      	ldr	r3, [r3, #0]
}
 8003324:	4618      	mov	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	bc80      	pop	{r7}
 800332a:	4770      	bx	lr
 800332c:	20000058 	.word	0x20000058

08003330 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003334:	f7ff fff2 	bl	800331c <HAL_RCC_GetHCLKFreq>
 8003338:	4602      	mov	r2, r0
 800333a:	4b05      	ldr	r3, [pc, #20]	@ (8003350 <HAL_RCC_GetPCLK1Freq+0x20>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	0a1b      	lsrs	r3, r3, #8
 8003340:	f003 0307 	and.w	r3, r3, #7
 8003344:	4903      	ldr	r1, [pc, #12]	@ (8003354 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003346:	5ccb      	ldrb	r3, [r1, r3]
 8003348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800334c:	4618      	mov	r0, r3
 800334e:	bd80      	pop	{r7, pc}
 8003350:	40021000 	.word	0x40021000
 8003354:	08005b4c 	.word	0x08005b4c

08003358 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800335c:	f7ff ffde 	bl	800331c <HAL_RCC_GetHCLKFreq>
 8003360:	4602      	mov	r2, r0
 8003362:	4b05      	ldr	r3, [pc, #20]	@ (8003378 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	0adb      	lsrs	r3, r3, #11
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	4903      	ldr	r1, [pc, #12]	@ (800337c <HAL_RCC_GetPCLK2Freq+0x24>)
 800336e:	5ccb      	ldrb	r3, [r1, r3]
 8003370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003374:	4618      	mov	r0, r3
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40021000 	.word	0x40021000
 800337c:	08005b4c 	.word	0x08005b4c

08003380 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003380:	b480      	push	{r7}
 8003382:	b085      	sub	sp, #20
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003388:	4b0a      	ldr	r3, [pc, #40]	@ (80033b4 <RCC_Delay+0x34>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a0a      	ldr	r2, [pc, #40]	@ (80033b8 <RCC_Delay+0x38>)
 800338e:	fba2 2303 	umull	r2, r3, r2, r3
 8003392:	0a5b      	lsrs	r3, r3, #9
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	fb02 f303 	mul.w	r3, r2, r3
 800339a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800339c:	bf00      	nop
  }
  while (Delay --);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	1e5a      	subs	r2, r3, #1
 80033a2:	60fa      	str	r2, [r7, #12]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1f9      	bne.n	800339c <RCC_Delay+0x1c>
}
 80033a8:	bf00      	nop
 80033aa:	bf00      	nop
 80033ac:	3714      	adds	r7, #20
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bc80      	pop	{r7}
 80033b2:	4770      	bx	lr
 80033b4:	20000058 	.word	0x20000058
 80033b8:	10624dd3 	.word	0x10624dd3

080033bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e076      	b.n	80034bc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d108      	bne.n	80033e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033de:	d009      	beq.n	80033f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	61da      	str	r2, [r3, #28]
 80033e6:	e005      	b.n	80033f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b00      	cmp	r3, #0
 8003404:	d106      	bne.n	8003414 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f7fe f9f8 	bl	8001804 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2202      	movs	r2, #2
 8003418:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800342a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800343c:	431a      	orrs	r2, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003446:	431a      	orrs	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	f003 0302 	and.w	r3, r3, #2
 8003450:	431a      	orrs	r2, r3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	431a      	orrs	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003464:	431a      	orrs	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	69db      	ldr	r3, [r3, #28]
 800346a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800346e:	431a      	orrs	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a1b      	ldr	r3, [r3, #32]
 8003474:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003478:	ea42 0103 	orr.w	r1, r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003480:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	0c1a      	lsrs	r2, r3, #16
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f002 0204 	and.w	r2, r2, #4
 800349a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	69da      	ldr	r2, [r3, #28]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034aa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3708      	adds	r7, #8
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b088      	sub	sp, #32
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	603b      	str	r3, [r7, #0]
 80034d0:	4613      	mov	r3, r2
 80034d2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034d4:	f7fe fbc6 	bl	8001c64 <HAL_GetTick>
 80034d8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80034da:	88fb      	ldrh	r3, [r7, #6]
 80034dc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d001      	beq.n	80034ee <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80034ea:	2302      	movs	r3, #2
 80034ec:	e12a      	b.n	8003744 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d002      	beq.n	80034fa <HAL_SPI_Transmit+0x36>
 80034f4:	88fb      	ldrh	r3, [r7, #6]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d101      	bne.n	80034fe <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e122      	b.n	8003744 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003504:	2b01      	cmp	r3, #1
 8003506:	d101      	bne.n	800350c <HAL_SPI_Transmit+0x48>
 8003508:	2302      	movs	r3, #2
 800350a:	e11b      	b.n	8003744 <HAL_SPI_Transmit+0x280>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2203      	movs	r2, #3
 8003518:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	68ba      	ldr	r2, [r7, #8]
 8003526:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	88fa      	ldrh	r2, [r7, #6]
 800352c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	88fa      	ldrh	r2, [r7, #6]
 8003532:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2200      	movs	r2, #0
 8003538:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800355a:	d10f      	bne.n	800357c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800356a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800357a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003586:	2b40      	cmp	r3, #64	@ 0x40
 8003588:	d007      	beq.n	800359a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003598:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035a2:	d152      	bne.n	800364a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d002      	beq.n	80035b2 <HAL_SPI_Transmit+0xee>
 80035ac:	8b7b      	ldrh	r3, [r7, #26]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d145      	bne.n	800363e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b6:	881a      	ldrh	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c2:	1c9a      	adds	r2, r3, #2
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	3b01      	subs	r3, #1
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80035d6:	e032      	b.n	800363e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d112      	bne.n	800360c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ea:	881a      	ldrh	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f6:	1c9a      	adds	r2, r3, #2
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003600:	b29b      	uxth	r3, r3
 8003602:	3b01      	subs	r3, #1
 8003604:	b29a      	uxth	r2, r3
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	86da      	strh	r2, [r3, #54]	@ 0x36
 800360a:	e018      	b.n	800363e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800360c:	f7fe fb2a 	bl	8001c64 <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	429a      	cmp	r2, r3
 800361a:	d803      	bhi.n	8003624 <HAL_SPI_Transmit+0x160>
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003622:	d102      	bne.n	800362a <HAL_SPI_Transmit+0x166>
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d109      	bne.n	800363e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e082      	b.n	8003744 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003642:	b29b      	uxth	r3, r3
 8003644:	2b00      	cmp	r3, #0
 8003646:	d1c7      	bne.n	80035d8 <HAL_SPI_Transmit+0x114>
 8003648:	e053      	b.n	80036f2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d002      	beq.n	8003658 <HAL_SPI_Transmit+0x194>
 8003652:	8b7b      	ldrh	r3, [r7, #26]
 8003654:	2b01      	cmp	r3, #1
 8003656:	d147      	bne.n	80036e8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	330c      	adds	r3, #12
 8003662:	7812      	ldrb	r2, [r2, #0]
 8003664:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366a:	1c5a      	adds	r2, r3, #1
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003674:	b29b      	uxth	r3, r3
 8003676:	3b01      	subs	r3, #1
 8003678:	b29a      	uxth	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800367e:	e033      	b.n	80036e8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f003 0302 	and.w	r3, r3, #2
 800368a:	2b02      	cmp	r3, #2
 800368c:	d113      	bne.n	80036b6 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	330c      	adds	r3, #12
 8003698:	7812      	ldrb	r2, [r2, #0]
 800369a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a0:	1c5a      	adds	r2, r3, #1
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	3b01      	subs	r3, #1
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80036b4:	e018      	b.n	80036e8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036b6:	f7fe fad5 	bl	8001c64 <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	683a      	ldr	r2, [r7, #0]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d803      	bhi.n	80036ce <HAL_SPI_Transmit+0x20a>
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036cc:	d102      	bne.n	80036d4 <HAL_SPI_Transmit+0x210>
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d109      	bne.n	80036e8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e02d      	b.n	8003744 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d1c6      	bne.n	8003680 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036f2:	69fa      	ldr	r2, [r7, #28]
 80036f4:	6839      	ldr	r1, [r7, #0]
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f000 fa5a 	bl	8003bb0 <SPI_EndRxTxTransaction>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d002      	beq.n	8003708 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2220      	movs	r2, #32
 8003706:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d10a      	bne.n	8003726 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003710:	2300      	movs	r3, #0
 8003712:	617b      	str	r3, [r7, #20]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	617b      	str	r3, [r7, #20]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	617b      	str	r3, [r7, #20]
 8003724:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2201      	movs	r2, #1
 800372a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e000      	b.n	8003744 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003742:	2300      	movs	r3, #0
  }
}
 8003744:	4618      	mov	r0, r3
 8003746:	3720      	adds	r7, #32
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b08a      	sub	sp, #40	@ 0x28
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
 8003758:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800375a:	2301      	movs	r3, #1
 800375c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800375e:	f7fe fa81 	bl	8001c64 <HAL_GetTick>
 8003762:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800376a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003772:	887b      	ldrh	r3, [r7, #2]
 8003774:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003776:	7ffb      	ldrb	r3, [r7, #31]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d00c      	beq.n	8003796 <HAL_SPI_TransmitReceive+0x4a>
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003782:	d106      	bne.n	8003792 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d102      	bne.n	8003792 <HAL_SPI_TransmitReceive+0x46>
 800378c:	7ffb      	ldrb	r3, [r7, #31]
 800378e:	2b04      	cmp	r3, #4
 8003790:	d001      	beq.n	8003796 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003792:	2302      	movs	r3, #2
 8003794:	e17f      	b.n	8003a96 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d005      	beq.n	80037a8 <HAL_SPI_TransmitReceive+0x5c>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d002      	beq.n	80037a8 <HAL_SPI_TransmitReceive+0x5c>
 80037a2:	887b      	ldrh	r3, [r7, #2]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d101      	bne.n	80037ac <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e174      	b.n	8003a96 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d101      	bne.n	80037ba <HAL_SPI_TransmitReceive+0x6e>
 80037b6:	2302      	movs	r3, #2
 80037b8:	e16d      	b.n	8003a96 <HAL_SPI_TransmitReceive+0x34a>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	d003      	beq.n	80037d6 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2205      	movs	r2, #5
 80037d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	887a      	ldrh	r2, [r7, #2]
 80037e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	887a      	ldrh	r2, [r7, #2]
 80037ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	887a      	ldrh	r2, [r7, #2]
 80037f8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	887a      	ldrh	r2, [r7, #2]
 80037fe:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2200      	movs	r2, #0
 8003804:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003816:	2b40      	cmp	r3, #64	@ 0x40
 8003818:	d007      	beq.n	800382a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003828:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003832:	d17e      	bne.n	8003932 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d002      	beq.n	8003842 <HAL_SPI_TransmitReceive+0xf6>
 800383c:	8afb      	ldrh	r3, [r7, #22]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d16c      	bne.n	800391c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003846:	881a      	ldrh	r2, [r3, #0]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003852:	1c9a      	adds	r2, r3, #2
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800385c:	b29b      	uxth	r3, r3
 800385e:	3b01      	subs	r3, #1
 8003860:	b29a      	uxth	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003866:	e059      	b.n	800391c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b02      	cmp	r3, #2
 8003874:	d11b      	bne.n	80038ae <HAL_SPI_TransmitReceive+0x162>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800387a:	b29b      	uxth	r3, r3
 800387c:	2b00      	cmp	r3, #0
 800387e:	d016      	beq.n	80038ae <HAL_SPI_TransmitReceive+0x162>
 8003880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003882:	2b01      	cmp	r3, #1
 8003884:	d113      	bne.n	80038ae <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388a:	881a      	ldrh	r2, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003896:	1c9a      	adds	r2, r3, #2
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80038aa:	2300      	movs	r3, #0
 80038ac:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d119      	bne.n	80038f0 <HAL_SPI_TransmitReceive+0x1a4>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d014      	beq.n	80038f0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	68da      	ldr	r2, [r3, #12]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d0:	b292      	uxth	r2, r2
 80038d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d8:	1c9a      	adds	r2, r3, #2
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	3b01      	subs	r3, #1
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80038ec:	2301      	movs	r3, #1
 80038ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80038f0:	f7fe f9b8 	bl	8001c64 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	6a3b      	ldr	r3, [r7, #32]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d80d      	bhi.n	800391c <HAL_SPI_TransmitReceive+0x1d0>
 8003900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003906:	d009      	beq.n	800391c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e0bc      	b.n	8003a96 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003920:	b29b      	uxth	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d1a0      	bne.n	8003868 <HAL_SPI_TransmitReceive+0x11c>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800392a:	b29b      	uxth	r3, r3
 800392c:	2b00      	cmp	r3, #0
 800392e:	d19b      	bne.n	8003868 <HAL_SPI_TransmitReceive+0x11c>
 8003930:	e082      	b.n	8003a38 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d002      	beq.n	8003940 <HAL_SPI_TransmitReceive+0x1f4>
 800393a:	8afb      	ldrh	r3, [r7, #22]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d171      	bne.n	8003a24 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	330c      	adds	r3, #12
 800394a:	7812      	ldrb	r2, [r2, #0]
 800394c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800395c:	b29b      	uxth	r3, r3
 800395e:	3b01      	subs	r3, #1
 8003960:	b29a      	uxth	r2, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003966:	e05d      	b.n	8003a24 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	2b02      	cmp	r3, #2
 8003974:	d11c      	bne.n	80039b0 <HAL_SPI_TransmitReceive+0x264>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800397a:	b29b      	uxth	r3, r3
 800397c:	2b00      	cmp	r3, #0
 800397e:	d017      	beq.n	80039b0 <HAL_SPI_TransmitReceive+0x264>
 8003980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003982:	2b01      	cmp	r3, #1
 8003984:	d114      	bne.n	80039b0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	330c      	adds	r3, #12
 8003990:	7812      	ldrb	r2, [r2, #0]
 8003992:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003998:	1c5a      	adds	r2, r3, #1
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	3b01      	subs	r3, #1
 80039a6:	b29a      	uxth	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80039ac:	2300      	movs	r3, #0
 80039ae:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d119      	bne.n	80039f2 <HAL_SPI_TransmitReceive+0x2a6>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d014      	beq.n	80039f2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68da      	ldr	r2, [r3, #12]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039d2:	b2d2      	uxtb	r2, r2
 80039d4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039da:	1c5a      	adds	r2, r3, #1
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	3b01      	subs	r3, #1
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80039ee:	2301      	movs	r3, #1
 80039f0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80039f2:	f7fe f937 	bl	8001c64 <HAL_GetTick>
 80039f6:	4602      	mov	r2, r0
 80039f8:	6a3b      	ldr	r3, [r7, #32]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d803      	bhi.n	8003a0a <HAL_SPI_TransmitReceive+0x2be>
 8003a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a08:	d102      	bne.n	8003a10 <HAL_SPI_TransmitReceive+0x2c4>
 8003a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d109      	bne.n	8003a24 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003a20:	2303      	movs	r3, #3
 8003a22:	e038      	b.n	8003a96 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d19c      	bne.n	8003968 <HAL_SPI_TransmitReceive+0x21c>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d197      	bne.n	8003968 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a38:	6a3a      	ldr	r2, [r7, #32]
 8003a3a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003a3c:	68f8      	ldr	r0, [r7, #12]
 8003a3e:	f000 f8b7 	bl	8003bb0 <SPI_EndRxTxTransaction>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d008      	beq.n	8003a5a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e01d      	b.n	8003a96 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d10a      	bne.n	8003a78 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a62:	2300      	movs	r3, #0
 8003a64:	613b      	str	r3, [r7, #16]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	613b      	str	r3, [r7, #16]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	613b      	str	r3, [r7, #16]
 8003a76:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d001      	beq.n	8003a94 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e000      	b.n	8003a96 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003a94:	2300      	movs	r3, #0
  }
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3728      	adds	r7, #40	@ 0x28
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
	...

08003aa0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b088      	sub	sp, #32
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	603b      	str	r3, [r7, #0]
 8003aac:	4613      	mov	r3, r2
 8003aae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003ab0:	f7fe f8d8 	bl	8001c64 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ab8:	1a9b      	subs	r3, r3, r2
 8003aba:	683a      	ldr	r2, [r7, #0]
 8003abc:	4413      	add	r3, r2
 8003abe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ac0:	f7fe f8d0 	bl	8001c64 <HAL_GetTick>
 8003ac4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003ac6:	4b39      	ldr	r3, [pc, #228]	@ (8003bac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	015b      	lsls	r3, r3, #5
 8003acc:	0d1b      	lsrs	r3, r3, #20
 8003ace:	69fa      	ldr	r2, [r7, #28]
 8003ad0:	fb02 f303 	mul.w	r3, r2, r3
 8003ad4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ad6:	e054      	b.n	8003b82 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ade:	d050      	beq.n	8003b82 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ae0:	f7fe f8c0 	bl	8001c64 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	69fa      	ldr	r2, [r7, #28]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d902      	bls.n	8003af6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d13d      	bne.n	8003b72 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003b04:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b0e:	d111      	bne.n	8003b34 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b18:	d004      	beq.n	8003b24 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b22:	d107      	bne.n	8003b34 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b32:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b3c:	d10f      	bne.n	8003b5e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b4c:	601a      	str	r2, [r3, #0]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b5c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e017      	b.n	8003ba2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d101      	bne.n	8003b7c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	689a      	ldr	r2, [r3, #8]
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	bf0c      	ite	eq
 8003b92:	2301      	moveq	r3, #1
 8003b94:	2300      	movne	r3, #0
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	461a      	mov	r2, r3
 8003b9a:	79fb      	ldrb	r3, [r7, #7]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d19b      	bne.n	8003ad8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3720      	adds	r7, #32
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	20000058 	.word	0x20000058

08003bb0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af02      	add	r7, sp, #8
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	9300      	str	r3, [sp, #0]
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	2102      	movs	r1, #2
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f7ff ff6a 	bl	8003aa0 <SPI_WaitFlagStateUntilTimeout>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d007      	beq.n	8003be2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bd6:	f043 0220 	orr.w	r2, r3, #32
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e013      	b.n	8003c0a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	9300      	str	r3, [sp, #0]
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	2200      	movs	r2, #0
 8003bea:	2180      	movs	r1, #128	@ 0x80
 8003bec:	68f8      	ldr	r0, [r7, #12]
 8003bee:	f7ff ff57 	bl	8003aa0 <SPI_WaitFlagStateUntilTimeout>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d007      	beq.n	8003c08 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bfc:	f043 0220 	orr.w	r2, r3, #32
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	e000      	b.n	8003c0a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3710      	adds	r7, #16
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c12:	b580      	push	{r7, lr}
 8003c14:	b082      	sub	sp, #8
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d101      	bne.n	8003c24 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e041      	b.n	8003ca8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d106      	bne.n	8003c3e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f7fd fe2d 	bl	8001898 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2202      	movs	r2, #2
 8003c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	3304      	adds	r3, #4
 8003c4e:	4619      	mov	r1, r3
 8003c50:	4610      	mov	r0, r2
 8003c52:	f000 fec7 	bl	80049e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2201      	movs	r2, #1
 8003c72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2201      	movs	r2, #1
 8003c9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3708      	adds	r7, #8
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e041      	b.n	8003d46 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d106      	bne.n	8003cdc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f000 f839 	bl	8003d4e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2202      	movs	r2, #2
 8003ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	3304      	adds	r3, #4
 8003cec:	4619      	mov	r1, r3
 8003cee:	4610      	mov	r0, r2
 8003cf0:	f000 fe78 	bl	80049e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3708      	adds	r7, #8
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003d4e:	b480      	push	{r7}
 8003d50:	b083      	sub	sp, #12
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003d56:	bf00      	nop
 8003d58:	370c      	adds	r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bc80      	pop	{r7}
 8003d5e:	4770      	bx	lr

08003d60 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d109      	bne.n	8003d88 <HAL_TIM_OC_Start_IT+0x28>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	bf14      	ite	ne
 8003d80:	2301      	movne	r3, #1
 8003d82:	2300      	moveq	r3, #0
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	e022      	b.n	8003dce <HAL_TIM_OC_Start_IT+0x6e>
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	2b04      	cmp	r3, #4
 8003d8c:	d109      	bne.n	8003da2 <HAL_TIM_OC_Start_IT+0x42>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	bf14      	ite	ne
 8003d9a:	2301      	movne	r3, #1
 8003d9c:	2300      	moveq	r3, #0
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	e015      	b.n	8003dce <HAL_TIM_OC_Start_IT+0x6e>
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	2b08      	cmp	r3, #8
 8003da6:	d109      	bne.n	8003dbc <HAL_TIM_OC_Start_IT+0x5c>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	bf14      	ite	ne
 8003db4:	2301      	movne	r3, #1
 8003db6:	2300      	moveq	r3, #0
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	e008      	b.n	8003dce <HAL_TIM_OC_Start_IT+0x6e>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	bf14      	ite	ne
 8003dc8:	2301      	movne	r3, #1
 8003dca:	2300      	moveq	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e0bd      	b.n	8003f52 <HAL_TIM_OC_Start_IT+0x1f2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d104      	bne.n	8003de6 <HAL_TIM_OC_Start_IT+0x86>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2202      	movs	r2, #2
 8003de0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003de4:	e013      	b.n	8003e0e <HAL_TIM_OC_Start_IT+0xae>
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	2b04      	cmp	r3, #4
 8003dea:	d104      	bne.n	8003df6 <HAL_TIM_OC_Start_IT+0x96>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2202      	movs	r2, #2
 8003df0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003df4:	e00b      	b.n	8003e0e <HAL_TIM_OC_Start_IT+0xae>
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	2b08      	cmp	r3, #8
 8003dfa:	d104      	bne.n	8003e06 <HAL_TIM_OC_Start_IT+0xa6>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2202      	movs	r2, #2
 8003e00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e04:	e003      	b.n	8003e0e <HAL_TIM_OC_Start_IT+0xae>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2202      	movs	r2, #2
 8003e0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b0c      	cmp	r3, #12
 8003e12:	d841      	bhi.n	8003e98 <HAL_TIM_OC_Start_IT+0x138>
 8003e14:	a201      	add	r2, pc, #4	@ (adr r2, 8003e1c <HAL_TIM_OC_Start_IT+0xbc>)
 8003e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e1a:	bf00      	nop
 8003e1c:	08003e51 	.word	0x08003e51
 8003e20:	08003e99 	.word	0x08003e99
 8003e24:	08003e99 	.word	0x08003e99
 8003e28:	08003e99 	.word	0x08003e99
 8003e2c:	08003e63 	.word	0x08003e63
 8003e30:	08003e99 	.word	0x08003e99
 8003e34:	08003e99 	.word	0x08003e99
 8003e38:	08003e99 	.word	0x08003e99
 8003e3c:	08003e75 	.word	0x08003e75
 8003e40:	08003e99 	.word	0x08003e99
 8003e44:	08003e99 	.word	0x08003e99
 8003e48:	08003e99 	.word	0x08003e99
 8003e4c:	08003e87 	.word	0x08003e87
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f042 0202 	orr.w	r2, r2, #2
 8003e5e:	60da      	str	r2, [r3, #12]
      break;
 8003e60:	e01d      	b.n	8003e9e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68da      	ldr	r2, [r3, #12]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f042 0204 	orr.w	r2, r2, #4
 8003e70:	60da      	str	r2, [r3, #12]
      break;
 8003e72:	e014      	b.n	8003e9e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	68da      	ldr	r2, [r3, #12]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f042 0208 	orr.w	r2, r2, #8
 8003e82:	60da      	str	r2, [r3, #12]
      break;
 8003e84:	e00b      	b.n	8003e9e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68da      	ldr	r2, [r3, #12]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f042 0210 	orr.w	r2, r2, #16
 8003e94:	60da      	str	r2, [r3, #12]
      break;
 8003e96:	e002      	b.n	8003e9e <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e9c:	bf00      	nop
  }

  if (status == HAL_OK)
 8003e9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d155      	bne.n	8003f50 <HAL_TIM_OC_Start_IT+0x1f0>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	6839      	ldr	r1, [r7, #0]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f001 f861 	bl	8004f74 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a29      	ldr	r2, [pc, #164]	@ (8003f5c <HAL_TIM_OC_Start_IT+0x1fc>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d004      	beq.n	8003ec6 <HAL_TIM_OC_Start_IT+0x166>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a27      	ldr	r2, [pc, #156]	@ (8003f60 <HAL_TIM_OC_Start_IT+0x200>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d101      	bne.n	8003eca <HAL_TIM_OC_Start_IT+0x16a>
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e000      	b.n	8003ecc <HAL_TIM_OC_Start_IT+0x16c>
 8003eca:	2300      	movs	r3, #0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d007      	beq.n	8003ee0 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ede:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8003f5c <HAL_TIM_OC_Start_IT+0x1fc>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d018      	beq.n	8003f1c <HAL_TIM_OC_Start_IT+0x1bc>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a1c      	ldr	r2, [pc, #112]	@ (8003f60 <HAL_TIM_OC_Start_IT+0x200>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d013      	beq.n	8003f1c <HAL_TIM_OC_Start_IT+0x1bc>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003efc:	d00e      	beq.n	8003f1c <HAL_TIM_OC_Start_IT+0x1bc>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a18      	ldr	r2, [pc, #96]	@ (8003f64 <HAL_TIM_OC_Start_IT+0x204>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d009      	beq.n	8003f1c <HAL_TIM_OC_Start_IT+0x1bc>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a16      	ldr	r2, [pc, #88]	@ (8003f68 <HAL_TIM_OC_Start_IT+0x208>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d004      	beq.n	8003f1c <HAL_TIM_OC_Start_IT+0x1bc>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a15      	ldr	r2, [pc, #84]	@ (8003f6c <HAL_TIM_OC_Start_IT+0x20c>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d111      	bne.n	8003f40 <HAL_TIM_OC_Start_IT+0x1e0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f003 0307 	and.w	r3, r3, #7
 8003f26:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	2b06      	cmp	r3, #6
 8003f2c:	d010      	beq.n	8003f50 <HAL_TIM_OC_Start_IT+0x1f0>
      {
        __HAL_TIM_ENABLE(htim);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f042 0201 	orr.w	r2, r2, #1
 8003f3c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f3e:	e007      	b.n	8003f50 <HAL_TIM_OC_Start_IT+0x1f0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f042 0201 	orr.w	r2, r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3710      	adds	r7, #16
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	40012c00 	.word	0x40012c00
 8003f60:	40013400 	.word	0x40013400
 8003f64:	40000400 	.word	0x40000400
 8003f68:	40000800 	.word	0x40000800
 8003f6c:	40000c00 	.word	0x40000c00

08003f70 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	2b0c      	cmp	r3, #12
 8003f82:	d841      	bhi.n	8004008 <HAL_TIM_OC_Stop_IT+0x98>
 8003f84:	a201      	add	r2, pc, #4	@ (adr r2, 8003f8c <HAL_TIM_OC_Stop_IT+0x1c>)
 8003f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8a:	bf00      	nop
 8003f8c:	08003fc1 	.word	0x08003fc1
 8003f90:	08004009 	.word	0x08004009
 8003f94:	08004009 	.word	0x08004009
 8003f98:	08004009 	.word	0x08004009
 8003f9c:	08003fd3 	.word	0x08003fd3
 8003fa0:	08004009 	.word	0x08004009
 8003fa4:	08004009 	.word	0x08004009
 8003fa8:	08004009 	.word	0x08004009
 8003fac:	08003fe5 	.word	0x08003fe5
 8003fb0:	08004009 	.word	0x08004009
 8003fb4:	08004009 	.word	0x08004009
 8003fb8:	08004009 	.word	0x08004009
 8003fbc:	08003ff7 	.word	0x08003ff7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68da      	ldr	r2, [r3, #12]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0202 	bic.w	r2, r2, #2
 8003fce:	60da      	str	r2, [r3, #12]
      break;
 8003fd0:	e01d      	b.n	800400e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68da      	ldr	r2, [r3, #12]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f022 0204 	bic.w	r2, r2, #4
 8003fe0:	60da      	str	r2, [r3, #12]
      break;
 8003fe2:	e014      	b.n	800400e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68da      	ldr	r2, [r3, #12]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f022 0208 	bic.w	r2, r2, #8
 8003ff2:	60da      	str	r2, [r3, #12]
      break;
 8003ff4:	e00b      	b.n	800400e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	68da      	ldr	r2, [r3, #12]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0210 	bic.w	r2, r2, #16
 8004004:	60da      	str	r2, [r3, #12]
      break;
 8004006:	e002      	b.n	800400e <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	73fb      	strb	r3, [r7, #15]
      break;
 800400c:	bf00      	nop
  }

  if (status == HAL_OK)
 800400e:	7bfb      	ldrb	r3, [r7, #15]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d161      	bne.n	80040d8 <HAL_TIM_OC_Stop_IT+0x168>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2200      	movs	r2, #0
 800401a:	6839      	ldr	r1, [r7, #0]
 800401c:	4618      	mov	r0, r3
 800401e:	f000 ffa9 	bl	8004f74 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a2f      	ldr	r2, [pc, #188]	@ (80040e4 <HAL_TIM_OC_Stop_IT+0x174>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d004      	beq.n	8004036 <HAL_TIM_OC_Stop_IT+0xc6>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a2d      	ldr	r2, [pc, #180]	@ (80040e8 <HAL_TIM_OC_Stop_IT+0x178>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d101      	bne.n	800403a <HAL_TIM_OC_Stop_IT+0xca>
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <HAL_TIM_OC_Stop_IT+0xcc>
 800403a:	2300      	movs	r3, #0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d017      	beq.n	8004070 <HAL_TIM_OC_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6a1a      	ldr	r2, [r3, #32]
 8004046:	f241 1311 	movw	r3, #4369	@ 0x1111
 800404a:	4013      	ands	r3, r2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d10f      	bne.n	8004070 <HAL_TIM_OC_Stop_IT+0x100>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6a1a      	ldr	r2, [r3, #32]
 8004056:	f240 4344 	movw	r3, #1092	@ 0x444
 800405a:	4013      	ands	r3, r2
 800405c:	2b00      	cmp	r3, #0
 800405e:	d107      	bne.n	8004070 <HAL_TIM_OC_Stop_IT+0x100>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800406e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	6a1a      	ldr	r2, [r3, #32]
 8004076:	f241 1311 	movw	r3, #4369	@ 0x1111
 800407a:	4013      	ands	r3, r2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d10f      	bne.n	80040a0 <HAL_TIM_OC_Stop_IT+0x130>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6a1a      	ldr	r2, [r3, #32]
 8004086:	f240 4344 	movw	r3, #1092	@ 0x444
 800408a:	4013      	ands	r3, r2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d107      	bne.n	80040a0 <HAL_TIM_OC_Stop_IT+0x130>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 0201 	bic.w	r2, r2, #1
 800409e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d104      	bne.n	80040b0 <HAL_TIM_OC_Stop_IT+0x140>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040ae:	e013      	b.n	80040d8 <HAL_TIM_OC_Stop_IT+0x168>
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	2b04      	cmp	r3, #4
 80040b4:	d104      	bne.n	80040c0 <HAL_TIM_OC_Stop_IT+0x150>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040be:	e00b      	b.n	80040d8 <HAL_TIM_OC_Stop_IT+0x168>
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	2b08      	cmp	r3, #8
 80040c4:	d104      	bne.n	80040d0 <HAL_TIM_OC_Stop_IT+0x160>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040ce:	e003      	b.n	80040d8 <HAL_TIM_OC_Stop_IT+0x168>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80040d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3710      	adds	r7, #16
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	40012c00 	.word	0x40012c00
 80040e8:	40013400 	.word	0x40013400

080040ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e041      	b.n	8004182 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d106      	bne.n	8004118 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f839 	bl	800418a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	3304      	adds	r3, #4
 8004128:	4619      	mov	r1, r3
 800412a:	4610      	mov	r0, r2
 800412c:	f000 fc5a 	bl	80049e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800418a:	b480      	push	{r7}
 800418c:	b083      	sub	sp, #12
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004192:	bf00      	nop
 8004194:	370c      	adds	r7, #12
 8004196:	46bd      	mov	sp, r7
 8004198:	bc80      	pop	{r7}
 800419a:	4770      	bx	lr

0800419c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d109      	bne.n	80041c0 <HAL_TIM_PWM_Start+0x24>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	bf14      	ite	ne
 80041b8:	2301      	movne	r3, #1
 80041ba:	2300      	moveq	r3, #0
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	e022      	b.n	8004206 <HAL_TIM_PWM_Start+0x6a>
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	2b04      	cmp	r3, #4
 80041c4:	d109      	bne.n	80041da <HAL_TIM_PWM_Start+0x3e>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	bf14      	ite	ne
 80041d2:	2301      	movne	r3, #1
 80041d4:	2300      	moveq	r3, #0
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	e015      	b.n	8004206 <HAL_TIM_PWM_Start+0x6a>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b08      	cmp	r3, #8
 80041de:	d109      	bne.n	80041f4 <HAL_TIM_PWM_Start+0x58>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	bf14      	ite	ne
 80041ec:	2301      	movne	r3, #1
 80041ee:	2300      	moveq	r3, #0
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	e008      	b.n	8004206 <HAL_TIM_PWM_Start+0x6a>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	bf14      	ite	ne
 8004200:	2301      	movne	r3, #1
 8004202:	2300      	moveq	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e072      	b.n	80042f4 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d104      	bne.n	800421e <HAL_TIM_PWM_Start+0x82>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2202      	movs	r2, #2
 8004218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800421c:	e013      	b.n	8004246 <HAL_TIM_PWM_Start+0xaa>
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	2b04      	cmp	r3, #4
 8004222:	d104      	bne.n	800422e <HAL_TIM_PWM_Start+0x92>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2202      	movs	r2, #2
 8004228:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800422c:	e00b      	b.n	8004246 <HAL_TIM_PWM_Start+0xaa>
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	2b08      	cmp	r3, #8
 8004232:	d104      	bne.n	800423e <HAL_TIM_PWM_Start+0xa2>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2202      	movs	r2, #2
 8004238:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800423c:	e003      	b.n	8004246 <HAL_TIM_PWM_Start+0xaa>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2202      	movs	r2, #2
 8004242:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2201      	movs	r2, #1
 800424c:	6839      	ldr	r1, [r7, #0]
 800424e:	4618      	mov	r0, r3
 8004250:	f000 fe90 	bl	8004f74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a28      	ldr	r2, [pc, #160]	@ (80042fc <HAL_TIM_PWM_Start+0x160>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d004      	beq.n	8004268 <HAL_TIM_PWM_Start+0xcc>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a27      	ldr	r2, [pc, #156]	@ (8004300 <HAL_TIM_PWM_Start+0x164>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d101      	bne.n	800426c <HAL_TIM_PWM_Start+0xd0>
 8004268:	2301      	movs	r3, #1
 800426a:	e000      	b.n	800426e <HAL_TIM_PWM_Start+0xd2>
 800426c:	2300      	movs	r3, #0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d007      	beq.n	8004282 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004280:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a1d      	ldr	r2, [pc, #116]	@ (80042fc <HAL_TIM_PWM_Start+0x160>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d018      	beq.n	80042be <HAL_TIM_PWM_Start+0x122>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a1b      	ldr	r2, [pc, #108]	@ (8004300 <HAL_TIM_PWM_Start+0x164>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d013      	beq.n	80042be <HAL_TIM_PWM_Start+0x122>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800429e:	d00e      	beq.n	80042be <HAL_TIM_PWM_Start+0x122>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a17      	ldr	r2, [pc, #92]	@ (8004304 <HAL_TIM_PWM_Start+0x168>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d009      	beq.n	80042be <HAL_TIM_PWM_Start+0x122>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a16      	ldr	r2, [pc, #88]	@ (8004308 <HAL_TIM_PWM_Start+0x16c>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d004      	beq.n	80042be <HAL_TIM_PWM_Start+0x122>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a14      	ldr	r2, [pc, #80]	@ (800430c <HAL_TIM_PWM_Start+0x170>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d111      	bne.n	80042e2 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f003 0307 	and.w	r3, r3, #7
 80042c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2b06      	cmp	r3, #6
 80042ce:	d010      	beq.n	80042f2 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f042 0201 	orr.w	r2, r2, #1
 80042de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042e0:	e007      	b.n	80042f2 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f042 0201 	orr.w	r2, r2, #1
 80042f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	40012c00 	.word	0x40012c00
 8004300:	40013400 	.word	0x40013400
 8004304:	40000400 	.word	0x40000400
 8004308:	40000800 	.word	0x40000800
 800430c:	40000c00 	.word	0x40000c00

08004310 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2200      	movs	r2, #0
 8004320:	6839      	ldr	r1, [r7, #0]
 8004322:	4618      	mov	r0, r3
 8004324:	f000 fe26 	bl	8004f74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a2e      	ldr	r2, [pc, #184]	@ (80043e8 <HAL_TIM_PWM_Stop+0xd8>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d004      	beq.n	800433c <HAL_TIM_PWM_Stop+0x2c>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a2d      	ldr	r2, [pc, #180]	@ (80043ec <HAL_TIM_PWM_Stop+0xdc>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d101      	bne.n	8004340 <HAL_TIM_PWM_Stop+0x30>
 800433c:	2301      	movs	r3, #1
 800433e:	e000      	b.n	8004342 <HAL_TIM_PWM_Stop+0x32>
 8004340:	2300      	movs	r3, #0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d017      	beq.n	8004376 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	6a1a      	ldr	r2, [r3, #32]
 800434c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004350:	4013      	ands	r3, r2
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10f      	bne.n	8004376 <HAL_TIM_PWM_Stop+0x66>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	6a1a      	ldr	r2, [r3, #32]
 800435c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004360:	4013      	ands	r3, r2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d107      	bne.n	8004376 <HAL_TIM_PWM_Stop+0x66>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004374:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	6a1a      	ldr	r2, [r3, #32]
 800437c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004380:	4013      	ands	r3, r2
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10f      	bne.n	80043a6 <HAL_TIM_PWM_Stop+0x96>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	6a1a      	ldr	r2, [r3, #32]
 800438c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004390:	4013      	ands	r3, r2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d107      	bne.n	80043a6 <HAL_TIM_PWM_Stop+0x96>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f022 0201 	bic.w	r2, r2, #1
 80043a4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d104      	bne.n	80043b6 <HAL_TIM_PWM_Stop+0xa6>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043b4:	e013      	b.n	80043de <HAL_TIM_PWM_Stop+0xce>
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	2b04      	cmp	r3, #4
 80043ba:	d104      	bne.n	80043c6 <HAL_TIM_PWM_Stop+0xb6>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043c4:	e00b      	b.n	80043de <HAL_TIM_PWM_Stop+0xce>
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2b08      	cmp	r3, #8
 80043ca:	d104      	bne.n	80043d6 <HAL_TIM_PWM_Stop+0xc6>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043d4:	e003      	b.n	80043de <HAL_TIM_PWM_Stop+0xce>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2201      	movs	r2, #1
 80043da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3708      	adds	r7, #8
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	40012c00 	.word	0x40012c00
 80043ec:	40013400 	.word	0x40013400

080043f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d020      	beq.n	8004454 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d01b      	beq.n	8004454 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f06f 0202 	mvn.w	r2, #2
 8004424:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	f003 0303 	and.w	r3, r3, #3
 8004436:	2b00      	cmp	r3, #0
 8004438:	d003      	beq.n	8004442 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 fab6 	bl	80049ac <HAL_TIM_IC_CaptureCallback>
 8004440:	e005      	b.n	800444e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f7fb feee 	bl	8000224 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f000 fab8 	bl	80049be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	f003 0304 	and.w	r3, r3, #4
 800445a:	2b00      	cmp	r3, #0
 800445c:	d020      	beq.n	80044a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	d01b      	beq.n	80044a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f06f 0204 	mvn.w	r2, #4
 8004470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2202      	movs	r2, #2
 8004476:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004482:	2b00      	cmp	r3, #0
 8004484:	d003      	beq.n	800448e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 fa90 	bl	80049ac <HAL_TIM_IC_CaptureCallback>
 800448c:	e005      	b.n	800449a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f7fb fec8 	bl	8000224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f000 fa92 	bl	80049be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	f003 0308 	and.w	r3, r3, #8
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d020      	beq.n	80044ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f003 0308 	and.w	r3, r3, #8
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d01b      	beq.n	80044ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f06f 0208 	mvn.w	r2, #8
 80044bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2204      	movs	r2, #4
 80044c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	69db      	ldr	r3, [r3, #28]
 80044ca:	f003 0303 	and.w	r3, r3, #3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d003      	beq.n	80044da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 fa6a 	bl	80049ac <HAL_TIM_IC_CaptureCallback>
 80044d8:	e005      	b.n	80044e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f7fb fea2 	bl	8000224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 fa6c 	bl	80049be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	f003 0310 	and.w	r3, r3, #16
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d020      	beq.n	8004538 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f003 0310 	and.w	r3, r3, #16
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d01b      	beq.n	8004538 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f06f 0210 	mvn.w	r2, #16
 8004508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2208      	movs	r2, #8
 800450e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	69db      	ldr	r3, [r3, #28]
 8004516:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 fa44 	bl	80049ac <HAL_TIM_IC_CaptureCallback>
 8004524:	e005      	b.n	8004532 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7fb fe7c 	bl	8000224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f000 fa46 	bl	80049be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00c      	beq.n	800455c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	2b00      	cmp	r3, #0
 800454a:	d007      	beq.n	800455c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f06f 0201 	mvn.w	r2, #1
 8004554:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 fa1f 	bl	800499a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00c      	beq.n	8004580 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800456c:	2b00      	cmp	r3, #0
 800456e:	d007      	beq.n	8004580 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004578:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 fde4 	bl	8005148 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00c      	beq.n	80045a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004590:	2b00      	cmp	r3, #0
 8004592:	d007      	beq.n	80045a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800459c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 fa16 	bl	80049d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	f003 0320 	and.w	r3, r3, #32
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00c      	beq.n	80045c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f003 0320 	and.w	r3, r3, #32
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d007      	beq.n	80045c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f06f 0220 	mvn.w	r2, #32
 80045c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f000 fdb7 	bl	8005136 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045c8:	bf00      	nop
 80045ca:	3710      	adds	r7, #16
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045dc:	2300      	movs	r3, #0
 80045de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d101      	bne.n	80045ee <HAL_TIM_OC_ConfigChannel+0x1e>
 80045ea:	2302      	movs	r3, #2
 80045ec:	e048      	b.n	8004680 <HAL_TIM_OC_ConfigChannel+0xb0>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b0c      	cmp	r3, #12
 80045fa:	d839      	bhi.n	8004670 <HAL_TIM_OC_ConfigChannel+0xa0>
 80045fc:	a201      	add	r2, pc, #4	@ (adr r2, 8004604 <HAL_TIM_OC_ConfigChannel+0x34>)
 80045fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004602:	bf00      	nop
 8004604:	08004639 	.word	0x08004639
 8004608:	08004671 	.word	0x08004671
 800460c:	08004671 	.word	0x08004671
 8004610:	08004671 	.word	0x08004671
 8004614:	08004647 	.word	0x08004647
 8004618:	08004671 	.word	0x08004671
 800461c:	08004671 	.word	0x08004671
 8004620:	08004671 	.word	0x08004671
 8004624:	08004655 	.word	0x08004655
 8004628:	08004671 	.word	0x08004671
 800462c:	08004671 	.word	0x08004671
 8004630:	08004671 	.word	0x08004671
 8004634:	08004663 	.word	0x08004663
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	68b9      	ldr	r1, [r7, #8]
 800463e:	4618      	mov	r0, r3
 8004640:	f000 fa56 	bl	8004af0 <TIM_OC1_SetConfig>
      break;
 8004644:	e017      	b.n	8004676 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68b9      	ldr	r1, [r7, #8]
 800464c:	4618      	mov	r0, r3
 800464e:	f000 fabf 	bl	8004bd0 <TIM_OC2_SetConfig>
      break;
 8004652:	e010      	b.n	8004676 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68b9      	ldr	r1, [r7, #8]
 800465a:	4618      	mov	r0, r3
 800465c:	f000 fb2c 	bl	8004cb8 <TIM_OC3_SetConfig>
      break;
 8004660:	e009      	b.n	8004676 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68b9      	ldr	r1, [r7, #8]
 8004668:	4618      	mov	r0, r3
 800466a:	f000 fb99 	bl	8004da0 <TIM_OC4_SetConfig>
      break;
 800466e:	e002      	b.n	8004676 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	75fb      	strb	r3, [r7, #23]
      break;
 8004674:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800467e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004680:	4618      	mov	r0, r3
 8004682:	3718      	adds	r7, #24
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004694:	2300      	movs	r3, #0
 8004696:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d101      	bne.n	80046a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80046a2:	2302      	movs	r3, #2
 80046a4:	e0ae      	b.n	8004804 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b0c      	cmp	r3, #12
 80046b2:	f200 809f 	bhi.w	80047f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80046b6:	a201      	add	r2, pc, #4	@ (adr r2, 80046bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80046b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046bc:	080046f1 	.word	0x080046f1
 80046c0:	080047f5 	.word	0x080047f5
 80046c4:	080047f5 	.word	0x080047f5
 80046c8:	080047f5 	.word	0x080047f5
 80046cc:	08004731 	.word	0x08004731
 80046d0:	080047f5 	.word	0x080047f5
 80046d4:	080047f5 	.word	0x080047f5
 80046d8:	080047f5 	.word	0x080047f5
 80046dc:	08004773 	.word	0x08004773
 80046e0:	080047f5 	.word	0x080047f5
 80046e4:	080047f5 	.word	0x080047f5
 80046e8:	080047f5 	.word	0x080047f5
 80046ec:	080047b3 	.word	0x080047b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68b9      	ldr	r1, [r7, #8]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 f9fa 	bl	8004af0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	699a      	ldr	r2, [r3, #24]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f042 0208 	orr.w	r2, r2, #8
 800470a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	699a      	ldr	r2, [r3, #24]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f022 0204 	bic.w	r2, r2, #4
 800471a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6999      	ldr	r1, [r3, #24]
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	691a      	ldr	r2, [r3, #16]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	430a      	orrs	r2, r1
 800472c:	619a      	str	r2, [r3, #24]
      break;
 800472e:	e064      	b.n	80047fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68b9      	ldr	r1, [r7, #8]
 8004736:	4618      	mov	r0, r3
 8004738:	f000 fa4a 	bl	8004bd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	699a      	ldr	r2, [r3, #24]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800474a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	699a      	ldr	r2, [r3, #24]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800475a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	6999      	ldr	r1, [r3, #24]
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	021a      	lsls	r2, r3, #8
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	430a      	orrs	r2, r1
 800476e:	619a      	str	r2, [r3, #24]
      break;
 8004770:	e043      	b.n	80047fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68b9      	ldr	r1, [r7, #8]
 8004778:	4618      	mov	r0, r3
 800477a:	f000 fa9d 	bl	8004cb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	69da      	ldr	r2, [r3, #28]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f042 0208 	orr.w	r2, r2, #8
 800478c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	69da      	ldr	r2, [r3, #28]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f022 0204 	bic.w	r2, r2, #4
 800479c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	69d9      	ldr	r1, [r3, #28]
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	691a      	ldr	r2, [r3, #16]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	430a      	orrs	r2, r1
 80047ae:	61da      	str	r2, [r3, #28]
      break;
 80047b0:	e023      	b.n	80047fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68b9      	ldr	r1, [r7, #8]
 80047b8:	4618      	mov	r0, r3
 80047ba:	f000 faf1 	bl	8004da0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	69da      	ldr	r2, [r3, #28]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	69da      	ldr	r2, [r3, #28]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	69d9      	ldr	r1, [r3, #28]
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	021a      	lsls	r2, r3, #8
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	430a      	orrs	r2, r1
 80047f0:	61da      	str	r2, [r3, #28]
      break;
 80047f2:	e002      	b.n	80047fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	75fb      	strb	r3, [r7, #23]
      break;
 80047f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004802:	7dfb      	ldrb	r3, [r7, #23]
}
 8004804:	4618      	mov	r0, r3
 8004806:	3718      	adds	r7, #24
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004816:	2300      	movs	r3, #0
 8004818:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004820:	2b01      	cmp	r3, #1
 8004822:	d101      	bne.n	8004828 <HAL_TIM_ConfigClockSource+0x1c>
 8004824:	2302      	movs	r3, #2
 8004826:	e0b4      	b.n	8004992 <HAL_TIM_ConfigClockSource+0x186>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2202      	movs	r2, #2
 8004834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004846:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800484e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68ba      	ldr	r2, [r7, #8]
 8004856:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004860:	d03e      	beq.n	80048e0 <HAL_TIM_ConfigClockSource+0xd4>
 8004862:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004866:	f200 8087 	bhi.w	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 800486a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800486e:	f000 8086 	beq.w	800497e <HAL_TIM_ConfigClockSource+0x172>
 8004872:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004876:	d87f      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 8004878:	2b70      	cmp	r3, #112	@ 0x70
 800487a:	d01a      	beq.n	80048b2 <HAL_TIM_ConfigClockSource+0xa6>
 800487c:	2b70      	cmp	r3, #112	@ 0x70
 800487e:	d87b      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 8004880:	2b60      	cmp	r3, #96	@ 0x60
 8004882:	d050      	beq.n	8004926 <HAL_TIM_ConfigClockSource+0x11a>
 8004884:	2b60      	cmp	r3, #96	@ 0x60
 8004886:	d877      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 8004888:	2b50      	cmp	r3, #80	@ 0x50
 800488a:	d03c      	beq.n	8004906 <HAL_TIM_ConfigClockSource+0xfa>
 800488c:	2b50      	cmp	r3, #80	@ 0x50
 800488e:	d873      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 8004890:	2b40      	cmp	r3, #64	@ 0x40
 8004892:	d058      	beq.n	8004946 <HAL_TIM_ConfigClockSource+0x13a>
 8004894:	2b40      	cmp	r3, #64	@ 0x40
 8004896:	d86f      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 8004898:	2b30      	cmp	r3, #48	@ 0x30
 800489a:	d064      	beq.n	8004966 <HAL_TIM_ConfigClockSource+0x15a>
 800489c:	2b30      	cmp	r3, #48	@ 0x30
 800489e:	d86b      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 80048a0:	2b20      	cmp	r3, #32
 80048a2:	d060      	beq.n	8004966 <HAL_TIM_ConfigClockSource+0x15a>
 80048a4:	2b20      	cmp	r3, #32
 80048a6:	d867      	bhi.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d05c      	beq.n	8004966 <HAL_TIM_ConfigClockSource+0x15a>
 80048ac:	2b10      	cmp	r3, #16
 80048ae:	d05a      	beq.n	8004966 <HAL_TIM_ConfigClockSource+0x15a>
 80048b0:	e062      	b.n	8004978 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048c2:	f000 fb38 	bl	8004f36 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	609a      	str	r2, [r3, #8]
      break;
 80048de:	e04f      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048f0:	f000 fb21 	bl	8004f36 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689a      	ldr	r2, [r3, #8]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004902:	609a      	str	r2, [r3, #8]
      break;
 8004904:	e03c      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004912:	461a      	mov	r2, r3
 8004914:	f000 fa98 	bl	8004e48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2150      	movs	r1, #80	@ 0x50
 800491e:	4618      	mov	r0, r3
 8004920:	f000 faef 	bl	8004f02 <TIM_ITRx_SetConfig>
      break;
 8004924:	e02c      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004932:	461a      	mov	r2, r3
 8004934:	f000 fab6 	bl	8004ea4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2160      	movs	r1, #96	@ 0x60
 800493e:	4618      	mov	r0, r3
 8004940:	f000 fadf 	bl	8004f02 <TIM_ITRx_SetConfig>
      break;
 8004944:	e01c      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004952:	461a      	mov	r2, r3
 8004954:	f000 fa78 	bl	8004e48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2140      	movs	r1, #64	@ 0x40
 800495e:	4618      	mov	r0, r3
 8004960:	f000 facf 	bl	8004f02 <TIM_ITRx_SetConfig>
      break;
 8004964:	e00c      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4619      	mov	r1, r3
 8004970:	4610      	mov	r0, r2
 8004972:	f000 fac6 	bl	8004f02 <TIM_ITRx_SetConfig>
      break;
 8004976:	e003      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	73fb      	strb	r3, [r7, #15]
      break;
 800497c:	e000      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800497e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004990:	7bfb      	ldrb	r3, [r7, #15]
}
 8004992:	4618      	mov	r0, r3
 8004994:	3710      	adds	r7, #16
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800499a:	b480      	push	{r7}
 800499c:	b083      	sub	sp, #12
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80049a2:	bf00      	nop
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bc80      	pop	{r7}
 80049aa:	4770      	bx	lr

080049ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bc80      	pop	{r7}
 80049bc:	4770      	bx	lr

080049be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049be:	b480      	push	{r7}
 80049c0:	b083      	sub	sp, #12
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049c6:	bf00      	nop
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bc80      	pop	{r7}
 80049ce:	4770      	bx	lr

080049d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	bc80      	pop	{r7}
 80049e0:	4770      	bx	lr
	...

080049e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b085      	sub	sp, #20
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a39      	ldr	r2, [pc, #228]	@ (8004adc <TIM_Base_SetConfig+0xf8>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d013      	beq.n	8004a24 <TIM_Base_SetConfig+0x40>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a38      	ldr	r2, [pc, #224]	@ (8004ae0 <TIM_Base_SetConfig+0xfc>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d00f      	beq.n	8004a24 <TIM_Base_SetConfig+0x40>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a0a:	d00b      	beq.n	8004a24 <TIM_Base_SetConfig+0x40>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a35      	ldr	r2, [pc, #212]	@ (8004ae4 <TIM_Base_SetConfig+0x100>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d007      	beq.n	8004a24 <TIM_Base_SetConfig+0x40>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a34      	ldr	r2, [pc, #208]	@ (8004ae8 <TIM_Base_SetConfig+0x104>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d003      	beq.n	8004a24 <TIM_Base_SetConfig+0x40>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a33      	ldr	r2, [pc, #204]	@ (8004aec <TIM_Base_SetConfig+0x108>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d108      	bne.n	8004a36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a28      	ldr	r2, [pc, #160]	@ (8004adc <TIM_Base_SetConfig+0xf8>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d013      	beq.n	8004a66 <TIM_Base_SetConfig+0x82>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a27      	ldr	r2, [pc, #156]	@ (8004ae0 <TIM_Base_SetConfig+0xfc>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d00f      	beq.n	8004a66 <TIM_Base_SetConfig+0x82>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a4c:	d00b      	beq.n	8004a66 <TIM_Base_SetConfig+0x82>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a24      	ldr	r2, [pc, #144]	@ (8004ae4 <TIM_Base_SetConfig+0x100>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d007      	beq.n	8004a66 <TIM_Base_SetConfig+0x82>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a23      	ldr	r2, [pc, #140]	@ (8004ae8 <TIM_Base_SetConfig+0x104>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d003      	beq.n	8004a66 <TIM_Base_SetConfig+0x82>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a22      	ldr	r2, [pc, #136]	@ (8004aec <TIM_Base_SetConfig+0x108>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d108      	bne.n	8004a78 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68fa      	ldr	r2, [r7, #12]
 8004a8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	689a      	ldr	r2, [r3, #8]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4a0f      	ldr	r2, [pc, #60]	@ (8004adc <TIM_Base_SetConfig+0xf8>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d003      	beq.n	8004aac <TIM_Base_SetConfig+0xc8>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a0e      	ldr	r2, [pc, #56]	@ (8004ae0 <TIM_Base_SetConfig+0xfc>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d103      	bne.n	8004ab4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	691a      	ldr	r2, [r3, #16]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	f003 0301 	and.w	r3, r3, #1
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d005      	beq.n	8004ad2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	f023 0201 	bic.w	r2, r3, #1
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	611a      	str	r2, [r3, #16]
  }
}
 8004ad2:	bf00      	nop
 8004ad4:	3714      	adds	r7, #20
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bc80      	pop	{r7}
 8004ada:	4770      	bx	lr
 8004adc:	40012c00 	.word	0x40012c00
 8004ae0:	40013400 	.word	0x40013400
 8004ae4:	40000400 	.word	0x40000400
 8004ae8:	40000800 	.word	0x40000800
 8004aec:	40000c00 	.word	0x40000c00

08004af0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b087      	sub	sp, #28
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a1b      	ldr	r3, [r3, #32]
 8004b04:	f023 0201 	bic.w	r2, r3, #1
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f023 0303 	bic.w	r3, r3, #3
 8004b26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	f023 0302 	bic.w	r3, r3, #2
 8004b38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	4a20      	ldr	r2, [pc, #128]	@ (8004bc8 <TIM_OC1_SetConfig+0xd8>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d003      	beq.n	8004b54 <TIM_OC1_SetConfig+0x64>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a1f      	ldr	r2, [pc, #124]	@ (8004bcc <TIM_OC1_SetConfig+0xdc>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d10c      	bne.n	8004b6e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	f023 0308 	bic.w	r3, r3, #8
 8004b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	697a      	ldr	r2, [r7, #20]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	f023 0304 	bic.w	r3, r3, #4
 8004b6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a15      	ldr	r2, [pc, #84]	@ (8004bc8 <TIM_OC1_SetConfig+0xd8>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d003      	beq.n	8004b7e <TIM_OC1_SetConfig+0x8e>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a14      	ldr	r2, [pc, #80]	@ (8004bcc <TIM_OC1_SetConfig+0xdc>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d111      	bne.n	8004ba2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	695b      	ldr	r3, [r3, #20]
 8004b92:	693a      	ldr	r2, [r7, #16]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	699b      	ldr	r3, [r3, #24]
 8004b9c:	693a      	ldr	r2, [r7, #16]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	693a      	ldr	r2, [r7, #16]
 8004ba6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	68fa      	ldr	r2, [r7, #12]
 8004bac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	685a      	ldr	r2, [r3, #4]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	621a      	str	r2, [r3, #32]
}
 8004bbc:	bf00      	nop
 8004bbe:	371c      	adds	r7, #28
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bc80      	pop	{r7}
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop
 8004bc8:	40012c00 	.word	0x40012c00
 8004bcc:	40013400 	.word	0x40013400

08004bd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b087      	sub	sp, #28
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a1b      	ldr	r3, [r3, #32]
 8004bde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	f023 0210 	bic.w	r2, r3, #16
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	021b      	lsls	r3, r3, #8
 8004c0e:	68fa      	ldr	r2, [r7, #12]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	f023 0320 	bic.w	r3, r3, #32
 8004c1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	011b      	lsls	r3, r3, #4
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a21      	ldr	r2, [pc, #132]	@ (8004cb0 <TIM_OC2_SetConfig+0xe0>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d003      	beq.n	8004c38 <TIM_OC2_SetConfig+0x68>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a20      	ldr	r2, [pc, #128]	@ (8004cb4 <TIM_OC2_SetConfig+0xe4>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d10d      	bne.n	8004c54 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	011b      	lsls	r3, r3, #4
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a16      	ldr	r2, [pc, #88]	@ (8004cb0 <TIM_OC2_SetConfig+0xe0>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d003      	beq.n	8004c64 <TIM_OC2_SetConfig+0x94>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a15      	ldr	r2, [pc, #84]	@ (8004cb4 <TIM_OC2_SetConfig+0xe4>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d113      	bne.n	8004c8c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	695b      	ldr	r3, [r3, #20]
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	699b      	ldr	r3, [r3, #24]
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	685a      	ldr	r2, [r3, #4]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	697a      	ldr	r2, [r7, #20]
 8004ca4:	621a      	str	r2, [r3, #32]
}
 8004ca6:	bf00      	nop
 8004ca8:	371c      	adds	r7, #28
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bc80      	pop	{r7}
 8004cae:	4770      	bx	lr
 8004cb0:	40012c00 	.word	0x40012c00
 8004cb4:	40013400 	.word	0x40013400

08004cb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69db      	ldr	r3, [r3, #28]
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f023 0303 	bic.w	r3, r3, #3
 8004cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	021b      	lsls	r3, r3, #8
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a21      	ldr	r2, [pc, #132]	@ (8004d98 <TIM_OC3_SetConfig+0xe0>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d003      	beq.n	8004d1e <TIM_OC3_SetConfig+0x66>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a20      	ldr	r2, [pc, #128]	@ (8004d9c <TIM_OC3_SetConfig+0xe4>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d10d      	bne.n	8004d3a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	021b      	lsls	r3, r3, #8
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a16      	ldr	r2, [pc, #88]	@ (8004d98 <TIM_OC3_SetConfig+0xe0>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d003      	beq.n	8004d4a <TIM_OC3_SetConfig+0x92>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a15      	ldr	r2, [pc, #84]	@ (8004d9c <TIM_OC3_SetConfig+0xe4>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d113      	bne.n	8004d72 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	011b      	lsls	r3, r3, #4
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	699b      	ldr	r3, [r3, #24]
 8004d6a:	011b      	lsls	r3, r3, #4
 8004d6c:	693a      	ldr	r2, [r7, #16]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	685a      	ldr	r2, [r3, #4]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	697a      	ldr	r2, [r7, #20]
 8004d8a:	621a      	str	r2, [r3, #32]
}
 8004d8c:	bf00      	nop
 8004d8e:	371c      	adds	r7, #28
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bc80      	pop	{r7}
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop
 8004d98:	40012c00 	.word	0x40012c00
 8004d9c:	40013400 	.word	0x40013400

08004da0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b087      	sub	sp, #28
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a1b      	ldr	r3, [r3, #32]
 8004dae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6a1b      	ldr	r3, [r3, #32]
 8004db4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004dce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	021b      	lsls	r3, r3, #8
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004dea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	031b      	lsls	r3, r3, #12
 8004df2:	693a      	ldr	r2, [r7, #16]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4a11      	ldr	r2, [pc, #68]	@ (8004e40 <TIM_OC4_SetConfig+0xa0>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d003      	beq.n	8004e08 <TIM_OC4_SetConfig+0x68>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4a10      	ldr	r2, [pc, #64]	@ (8004e44 <TIM_OC4_SetConfig+0xa4>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d109      	bne.n	8004e1c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	019b      	lsls	r3, r3, #6
 8004e16:	697a      	ldr	r2, [r7, #20]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	68fa      	ldr	r2, [r7, #12]
 8004e26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	685a      	ldr	r2, [r3, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	621a      	str	r2, [r3, #32]
}
 8004e36:	bf00      	nop
 8004e38:	371c      	adds	r7, #28
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bc80      	pop	{r7}
 8004e3e:	4770      	bx	lr
 8004e40:	40012c00 	.word	0x40012c00
 8004e44:	40013400 	.word	0x40013400

08004e48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6a1b      	ldr	r3, [r3, #32]
 8004e58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6a1b      	ldr	r3, [r3, #32]
 8004e5e:	f023 0201 	bic.w	r2, r3, #1
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	699b      	ldr	r3, [r3, #24]
 8004e6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	011b      	lsls	r3, r3, #4
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	f023 030a 	bic.w	r3, r3, #10
 8004e84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	693a      	ldr	r2, [r7, #16]
 8004e92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	621a      	str	r2, [r3, #32]
}
 8004e9a:	bf00      	nop
 8004e9c:	371c      	adds	r7, #28
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bc80      	pop	{r7}
 8004ea2:	4770      	bx	lr

08004ea4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b087      	sub	sp, #28
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	60b9      	str	r1, [r7, #8]
 8004eae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6a1b      	ldr	r3, [r3, #32]
 8004eb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6a1b      	ldr	r3, [r3, #32]
 8004eba:	f023 0210 	bic.w	r2, r3, #16
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	699b      	ldr	r3, [r3, #24]
 8004ec6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ece:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	031b      	lsls	r3, r3, #12
 8004ed4:	693a      	ldr	r2, [r7, #16]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ee0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	011b      	lsls	r3, r3, #4
 8004ee6:	697a      	ldr	r2, [r7, #20]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	693a      	ldr	r2, [r7, #16]
 8004ef0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	697a      	ldr	r2, [r7, #20]
 8004ef6:	621a      	str	r2, [r3, #32]
}
 8004ef8:	bf00      	nop
 8004efa:	371c      	adds	r7, #28
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bc80      	pop	{r7}
 8004f00:	4770      	bx	lr

08004f02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f02:	b480      	push	{r7}
 8004f04:	b085      	sub	sp, #20
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
 8004f0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f1a:	683a      	ldr	r2, [r7, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	f043 0307 	orr.w	r3, r3, #7
 8004f24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	609a      	str	r2, [r3, #8]
}
 8004f2c:	bf00      	nop
 8004f2e:	3714      	adds	r7, #20
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bc80      	pop	{r7}
 8004f34:	4770      	bx	lr

08004f36 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b087      	sub	sp, #28
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	60f8      	str	r0, [r7, #12]
 8004f3e:	60b9      	str	r1, [r7, #8]
 8004f40:	607a      	str	r2, [r7, #4]
 8004f42:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f50:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	021a      	lsls	r2, r3, #8
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	609a      	str	r2, [r3, #8]
}
 8004f6a:	bf00      	nop
 8004f6c:	371c      	adds	r7, #28
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bc80      	pop	{r7}
 8004f72:	4770      	bx	lr

08004f74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b087      	sub	sp, #28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	f003 031f 	and.w	r3, r3, #31
 8004f86:	2201      	movs	r2, #1
 8004f88:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6a1a      	ldr	r2, [r3, #32]
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	43db      	mvns	r3, r3
 8004f96:	401a      	ands	r2, r3
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6a1a      	ldr	r2, [r3, #32]
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	f003 031f 	and.w	r3, r3, #31
 8004fa6:	6879      	ldr	r1, [r7, #4]
 8004fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8004fac:	431a      	orrs	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	621a      	str	r2, [r3, #32]
}
 8004fb2:	bf00      	nop
 8004fb4:	371c      	adds	r7, #28
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bc80      	pop	{r7}
 8004fba:	4770      	bx	lr

08004fbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d101      	bne.n	8004fd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	e050      	b.n	8005076 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ffa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68fa      	ldr	r2, [r7, #12]
 8005002:	4313      	orrs	r3, r2
 8005004:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a1b      	ldr	r2, [pc, #108]	@ (8005080 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d018      	beq.n	800504a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a19      	ldr	r2, [pc, #100]	@ (8005084 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d013      	beq.n	800504a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800502a:	d00e      	beq.n	800504a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a15      	ldr	r2, [pc, #84]	@ (8005088 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d009      	beq.n	800504a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a14      	ldr	r2, [pc, #80]	@ (800508c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d004      	beq.n	800504a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a12      	ldr	r2, [pc, #72]	@ (8005090 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d10c      	bne.n	8005064 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005050:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	68ba      	ldr	r2, [r7, #8]
 8005058:	4313      	orrs	r3, r2
 800505a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68ba      	ldr	r2, [r7, #8]
 8005062:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3714      	adds	r7, #20
 800507a:	46bd      	mov	sp, r7
 800507c:	bc80      	pop	{r7}
 800507e:	4770      	bx	lr
 8005080:	40012c00 	.word	0x40012c00
 8005084:	40013400 	.word	0x40013400
 8005088:	40000400 	.word	0x40000400
 800508c:	40000800 	.word	0x40000800
 8005090:	40000c00 	.word	0x40000c00

08005094 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005094:	b480      	push	{r7}
 8005096:	b085      	sub	sp, #20
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800509e:	2300      	movs	r3, #0
 80050a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d101      	bne.n	80050b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80050ac:	2302      	movs	r3, #2
 80050ae:	e03d      	b.n	800512c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	4313      	orrs	r3, r2
 80050e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	691b      	ldr	r3, [r3, #16]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	695b      	ldr	r3, [r3, #20]
 8005108:	4313      	orrs	r3, r2
 800510a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	4313      	orrs	r3, r2
 8005118:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800512a:	2300      	movs	r3, #0
}
 800512c:	4618      	mov	r0, r3
 800512e:	3714      	adds	r7, #20
 8005130:	46bd      	mov	sp, r7
 8005132:	bc80      	pop	{r7}
 8005134:	4770      	bx	lr

08005136 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005136:	b480      	push	{r7}
 8005138:	b083      	sub	sp, #12
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800513e:	bf00      	nop
 8005140:	370c      	adds	r7, #12
 8005142:	46bd      	mov	sp, r7
 8005144:	bc80      	pop	{r7}
 8005146:	4770      	bx	lr

08005148 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005150:	bf00      	nop
 8005152:	370c      	adds	r7, #12
 8005154:	46bd      	mov	sp, r7
 8005156:	bc80      	pop	{r7}
 8005158:	4770      	bx	lr
	...

0800515c <sniprintf>:
 800515c:	b40c      	push	{r2, r3}
 800515e:	b530      	push	{r4, r5, lr}
 8005160:	4b18      	ldr	r3, [pc, #96]	@ (80051c4 <sniprintf+0x68>)
 8005162:	1e0c      	subs	r4, r1, #0
 8005164:	681d      	ldr	r5, [r3, #0]
 8005166:	b09d      	sub	sp, #116	@ 0x74
 8005168:	da08      	bge.n	800517c <sniprintf+0x20>
 800516a:	238b      	movs	r3, #139	@ 0x8b
 800516c:	f04f 30ff 	mov.w	r0, #4294967295
 8005170:	602b      	str	r3, [r5, #0]
 8005172:	b01d      	add	sp, #116	@ 0x74
 8005174:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005178:	b002      	add	sp, #8
 800517a:	4770      	bx	lr
 800517c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005180:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005184:	f04f 0300 	mov.w	r3, #0
 8005188:	931b      	str	r3, [sp, #108]	@ 0x6c
 800518a:	bf0c      	ite	eq
 800518c:	4623      	moveq	r3, r4
 800518e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005192:	9304      	str	r3, [sp, #16]
 8005194:	9307      	str	r3, [sp, #28]
 8005196:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800519a:	9002      	str	r0, [sp, #8]
 800519c:	9006      	str	r0, [sp, #24]
 800519e:	f8ad 3016 	strh.w	r3, [sp, #22]
 80051a2:	4628      	mov	r0, r5
 80051a4:	ab21      	add	r3, sp, #132	@ 0x84
 80051a6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80051a8:	a902      	add	r1, sp, #8
 80051aa:	9301      	str	r3, [sp, #4]
 80051ac:	f000 f992 	bl	80054d4 <_svfiprintf_r>
 80051b0:	1c43      	adds	r3, r0, #1
 80051b2:	bfbc      	itt	lt
 80051b4:	238b      	movlt	r3, #139	@ 0x8b
 80051b6:	602b      	strlt	r3, [r5, #0]
 80051b8:	2c00      	cmp	r4, #0
 80051ba:	d0da      	beq.n	8005172 <sniprintf+0x16>
 80051bc:	2200      	movs	r2, #0
 80051be:	9b02      	ldr	r3, [sp, #8]
 80051c0:	701a      	strb	r2, [r3, #0]
 80051c2:	e7d6      	b.n	8005172 <sniprintf+0x16>
 80051c4:	20000064 	.word	0x20000064

080051c8 <memset>:
 80051c8:	4603      	mov	r3, r0
 80051ca:	4402      	add	r2, r0
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d100      	bne.n	80051d2 <memset+0xa>
 80051d0:	4770      	bx	lr
 80051d2:	f803 1b01 	strb.w	r1, [r3], #1
 80051d6:	e7f9      	b.n	80051cc <memset+0x4>

080051d8 <__errno>:
 80051d8:	4b01      	ldr	r3, [pc, #4]	@ (80051e0 <__errno+0x8>)
 80051da:	6818      	ldr	r0, [r3, #0]
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	20000064 	.word	0x20000064

080051e4 <__libc_init_array>:
 80051e4:	b570      	push	{r4, r5, r6, lr}
 80051e6:	2600      	movs	r6, #0
 80051e8:	4d0c      	ldr	r5, [pc, #48]	@ (800521c <__libc_init_array+0x38>)
 80051ea:	4c0d      	ldr	r4, [pc, #52]	@ (8005220 <__libc_init_array+0x3c>)
 80051ec:	1b64      	subs	r4, r4, r5
 80051ee:	10a4      	asrs	r4, r4, #2
 80051f0:	42a6      	cmp	r6, r4
 80051f2:	d109      	bne.n	8005208 <__libc_init_array+0x24>
 80051f4:	f000 fc76 	bl	8005ae4 <_init>
 80051f8:	2600      	movs	r6, #0
 80051fa:	4d0a      	ldr	r5, [pc, #40]	@ (8005224 <__libc_init_array+0x40>)
 80051fc:	4c0a      	ldr	r4, [pc, #40]	@ (8005228 <__libc_init_array+0x44>)
 80051fe:	1b64      	subs	r4, r4, r5
 8005200:	10a4      	asrs	r4, r4, #2
 8005202:	42a6      	cmp	r6, r4
 8005204:	d105      	bne.n	8005212 <__libc_init_array+0x2e>
 8005206:	bd70      	pop	{r4, r5, r6, pc}
 8005208:	f855 3b04 	ldr.w	r3, [r5], #4
 800520c:	4798      	blx	r3
 800520e:	3601      	adds	r6, #1
 8005210:	e7ee      	b.n	80051f0 <__libc_init_array+0xc>
 8005212:	f855 3b04 	ldr.w	r3, [r5], #4
 8005216:	4798      	blx	r3
 8005218:	3601      	adds	r6, #1
 800521a:	e7f2      	b.n	8005202 <__libc_init_array+0x1e>
 800521c:	08005b9c 	.word	0x08005b9c
 8005220:	08005b9c 	.word	0x08005b9c
 8005224:	08005b9c 	.word	0x08005b9c
 8005228:	08005ba0 	.word	0x08005ba0

0800522c <__retarget_lock_acquire_recursive>:
 800522c:	4770      	bx	lr

0800522e <__retarget_lock_release_recursive>:
 800522e:	4770      	bx	lr

08005230 <_free_r>:
 8005230:	b538      	push	{r3, r4, r5, lr}
 8005232:	4605      	mov	r5, r0
 8005234:	2900      	cmp	r1, #0
 8005236:	d040      	beq.n	80052ba <_free_r+0x8a>
 8005238:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800523c:	1f0c      	subs	r4, r1, #4
 800523e:	2b00      	cmp	r3, #0
 8005240:	bfb8      	it	lt
 8005242:	18e4      	addlt	r4, r4, r3
 8005244:	f000 f8de 	bl	8005404 <__malloc_lock>
 8005248:	4a1c      	ldr	r2, [pc, #112]	@ (80052bc <_free_r+0x8c>)
 800524a:	6813      	ldr	r3, [r2, #0]
 800524c:	b933      	cbnz	r3, 800525c <_free_r+0x2c>
 800524e:	6063      	str	r3, [r4, #4]
 8005250:	6014      	str	r4, [r2, #0]
 8005252:	4628      	mov	r0, r5
 8005254:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005258:	f000 b8da 	b.w	8005410 <__malloc_unlock>
 800525c:	42a3      	cmp	r3, r4
 800525e:	d908      	bls.n	8005272 <_free_r+0x42>
 8005260:	6820      	ldr	r0, [r4, #0]
 8005262:	1821      	adds	r1, r4, r0
 8005264:	428b      	cmp	r3, r1
 8005266:	bf01      	itttt	eq
 8005268:	6819      	ldreq	r1, [r3, #0]
 800526a:	685b      	ldreq	r3, [r3, #4]
 800526c:	1809      	addeq	r1, r1, r0
 800526e:	6021      	streq	r1, [r4, #0]
 8005270:	e7ed      	b.n	800524e <_free_r+0x1e>
 8005272:	461a      	mov	r2, r3
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	b10b      	cbz	r3, 800527c <_free_r+0x4c>
 8005278:	42a3      	cmp	r3, r4
 800527a:	d9fa      	bls.n	8005272 <_free_r+0x42>
 800527c:	6811      	ldr	r1, [r2, #0]
 800527e:	1850      	adds	r0, r2, r1
 8005280:	42a0      	cmp	r0, r4
 8005282:	d10b      	bne.n	800529c <_free_r+0x6c>
 8005284:	6820      	ldr	r0, [r4, #0]
 8005286:	4401      	add	r1, r0
 8005288:	1850      	adds	r0, r2, r1
 800528a:	4283      	cmp	r3, r0
 800528c:	6011      	str	r1, [r2, #0]
 800528e:	d1e0      	bne.n	8005252 <_free_r+0x22>
 8005290:	6818      	ldr	r0, [r3, #0]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	4408      	add	r0, r1
 8005296:	6010      	str	r0, [r2, #0]
 8005298:	6053      	str	r3, [r2, #4]
 800529a:	e7da      	b.n	8005252 <_free_r+0x22>
 800529c:	d902      	bls.n	80052a4 <_free_r+0x74>
 800529e:	230c      	movs	r3, #12
 80052a0:	602b      	str	r3, [r5, #0]
 80052a2:	e7d6      	b.n	8005252 <_free_r+0x22>
 80052a4:	6820      	ldr	r0, [r4, #0]
 80052a6:	1821      	adds	r1, r4, r0
 80052a8:	428b      	cmp	r3, r1
 80052aa:	bf01      	itttt	eq
 80052ac:	6819      	ldreq	r1, [r3, #0]
 80052ae:	685b      	ldreq	r3, [r3, #4]
 80052b0:	1809      	addeq	r1, r1, r0
 80052b2:	6021      	streq	r1, [r4, #0]
 80052b4:	6063      	str	r3, [r4, #4]
 80052b6:	6054      	str	r4, [r2, #4]
 80052b8:	e7cb      	b.n	8005252 <_free_r+0x22>
 80052ba:	bd38      	pop	{r3, r4, r5, pc}
 80052bc:	20000450 	.word	0x20000450

080052c0 <sbrk_aligned>:
 80052c0:	b570      	push	{r4, r5, r6, lr}
 80052c2:	4e0f      	ldr	r6, [pc, #60]	@ (8005300 <sbrk_aligned+0x40>)
 80052c4:	460c      	mov	r4, r1
 80052c6:	6831      	ldr	r1, [r6, #0]
 80052c8:	4605      	mov	r5, r0
 80052ca:	b911      	cbnz	r1, 80052d2 <sbrk_aligned+0x12>
 80052cc:	f000 fba8 	bl	8005a20 <_sbrk_r>
 80052d0:	6030      	str	r0, [r6, #0]
 80052d2:	4621      	mov	r1, r4
 80052d4:	4628      	mov	r0, r5
 80052d6:	f000 fba3 	bl	8005a20 <_sbrk_r>
 80052da:	1c43      	adds	r3, r0, #1
 80052dc:	d103      	bne.n	80052e6 <sbrk_aligned+0x26>
 80052de:	f04f 34ff 	mov.w	r4, #4294967295
 80052e2:	4620      	mov	r0, r4
 80052e4:	bd70      	pop	{r4, r5, r6, pc}
 80052e6:	1cc4      	adds	r4, r0, #3
 80052e8:	f024 0403 	bic.w	r4, r4, #3
 80052ec:	42a0      	cmp	r0, r4
 80052ee:	d0f8      	beq.n	80052e2 <sbrk_aligned+0x22>
 80052f0:	1a21      	subs	r1, r4, r0
 80052f2:	4628      	mov	r0, r5
 80052f4:	f000 fb94 	bl	8005a20 <_sbrk_r>
 80052f8:	3001      	adds	r0, #1
 80052fa:	d1f2      	bne.n	80052e2 <sbrk_aligned+0x22>
 80052fc:	e7ef      	b.n	80052de <sbrk_aligned+0x1e>
 80052fe:	bf00      	nop
 8005300:	2000044c 	.word	0x2000044c

08005304 <_malloc_r>:
 8005304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005308:	1ccd      	adds	r5, r1, #3
 800530a:	f025 0503 	bic.w	r5, r5, #3
 800530e:	3508      	adds	r5, #8
 8005310:	2d0c      	cmp	r5, #12
 8005312:	bf38      	it	cc
 8005314:	250c      	movcc	r5, #12
 8005316:	2d00      	cmp	r5, #0
 8005318:	4606      	mov	r6, r0
 800531a:	db01      	blt.n	8005320 <_malloc_r+0x1c>
 800531c:	42a9      	cmp	r1, r5
 800531e:	d904      	bls.n	800532a <_malloc_r+0x26>
 8005320:	230c      	movs	r3, #12
 8005322:	6033      	str	r3, [r6, #0]
 8005324:	2000      	movs	r0, #0
 8005326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800532a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005400 <_malloc_r+0xfc>
 800532e:	f000 f869 	bl	8005404 <__malloc_lock>
 8005332:	f8d8 3000 	ldr.w	r3, [r8]
 8005336:	461c      	mov	r4, r3
 8005338:	bb44      	cbnz	r4, 800538c <_malloc_r+0x88>
 800533a:	4629      	mov	r1, r5
 800533c:	4630      	mov	r0, r6
 800533e:	f7ff ffbf 	bl	80052c0 <sbrk_aligned>
 8005342:	1c43      	adds	r3, r0, #1
 8005344:	4604      	mov	r4, r0
 8005346:	d158      	bne.n	80053fa <_malloc_r+0xf6>
 8005348:	f8d8 4000 	ldr.w	r4, [r8]
 800534c:	4627      	mov	r7, r4
 800534e:	2f00      	cmp	r7, #0
 8005350:	d143      	bne.n	80053da <_malloc_r+0xd6>
 8005352:	2c00      	cmp	r4, #0
 8005354:	d04b      	beq.n	80053ee <_malloc_r+0xea>
 8005356:	6823      	ldr	r3, [r4, #0]
 8005358:	4639      	mov	r1, r7
 800535a:	4630      	mov	r0, r6
 800535c:	eb04 0903 	add.w	r9, r4, r3
 8005360:	f000 fb5e 	bl	8005a20 <_sbrk_r>
 8005364:	4581      	cmp	r9, r0
 8005366:	d142      	bne.n	80053ee <_malloc_r+0xea>
 8005368:	6821      	ldr	r1, [r4, #0]
 800536a:	4630      	mov	r0, r6
 800536c:	1a6d      	subs	r5, r5, r1
 800536e:	4629      	mov	r1, r5
 8005370:	f7ff ffa6 	bl	80052c0 <sbrk_aligned>
 8005374:	3001      	adds	r0, #1
 8005376:	d03a      	beq.n	80053ee <_malloc_r+0xea>
 8005378:	6823      	ldr	r3, [r4, #0]
 800537a:	442b      	add	r3, r5
 800537c:	6023      	str	r3, [r4, #0]
 800537e:	f8d8 3000 	ldr.w	r3, [r8]
 8005382:	685a      	ldr	r2, [r3, #4]
 8005384:	bb62      	cbnz	r2, 80053e0 <_malloc_r+0xdc>
 8005386:	f8c8 7000 	str.w	r7, [r8]
 800538a:	e00f      	b.n	80053ac <_malloc_r+0xa8>
 800538c:	6822      	ldr	r2, [r4, #0]
 800538e:	1b52      	subs	r2, r2, r5
 8005390:	d420      	bmi.n	80053d4 <_malloc_r+0xd0>
 8005392:	2a0b      	cmp	r2, #11
 8005394:	d917      	bls.n	80053c6 <_malloc_r+0xc2>
 8005396:	1961      	adds	r1, r4, r5
 8005398:	42a3      	cmp	r3, r4
 800539a:	6025      	str	r5, [r4, #0]
 800539c:	bf18      	it	ne
 800539e:	6059      	strne	r1, [r3, #4]
 80053a0:	6863      	ldr	r3, [r4, #4]
 80053a2:	bf08      	it	eq
 80053a4:	f8c8 1000 	streq.w	r1, [r8]
 80053a8:	5162      	str	r2, [r4, r5]
 80053aa:	604b      	str	r3, [r1, #4]
 80053ac:	4630      	mov	r0, r6
 80053ae:	f000 f82f 	bl	8005410 <__malloc_unlock>
 80053b2:	f104 000b 	add.w	r0, r4, #11
 80053b6:	1d23      	adds	r3, r4, #4
 80053b8:	f020 0007 	bic.w	r0, r0, #7
 80053bc:	1ac2      	subs	r2, r0, r3
 80053be:	bf1c      	itt	ne
 80053c0:	1a1b      	subne	r3, r3, r0
 80053c2:	50a3      	strne	r3, [r4, r2]
 80053c4:	e7af      	b.n	8005326 <_malloc_r+0x22>
 80053c6:	6862      	ldr	r2, [r4, #4]
 80053c8:	42a3      	cmp	r3, r4
 80053ca:	bf0c      	ite	eq
 80053cc:	f8c8 2000 	streq.w	r2, [r8]
 80053d0:	605a      	strne	r2, [r3, #4]
 80053d2:	e7eb      	b.n	80053ac <_malloc_r+0xa8>
 80053d4:	4623      	mov	r3, r4
 80053d6:	6864      	ldr	r4, [r4, #4]
 80053d8:	e7ae      	b.n	8005338 <_malloc_r+0x34>
 80053da:	463c      	mov	r4, r7
 80053dc:	687f      	ldr	r7, [r7, #4]
 80053de:	e7b6      	b.n	800534e <_malloc_r+0x4a>
 80053e0:	461a      	mov	r2, r3
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	42a3      	cmp	r3, r4
 80053e6:	d1fb      	bne.n	80053e0 <_malloc_r+0xdc>
 80053e8:	2300      	movs	r3, #0
 80053ea:	6053      	str	r3, [r2, #4]
 80053ec:	e7de      	b.n	80053ac <_malloc_r+0xa8>
 80053ee:	230c      	movs	r3, #12
 80053f0:	4630      	mov	r0, r6
 80053f2:	6033      	str	r3, [r6, #0]
 80053f4:	f000 f80c 	bl	8005410 <__malloc_unlock>
 80053f8:	e794      	b.n	8005324 <_malloc_r+0x20>
 80053fa:	6005      	str	r5, [r0, #0]
 80053fc:	e7d6      	b.n	80053ac <_malloc_r+0xa8>
 80053fe:	bf00      	nop
 8005400:	20000450 	.word	0x20000450

08005404 <__malloc_lock>:
 8005404:	4801      	ldr	r0, [pc, #4]	@ (800540c <__malloc_lock+0x8>)
 8005406:	f7ff bf11 	b.w	800522c <__retarget_lock_acquire_recursive>
 800540a:	bf00      	nop
 800540c:	20000448 	.word	0x20000448

08005410 <__malloc_unlock>:
 8005410:	4801      	ldr	r0, [pc, #4]	@ (8005418 <__malloc_unlock+0x8>)
 8005412:	f7ff bf0c 	b.w	800522e <__retarget_lock_release_recursive>
 8005416:	bf00      	nop
 8005418:	20000448 	.word	0x20000448

0800541c <__ssputs_r>:
 800541c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005420:	461f      	mov	r7, r3
 8005422:	688e      	ldr	r6, [r1, #8]
 8005424:	4682      	mov	sl, r0
 8005426:	42be      	cmp	r6, r7
 8005428:	460c      	mov	r4, r1
 800542a:	4690      	mov	r8, r2
 800542c:	680b      	ldr	r3, [r1, #0]
 800542e:	d82d      	bhi.n	800548c <__ssputs_r+0x70>
 8005430:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005434:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005438:	d026      	beq.n	8005488 <__ssputs_r+0x6c>
 800543a:	6965      	ldr	r5, [r4, #20]
 800543c:	6909      	ldr	r1, [r1, #16]
 800543e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005442:	eba3 0901 	sub.w	r9, r3, r1
 8005446:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800544a:	1c7b      	adds	r3, r7, #1
 800544c:	444b      	add	r3, r9
 800544e:	106d      	asrs	r5, r5, #1
 8005450:	429d      	cmp	r5, r3
 8005452:	bf38      	it	cc
 8005454:	461d      	movcc	r5, r3
 8005456:	0553      	lsls	r3, r2, #21
 8005458:	d527      	bpl.n	80054aa <__ssputs_r+0x8e>
 800545a:	4629      	mov	r1, r5
 800545c:	f7ff ff52 	bl	8005304 <_malloc_r>
 8005460:	4606      	mov	r6, r0
 8005462:	b360      	cbz	r0, 80054be <__ssputs_r+0xa2>
 8005464:	464a      	mov	r2, r9
 8005466:	6921      	ldr	r1, [r4, #16]
 8005468:	f000 faf8 	bl	8005a5c <memcpy>
 800546c:	89a3      	ldrh	r3, [r4, #12]
 800546e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005472:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005476:	81a3      	strh	r3, [r4, #12]
 8005478:	6126      	str	r6, [r4, #16]
 800547a:	444e      	add	r6, r9
 800547c:	6026      	str	r6, [r4, #0]
 800547e:	463e      	mov	r6, r7
 8005480:	6165      	str	r5, [r4, #20]
 8005482:	eba5 0509 	sub.w	r5, r5, r9
 8005486:	60a5      	str	r5, [r4, #8]
 8005488:	42be      	cmp	r6, r7
 800548a:	d900      	bls.n	800548e <__ssputs_r+0x72>
 800548c:	463e      	mov	r6, r7
 800548e:	4632      	mov	r2, r6
 8005490:	4641      	mov	r1, r8
 8005492:	6820      	ldr	r0, [r4, #0]
 8005494:	f000 faaa 	bl	80059ec <memmove>
 8005498:	2000      	movs	r0, #0
 800549a:	68a3      	ldr	r3, [r4, #8]
 800549c:	1b9b      	subs	r3, r3, r6
 800549e:	60a3      	str	r3, [r4, #8]
 80054a0:	6823      	ldr	r3, [r4, #0]
 80054a2:	4433      	add	r3, r6
 80054a4:	6023      	str	r3, [r4, #0]
 80054a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054aa:	462a      	mov	r2, r5
 80054ac:	f000 fae4 	bl	8005a78 <_realloc_r>
 80054b0:	4606      	mov	r6, r0
 80054b2:	2800      	cmp	r0, #0
 80054b4:	d1e0      	bne.n	8005478 <__ssputs_r+0x5c>
 80054b6:	4650      	mov	r0, sl
 80054b8:	6921      	ldr	r1, [r4, #16]
 80054ba:	f7ff feb9 	bl	8005230 <_free_r>
 80054be:	230c      	movs	r3, #12
 80054c0:	f8ca 3000 	str.w	r3, [sl]
 80054c4:	89a3      	ldrh	r3, [r4, #12]
 80054c6:	f04f 30ff 	mov.w	r0, #4294967295
 80054ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80054ce:	81a3      	strh	r3, [r4, #12]
 80054d0:	e7e9      	b.n	80054a6 <__ssputs_r+0x8a>
	...

080054d4 <_svfiprintf_r>:
 80054d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054d8:	4698      	mov	r8, r3
 80054da:	898b      	ldrh	r3, [r1, #12]
 80054dc:	4607      	mov	r7, r0
 80054de:	061b      	lsls	r3, r3, #24
 80054e0:	460d      	mov	r5, r1
 80054e2:	4614      	mov	r4, r2
 80054e4:	b09d      	sub	sp, #116	@ 0x74
 80054e6:	d510      	bpl.n	800550a <_svfiprintf_r+0x36>
 80054e8:	690b      	ldr	r3, [r1, #16]
 80054ea:	b973      	cbnz	r3, 800550a <_svfiprintf_r+0x36>
 80054ec:	2140      	movs	r1, #64	@ 0x40
 80054ee:	f7ff ff09 	bl	8005304 <_malloc_r>
 80054f2:	6028      	str	r0, [r5, #0]
 80054f4:	6128      	str	r0, [r5, #16]
 80054f6:	b930      	cbnz	r0, 8005506 <_svfiprintf_r+0x32>
 80054f8:	230c      	movs	r3, #12
 80054fa:	603b      	str	r3, [r7, #0]
 80054fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005500:	b01d      	add	sp, #116	@ 0x74
 8005502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005506:	2340      	movs	r3, #64	@ 0x40
 8005508:	616b      	str	r3, [r5, #20]
 800550a:	2300      	movs	r3, #0
 800550c:	9309      	str	r3, [sp, #36]	@ 0x24
 800550e:	2320      	movs	r3, #32
 8005510:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005514:	2330      	movs	r3, #48	@ 0x30
 8005516:	f04f 0901 	mov.w	r9, #1
 800551a:	f8cd 800c 	str.w	r8, [sp, #12]
 800551e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80056b8 <_svfiprintf_r+0x1e4>
 8005522:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005526:	4623      	mov	r3, r4
 8005528:	469a      	mov	sl, r3
 800552a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800552e:	b10a      	cbz	r2, 8005534 <_svfiprintf_r+0x60>
 8005530:	2a25      	cmp	r2, #37	@ 0x25
 8005532:	d1f9      	bne.n	8005528 <_svfiprintf_r+0x54>
 8005534:	ebba 0b04 	subs.w	fp, sl, r4
 8005538:	d00b      	beq.n	8005552 <_svfiprintf_r+0x7e>
 800553a:	465b      	mov	r3, fp
 800553c:	4622      	mov	r2, r4
 800553e:	4629      	mov	r1, r5
 8005540:	4638      	mov	r0, r7
 8005542:	f7ff ff6b 	bl	800541c <__ssputs_r>
 8005546:	3001      	adds	r0, #1
 8005548:	f000 80a7 	beq.w	800569a <_svfiprintf_r+0x1c6>
 800554c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800554e:	445a      	add	r2, fp
 8005550:	9209      	str	r2, [sp, #36]	@ 0x24
 8005552:	f89a 3000 	ldrb.w	r3, [sl]
 8005556:	2b00      	cmp	r3, #0
 8005558:	f000 809f 	beq.w	800569a <_svfiprintf_r+0x1c6>
 800555c:	2300      	movs	r3, #0
 800555e:	f04f 32ff 	mov.w	r2, #4294967295
 8005562:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005566:	f10a 0a01 	add.w	sl, sl, #1
 800556a:	9304      	str	r3, [sp, #16]
 800556c:	9307      	str	r3, [sp, #28]
 800556e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005572:	931a      	str	r3, [sp, #104]	@ 0x68
 8005574:	4654      	mov	r4, sl
 8005576:	2205      	movs	r2, #5
 8005578:	f814 1b01 	ldrb.w	r1, [r4], #1
 800557c:	484e      	ldr	r0, [pc, #312]	@ (80056b8 <_svfiprintf_r+0x1e4>)
 800557e:	f000 fa5f 	bl	8005a40 <memchr>
 8005582:	9a04      	ldr	r2, [sp, #16]
 8005584:	b9d8      	cbnz	r0, 80055be <_svfiprintf_r+0xea>
 8005586:	06d0      	lsls	r0, r2, #27
 8005588:	bf44      	itt	mi
 800558a:	2320      	movmi	r3, #32
 800558c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005590:	0711      	lsls	r1, r2, #28
 8005592:	bf44      	itt	mi
 8005594:	232b      	movmi	r3, #43	@ 0x2b
 8005596:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800559a:	f89a 3000 	ldrb.w	r3, [sl]
 800559e:	2b2a      	cmp	r3, #42	@ 0x2a
 80055a0:	d015      	beq.n	80055ce <_svfiprintf_r+0xfa>
 80055a2:	4654      	mov	r4, sl
 80055a4:	2000      	movs	r0, #0
 80055a6:	f04f 0c0a 	mov.w	ip, #10
 80055aa:	9a07      	ldr	r2, [sp, #28]
 80055ac:	4621      	mov	r1, r4
 80055ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055b2:	3b30      	subs	r3, #48	@ 0x30
 80055b4:	2b09      	cmp	r3, #9
 80055b6:	d94b      	bls.n	8005650 <_svfiprintf_r+0x17c>
 80055b8:	b1b0      	cbz	r0, 80055e8 <_svfiprintf_r+0x114>
 80055ba:	9207      	str	r2, [sp, #28]
 80055bc:	e014      	b.n	80055e8 <_svfiprintf_r+0x114>
 80055be:	eba0 0308 	sub.w	r3, r0, r8
 80055c2:	fa09 f303 	lsl.w	r3, r9, r3
 80055c6:	4313      	orrs	r3, r2
 80055c8:	46a2      	mov	sl, r4
 80055ca:	9304      	str	r3, [sp, #16]
 80055cc:	e7d2      	b.n	8005574 <_svfiprintf_r+0xa0>
 80055ce:	9b03      	ldr	r3, [sp, #12]
 80055d0:	1d19      	adds	r1, r3, #4
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	9103      	str	r1, [sp, #12]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	bfbb      	ittet	lt
 80055da:	425b      	neglt	r3, r3
 80055dc:	f042 0202 	orrlt.w	r2, r2, #2
 80055e0:	9307      	strge	r3, [sp, #28]
 80055e2:	9307      	strlt	r3, [sp, #28]
 80055e4:	bfb8      	it	lt
 80055e6:	9204      	strlt	r2, [sp, #16]
 80055e8:	7823      	ldrb	r3, [r4, #0]
 80055ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80055ec:	d10a      	bne.n	8005604 <_svfiprintf_r+0x130>
 80055ee:	7863      	ldrb	r3, [r4, #1]
 80055f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80055f2:	d132      	bne.n	800565a <_svfiprintf_r+0x186>
 80055f4:	9b03      	ldr	r3, [sp, #12]
 80055f6:	3402      	adds	r4, #2
 80055f8:	1d1a      	adds	r2, r3, #4
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	9203      	str	r2, [sp, #12]
 80055fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005602:	9305      	str	r3, [sp, #20]
 8005604:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80056bc <_svfiprintf_r+0x1e8>
 8005608:	2203      	movs	r2, #3
 800560a:	4650      	mov	r0, sl
 800560c:	7821      	ldrb	r1, [r4, #0]
 800560e:	f000 fa17 	bl	8005a40 <memchr>
 8005612:	b138      	cbz	r0, 8005624 <_svfiprintf_r+0x150>
 8005614:	2240      	movs	r2, #64	@ 0x40
 8005616:	9b04      	ldr	r3, [sp, #16]
 8005618:	eba0 000a 	sub.w	r0, r0, sl
 800561c:	4082      	lsls	r2, r0
 800561e:	4313      	orrs	r3, r2
 8005620:	3401      	adds	r4, #1
 8005622:	9304      	str	r3, [sp, #16]
 8005624:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005628:	2206      	movs	r2, #6
 800562a:	4825      	ldr	r0, [pc, #148]	@ (80056c0 <_svfiprintf_r+0x1ec>)
 800562c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005630:	f000 fa06 	bl	8005a40 <memchr>
 8005634:	2800      	cmp	r0, #0
 8005636:	d036      	beq.n	80056a6 <_svfiprintf_r+0x1d2>
 8005638:	4b22      	ldr	r3, [pc, #136]	@ (80056c4 <_svfiprintf_r+0x1f0>)
 800563a:	bb1b      	cbnz	r3, 8005684 <_svfiprintf_r+0x1b0>
 800563c:	9b03      	ldr	r3, [sp, #12]
 800563e:	3307      	adds	r3, #7
 8005640:	f023 0307 	bic.w	r3, r3, #7
 8005644:	3308      	adds	r3, #8
 8005646:	9303      	str	r3, [sp, #12]
 8005648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800564a:	4433      	add	r3, r6
 800564c:	9309      	str	r3, [sp, #36]	@ 0x24
 800564e:	e76a      	b.n	8005526 <_svfiprintf_r+0x52>
 8005650:	460c      	mov	r4, r1
 8005652:	2001      	movs	r0, #1
 8005654:	fb0c 3202 	mla	r2, ip, r2, r3
 8005658:	e7a8      	b.n	80055ac <_svfiprintf_r+0xd8>
 800565a:	2300      	movs	r3, #0
 800565c:	f04f 0c0a 	mov.w	ip, #10
 8005660:	4619      	mov	r1, r3
 8005662:	3401      	adds	r4, #1
 8005664:	9305      	str	r3, [sp, #20]
 8005666:	4620      	mov	r0, r4
 8005668:	f810 2b01 	ldrb.w	r2, [r0], #1
 800566c:	3a30      	subs	r2, #48	@ 0x30
 800566e:	2a09      	cmp	r2, #9
 8005670:	d903      	bls.n	800567a <_svfiprintf_r+0x1a6>
 8005672:	2b00      	cmp	r3, #0
 8005674:	d0c6      	beq.n	8005604 <_svfiprintf_r+0x130>
 8005676:	9105      	str	r1, [sp, #20]
 8005678:	e7c4      	b.n	8005604 <_svfiprintf_r+0x130>
 800567a:	4604      	mov	r4, r0
 800567c:	2301      	movs	r3, #1
 800567e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005682:	e7f0      	b.n	8005666 <_svfiprintf_r+0x192>
 8005684:	ab03      	add	r3, sp, #12
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	462a      	mov	r2, r5
 800568a:	4638      	mov	r0, r7
 800568c:	4b0e      	ldr	r3, [pc, #56]	@ (80056c8 <_svfiprintf_r+0x1f4>)
 800568e:	a904      	add	r1, sp, #16
 8005690:	f3af 8000 	nop.w
 8005694:	1c42      	adds	r2, r0, #1
 8005696:	4606      	mov	r6, r0
 8005698:	d1d6      	bne.n	8005648 <_svfiprintf_r+0x174>
 800569a:	89ab      	ldrh	r3, [r5, #12]
 800569c:	065b      	lsls	r3, r3, #25
 800569e:	f53f af2d 	bmi.w	80054fc <_svfiprintf_r+0x28>
 80056a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80056a4:	e72c      	b.n	8005500 <_svfiprintf_r+0x2c>
 80056a6:	ab03      	add	r3, sp, #12
 80056a8:	9300      	str	r3, [sp, #0]
 80056aa:	462a      	mov	r2, r5
 80056ac:	4638      	mov	r0, r7
 80056ae:	4b06      	ldr	r3, [pc, #24]	@ (80056c8 <_svfiprintf_r+0x1f4>)
 80056b0:	a904      	add	r1, sp, #16
 80056b2:	f000 f87d 	bl	80057b0 <_printf_i>
 80056b6:	e7ed      	b.n	8005694 <_svfiprintf_r+0x1c0>
 80056b8:	08005b66 	.word	0x08005b66
 80056bc:	08005b6c 	.word	0x08005b6c
 80056c0:	08005b70 	.word	0x08005b70
 80056c4:	00000000 	.word	0x00000000
 80056c8:	0800541d 	.word	0x0800541d

080056cc <_printf_common>:
 80056cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056d0:	4616      	mov	r6, r2
 80056d2:	4698      	mov	r8, r3
 80056d4:	688a      	ldr	r2, [r1, #8]
 80056d6:	690b      	ldr	r3, [r1, #16]
 80056d8:	4607      	mov	r7, r0
 80056da:	4293      	cmp	r3, r2
 80056dc:	bfb8      	it	lt
 80056de:	4613      	movlt	r3, r2
 80056e0:	6033      	str	r3, [r6, #0]
 80056e2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80056e6:	460c      	mov	r4, r1
 80056e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80056ec:	b10a      	cbz	r2, 80056f2 <_printf_common+0x26>
 80056ee:	3301      	adds	r3, #1
 80056f0:	6033      	str	r3, [r6, #0]
 80056f2:	6823      	ldr	r3, [r4, #0]
 80056f4:	0699      	lsls	r1, r3, #26
 80056f6:	bf42      	ittt	mi
 80056f8:	6833      	ldrmi	r3, [r6, #0]
 80056fa:	3302      	addmi	r3, #2
 80056fc:	6033      	strmi	r3, [r6, #0]
 80056fe:	6825      	ldr	r5, [r4, #0]
 8005700:	f015 0506 	ands.w	r5, r5, #6
 8005704:	d106      	bne.n	8005714 <_printf_common+0x48>
 8005706:	f104 0a19 	add.w	sl, r4, #25
 800570a:	68e3      	ldr	r3, [r4, #12]
 800570c:	6832      	ldr	r2, [r6, #0]
 800570e:	1a9b      	subs	r3, r3, r2
 8005710:	42ab      	cmp	r3, r5
 8005712:	dc2b      	bgt.n	800576c <_printf_common+0xa0>
 8005714:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005718:	6822      	ldr	r2, [r4, #0]
 800571a:	3b00      	subs	r3, #0
 800571c:	bf18      	it	ne
 800571e:	2301      	movne	r3, #1
 8005720:	0692      	lsls	r2, r2, #26
 8005722:	d430      	bmi.n	8005786 <_printf_common+0xba>
 8005724:	4641      	mov	r1, r8
 8005726:	4638      	mov	r0, r7
 8005728:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800572c:	47c8      	blx	r9
 800572e:	3001      	adds	r0, #1
 8005730:	d023      	beq.n	800577a <_printf_common+0xae>
 8005732:	6823      	ldr	r3, [r4, #0]
 8005734:	6922      	ldr	r2, [r4, #16]
 8005736:	f003 0306 	and.w	r3, r3, #6
 800573a:	2b04      	cmp	r3, #4
 800573c:	bf14      	ite	ne
 800573e:	2500      	movne	r5, #0
 8005740:	6833      	ldreq	r3, [r6, #0]
 8005742:	f04f 0600 	mov.w	r6, #0
 8005746:	bf08      	it	eq
 8005748:	68e5      	ldreq	r5, [r4, #12]
 800574a:	f104 041a 	add.w	r4, r4, #26
 800574e:	bf08      	it	eq
 8005750:	1aed      	subeq	r5, r5, r3
 8005752:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005756:	bf08      	it	eq
 8005758:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800575c:	4293      	cmp	r3, r2
 800575e:	bfc4      	itt	gt
 8005760:	1a9b      	subgt	r3, r3, r2
 8005762:	18ed      	addgt	r5, r5, r3
 8005764:	42b5      	cmp	r5, r6
 8005766:	d11a      	bne.n	800579e <_printf_common+0xd2>
 8005768:	2000      	movs	r0, #0
 800576a:	e008      	b.n	800577e <_printf_common+0xb2>
 800576c:	2301      	movs	r3, #1
 800576e:	4652      	mov	r2, sl
 8005770:	4641      	mov	r1, r8
 8005772:	4638      	mov	r0, r7
 8005774:	47c8      	blx	r9
 8005776:	3001      	adds	r0, #1
 8005778:	d103      	bne.n	8005782 <_printf_common+0xb6>
 800577a:	f04f 30ff 	mov.w	r0, #4294967295
 800577e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005782:	3501      	adds	r5, #1
 8005784:	e7c1      	b.n	800570a <_printf_common+0x3e>
 8005786:	2030      	movs	r0, #48	@ 0x30
 8005788:	18e1      	adds	r1, r4, r3
 800578a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800578e:	1c5a      	adds	r2, r3, #1
 8005790:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005794:	4422      	add	r2, r4
 8005796:	3302      	adds	r3, #2
 8005798:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800579c:	e7c2      	b.n	8005724 <_printf_common+0x58>
 800579e:	2301      	movs	r3, #1
 80057a0:	4622      	mov	r2, r4
 80057a2:	4641      	mov	r1, r8
 80057a4:	4638      	mov	r0, r7
 80057a6:	47c8      	blx	r9
 80057a8:	3001      	adds	r0, #1
 80057aa:	d0e6      	beq.n	800577a <_printf_common+0xae>
 80057ac:	3601      	adds	r6, #1
 80057ae:	e7d9      	b.n	8005764 <_printf_common+0x98>

080057b0 <_printf_i>:
 80057b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057b4:	7e0f      	ldrb	r7, [r1, #24]
 80057b6:	4691      	mov	r9, r2
 80057b8:	2f78      	cmp	r7, #120	@ 0x78
 80057ba:	4680      	mov	r8, r0
 80057bc:	460c      	mov	r4, r1
 80057be:	469a      	mov	sl, r3
 80057c0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80057c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80057c6:	d807      	bhi.n	80057d8 <_printf_i+0x28>
 80057c8:	2f62      	cmp	r7, #98	@ 0x62
 80057ca:	d80a      	bhi.n	80057e2 <_printf_i+0x32>
 80057cc:	2f00      	cmp	r7, #0
 80057ce:	f000 80d1 	beq.w	8005974 <_printf_i+0x1c4>
 80057d2:	2f58      	cmp	r7, #88	@ 0x58
 80057d4:	f000 80b8 	beq.w	8005948 <_printf_i+0x198>
 80057d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80057dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80057e0:	e03a      	b.n	8005858 <_printf_i+0xa8>
 80057e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80057e6:	2b15      	cmp	r3, #21
 80057e8:	d8f6      	bhi.n	80057d8 <_printf_i+0x28>
 80057ea:	a101      	add	r1, pc, #4	@ (adr r1, 80057f0 <_printf_i+0x40>)
 80057ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057f0:	08005849 	.word	0x08005849
 80057f4:	0800585d 	.word	0x0800585d
 80057f8:	080057d9 	.word	0x080057d9
 80057fc:	080057d9 	.word	0x080057d9
 8005800:	080057d9 	.word	0x080057d9
 8005804:	080057d9 	.word	0x080057d9
 8005808:	0800585d 	.word	0x0800585d
 800580c:	080057d9 	.word	0x080057d9
 8005810:	080057d9 	.word	0x080057d9
 8005814:	080057d9 	.word	0x080057d9
 8005818:	080057d9 	.word	0x080057d9
 800581c:	0800595b 	.word	0x0800595b
 8005820:	08005887 	.word	0x08005887
 8005824:	08005915 	.word	0x08005915
 8005828:	080057d9 	.word	0x080057d9
 800582c:	080057d9 	.word	0x080057d9
 8005830:	0800597d 	.word	0x0800597d
 8005834:	080057d9 	.word	0x080057d9
 8005838:	08005887 	.word	0x08005887
 800583c:	080057d9 	.word	0x080057d9
 8005840:	080057d9 	.word	0x080057d9
 8005844:	0800591d 	.word	0x0800591d
 8005848:	6833      	ldr	r3, [r6, #0]
 800584a:	1d1a      	adds	r2, r3, #4
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	6032      	str	r2, [r6, #0]
 8005850:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005854:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005858:	2301      	movs	r3, #1
 800585a:	e09c      	b.n	8005996 <_printf_i+0x1e6>
 800585c:	6833      	ldr	r3, [r6, #0]
 800585e:	6820      	ldr	r0, [r4, #0]
 8005860:	1d19      	adds	r1, r3, #4
 8005862:	6031      	str	r1, [r6, #0]
 8005864:	0606      	lsls	r6, r0, #24
 8005866:	d501      	bpl.n	800586c <_printf_i+0xbc>
 8005868:	681d      	ldr	r5, [r3, #0]
 800586a:	e003      	b.n	8005874 <_printf_i+0xc4>
 800586c:	0645      	lsls	r5, r0, #25
 800586e:	d5fb      	bpl.n	8005868 <_printf_i+0xb8>
 8005870:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005874:	2d00      	cmp	r5, #0
 8005876:	da03      	bge.n	8005880 <_printf_i+0xd0>
 8005878:	232d      	movs	r3, #45	@ 0x2d
 800587a:	426d      	negs	r5, r5
 800587c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005880:	230a      	movs	r3, #10
 8005882:	4858      	ldr	r0, [pc, #352]	@ (80059e4 <_printf_i+0x234>)
 8005884:	e011      	b.n	80058aa <_printf_i+0xfa>
 8005886:	6821      	ldr	r1, [r4, #0]
 8005888:	6833      	ldr	r3, [r6, #0]
 800588a:	0608      	lsls	r0, r1, #24
 800588c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005890:	d402      	bmi.n	8005898 <_printf_i+0xe8>
 8005892:	0649      	lsls	r1, r1, #25
 8005894:	bf48      	it	mi
 8005896:	b2ad      	uxthmi	r5, r5
 8005898:	2f6f      	cmp	r7, #111	@ 0x6f
 800589a:	6033      	str	r3, [r6, #0]
 800589c:	bf14      	ite	ne
 800589e:	230a      	movne	r3, #10
 80058a0:	2308      	moveq	r3, #8
 80058a2:	4850      	ldr	r0, [pc, #320]	@ (80059e4 <_printf_i+0x234>)
 80058a4:	2100      	movs	r1, #0
 80058a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80058aa:	6866      	ldr	r6, [r4, #4]
 80058ac:	2e00      	cmp	r6, #0
 80058ae:	60a6      	str	r6, [r4, #8]
 80058b0:	db05      	blt.n	80058be <_printf_i+0x10e>
 80058b2:	6821      	ldr	r1, [r4, #0]
 80058b4:	432e      	orrs	r6, r5
 80058b6:	f021 0104 	bic.w	r1, r1, #4
 80058ba:	6021      	str	r1, [r4, #0]
 80058bc:	d04b      	beq.n	8005956 <_printf_i+0x1a6>
 80058be:	4616      	mov	r6, r2
 80058c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80058c4:	fb03 5711 	mls	r7, r3, r1, r5
 80058c8:	5dc7      	ldrb	r7, [r0, r7]
 80058ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80058ce:	462f      	mov	r7, r5
 80058d0:	42bb      	cmp	r3, r7
 80058d2:	460d      	mov	r5, r1
 80058d4:	d9f4      	bls.n	80058c0 <_printf_i+0x110>
 80058d6:	2b08      	cmp	r3, #8
 80058d8:	d10b      	bne.n	80058f2 <_printf_i+0x142>
 80058da:	6823      	ldr	r3, [r4, #0]
 80058dc:	07df      	lsls	r7, r3, #31
 80058de:	d508      	bpl.n	80058f2 <_printf_i+0x142>
 80058e0:	6923      	ldr	r3, [r4, #16]
 80058e2:	6861      	ldr	r1, [r4, #4]
 80058e4:	4299      	cmp	r1, r3
 80058e6:	bfde      	ittt	le
 80058e8:	2330      	movle	r3, #48	@ 0x30
 80058ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80058ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80058f2:	1b92      	subs	r2, r2, r6
 80058f4:	6122      	str	r2, [r4, #16]
 80058f6:	464b      	mov	r3, r9
 80058f8:	4621      	mov	r1, r4
 80058fa:	4640      	mov	r0, r8
 80058fc:	f8cd a000 	str.w	sl, [sp]
 8005900:	aa03      	add	r2, sp, #12
 8005902:	f7ff fee3 	bl	80056cc <_printf_common>
 8005906:	3001      	adds	r0, #1
 8005908:	d14a      	bne.n	80059a0 <_printf_i+0x1f0>
 800590a:	f04f 30ff 	mov.w	r0, #4294967295
 800590e:	b004      	add	sp, #16
 8005910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005914:	6823      	ldr	r3, [r4, #0]
 8005916:	f043 0320 	orr.w	r3, r3, #32
 800591a:	6023      	str	r3, [r4, #0]
 800591c:	2778      	movs	r7, #120	@ 0x78
 800591e:	4832      	ldr	r0, [pc, #200]	@ (80059e8 <_printf_i+0x238>)
 8005920:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005924:	6823      	ldr	r3, [r4, #0]
 8005926:	6831      	ldr	r1, [r6, #0]
 8005928:	061f      	lsls	r7, r3, #24
 800592a:	f851 5b04 	ldr.w	r5, [r1], #4
 800592e:	d402      	bmi.n	8005936 <_printf_i+0x186>
 8005930:	065f      	lsls	r7, r3, #25
 8005932:	bf48      	it	mi
 8005934:	b2ad      	uxthmi	r5, r5
 8005936:	6031      	str	r1, [r6, #0]
 8005938:	07d9      	lsls	r1, r3, #31
 800593a:	bf44      	itt	mi
 800593c:	f043 0320 	orrmi.w	r3, r3, #32
 8005940:	6023      	strmi	r3, [r4, #0]
 8005942:	b11d      	cbz	r5, 800594c <_printf_i+0x19c>
 8005944:	2310      	movs	r3, #16
 8005946:	e7ad      	b.n	80058a4 <_printf_i+0xf4>
 8005948:	4826      	ldr	r0, [pc, #152]	@ (80059e4 <_printf_i+0x234>)
 800594a:	e7e9      	b.n	8005920 <_printf_i+0x170>
 800594c:	6823      	ldr	r3, [r4, #0]
 800594e:	f023 0320 	bic.w	r3, r3, #32
 8005952:	6023      	str	r3, [r4, #0]
 8005954:	e7f6      	b.n	8005944 <_printf_i+0x194>
 8005956:	4616      	mov	r6, r2
 8005958:	e7bd      	b.n	80058d6 <_printf_i+0x126>
 800595a:	6833      	ldr	r3, [r6, #0]
 800595c:	6825      	ldr	r5, [r4, #0]
 800595e:	1d18      	adds	r0, r3, #4
 8005960:	6961      	ldr	r1, [r4, #20]
 8005962:	6030      	str	r0, [r6, #0]
 8005964:	062e      	lsls	r6, r5, #24
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	d501      	bpl.n	800596e <_printf_i+0x1be>
 800596a:	6019      	str	r1, [r3, #0]
 800596c:	e002      	b.n	8005974 <_printf_i+0x1c4>
 800596e:	0668      	lsls	r0, r5, #25
 8005970:	d5fb      	bpl.n	800596a <_printf_i+0x1ba>
 8005972:	8019      	strh	r1, [r3, #0]
 8005974:	2300      	movs	r3, #0
 8005976:	4616      	mov	r6, r2
 8005978:	6123      	str	r3, [r4, #16]
 800597a:	e7bc      	b.n	80058f6 <_printf_i+0x146>
 800597c:	6833      	ldr	r3, [r6, #0]
 800597e:	2100      	movs	r1, #0
 8005980:	1d1a      	adds	r2, r3, #4
 8005982:	6032      	str	r2, [r6, #0]
 8005984:	681e      	ldr	r6, [r3, #0]
 8005986:	6862      	ldr	r2, [r4, #4]
 8005988:	4630      	mov	r0, r6
 800598a:	f000 f859 	bl	8005a40 <memchr>
 800598e:	b108      	cbz	r0, 8005994 <_printf_i+0x1e4>
 8005990:	1b80      	subs	r0, r0, r6
 8005992:	6060      	str	r0, [r4, #4]
 8005994:	6863      	ldr	r3, [r4, #4]
 8005996:	6123      	str	r3, [r4, #16]
 8005998:	2300      	movs	r3, #0
 800599a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800599e:	e7aa      	b.n	80058f6 <_printf_i+0x146>
 80059a0:	4632      	mov	r2, r6
 80059a2:	4649      	mov	r1, r9
 80059a4:	4640      	mov	r0, r8
 80059a6:	6923      	ldr	r3, [r4, #16]
 80059a8:	47d0      	blx	sl
 80059aa:	3001      	adds	r0, #1
 80059ac:	d0ad      	beq.n	800590a <_printf_i+0x15a>
 80059ae:	6823      	ldr	r3, [r4, #0]
 80059b0:	079b      	lsls	r3, r3, #30
 80059b2:	d413      	bmi.n	80059dc <_printf_i+0x22c>
 80059b4:	68e0      	ldr	r0, [r4, #12]
 80059b6:	9b03      	ldr	r3, [sp, #12]
 80059b8:	4298      	cmp	r0, r3
 80059ba:	bfb8      	it	lt
 80059bc:	4618      	movlt	r0, r3
 80059be:	e7a6      	b.n	800590e <_printf_i+0x15e>
 80059c0:	2301      	movs	r3, #1
 80059c2:	4632      	mov	r2, r6
 80059c4:	4649      	mov	r1, r9
 80059c6:	4640      	mov	r0, r8
 80059c8:	47d0      	blx	sl
 80059ca:	3001      	adds	r0, #1
 80059cc:	d09d      	beq.n	800590a <_printf_i+0x15a>
 80059ce:	3501      	adds	r5, #1
 80059d0:	68e3      	ldr	r3, [r4, #12]
 80059d2:	9903      	ldr	r1, [sp, #12]
 80059d4:	1a5b      	subs	r3, r3, r1
 80059d6:	42ab      	cmp	r3, r5
 80059d8:	dcf2      	bgt.n	80059c0 <_printf_i+0x210>
 80059da:	e7eb      	b.n	80059b4 <_printf_i+0x204>
 80059dc:	2500      	movs	r5, #0
 80059de:	f104 0619 	add.w	r6, r4, #25
 80059e2:	e7f5      	b.n	80059d0 <_printf_i+0x220>
 80059e4:	08005b77 	.word	0x08005b77
 80059e8:	08005b88 	.word	0x08005b88

080059ec <memmove>:
 80059ec:	4288      	cmp	r0, r1
 80059ee:	b510      	push	{r4, lr}
 80059f0:	eb01 0402 	add.w	r4, r1, r2
 80059f4:	d902      	bls.n	80059fc <memmove+0x10>
 80059f6:	4284      	cmp	r4, r0
 80059f8:	4623      	mov	r3, r4
 80059fa:	d807      	bhi.n	8005a0c <memmove+0x20>
 80059fc:	1e43      	subs	r3, r0, #1
 80059fe:	42a1      	cmp	r1, r4
 8005a00:	d008      	beq.n	8005a14 <memmove+0x28>
 8005a02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a0a:	e7f8      	b.n	80059fe <memmove+0x12>
 8005a0c:	4601      	mov	r1, r0
 8005a0e:	4402      	add	r2, r0
 8005a10:	428a      	cmp	r2, r1
 8005a12:	d100      	bne.n	8005a16 <memmove+0x2a>
 8005a14:	bd10      	pop	{r4, pc}
 8005a16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a1e:	e7f7      	b.n	8005a10 <memmove+0x24>

08005a20 <_sbrk_r>:
 8005a20:	b538      	push	{r3, r4, r5, lr}
 8005a22:	2300      	movs	r3, #0
 8005a24:	4d05      	ldr	r5, [pc, #20]	@ (8005a3c <_sbrk_r+0x1c>)
 8005a26:	4604      	mov	r4, r0
 8005a28:	4608      	mov	r0, r1
 8005a2a:	602b      	str	r3, [r5, #0]
 8005a2c:	f7fc f860 	bl	8001af0 <_sbrk>
 8005a30:	1c43      	adds	r3, r0, #1
 8005a32:	d102      	bne.n	8005a3a <_sbrk_r+0x1a>
 8005a34:	682b      	ldr	r3, [r5, #0]
 8005a36:	b103      	cbz	r3, 8005a3a <_sbrk_r+0x1a>
 8005a38:	6023      	str	r3, [r4, #0]
 8005a3a:	bd38      	pop	{r3, r4, r5, pc}
 8005a3c:	20000444 	.word	0x20000444

08005a40 <memchr>:
 8005a40:	4603      	mov	r3, r0
 8005a42:	b510      	push	{r4, lr}
 8005a44:	b2c9      	uxtb	r1, r1
 8005a46:	4402      	add	r2, r0
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	d101      	bne.n	8005a52 <memchr+0x12>
 8005a4e:	2000      	movs	r0, #0
 8005a50:	e003      	b.n	8005a5a <memchr+0x1a>
 8005a52:	7804      	ldrb	r4, [r0, #0]
 8005a54:	3301      	adds	r3, #1
 8005a56:	428c      	cmp	r4, r1
 8005a58:	d1f6      	bne.n	8005a48 <memchr+0x8>
 8005a5a:	bd10      	pop	{r4, pc}

08005a5c <memcpy>:
 8005a5c:	440a      	add	r2, r1
 8005a5e:	4291      	cmp	r1, r2
 8005a60:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a64:	d100      	bne.n	8005a68 <memcpy+0xc>
 8005a66:	4770      	bx	lr
 8005a68:	b510      	push	{r4, lr}
 8005a6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a6e:	4291      	cmp	r1, r2
 8005a70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a74:	d1f9      	bne.n	8005a6a <memcpy+0xe>
 8005a76:	bd10      	pop	{r4, pc}

08005a78 <_realloc_r>:
 8005a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a7c:	4607      	mov	r7, r0
 8005a7e:	4614      	mov	r4, r2
 8005a80:	460d      	mov	r5, r1
 8005a82:	b921      	cbnz	r1, 8005a8e <_realloc_r+0x16>
 8005a84:	4611      	mov	r1, r2
 8005a86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a8a:	f7ff bc3b 	b.w	8005304 <_malloc_r>
 8005a8e:	b92a      	cbnz	r2, 8005a9c <_realloc_r+0x24>
 8005a90:	f7ff fbce 	bl	8005230 <_free_r>
 8005a94:	4625      	mov	r5, r4
 8005a96:	4628      	mov	r0, r5
 8005a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a9c:	f000 f81a 	bl	8005ad4 <_malloc_usable_size_r>
 8005aa0:	4284      	cmp	r4, r0
 8005aa2:	4606      	mov	r6, r0
 8005aa4:	d802      	bhi.n	8005aac <_realloc_r+0x34>
 8005aa6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005aaa:	d8f4      	bhi.n	8005a96 <_realloc_r+0x1e>
 8005aac:	4621      	mov	r1, r4
 8005aae:	4638      	mov	r0, r7
 8005ab0:	f7ff fc28 	bl	8005304 <_malloc_r>
 8005ab4:	4680      	mov	r8, r0
 8005ab6:	b908      	cbnz	r0, 8005abc <_realloc_r+0x44>
 8005ab8:	4645      	mov	r5, r8
 8005aba:	e7ec      	b.n	8005a96 <_realloc_r+0x1e>
 8005abc:	42b4      	cmp	r4, r6
 8005abe:	4622      	mov	r2, r4
 8005ac0:	4629      	mov	r1, r5
 8005ac2:	bf28      	it	cs
 8005ac4:	4632      	movcs	r2, r6
 8005ac6:	f7ff ffc9 	bl	8005a5c <memcpy>
 8005aca:	4629      	mov	r1, r5
 8005acc:	4638      	mov	r0, r7
 8005ace:	f7ff fbaf 	bl	8005230 <_free_r>
 8005ad2:	e7f1      	b.n	8005ab8 <_realloc_r+0x40>

08005ad4 <_malloc_usable_size_r>:
 8005ad4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ad8:	1f18      	subs	r0, r3, #4
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	bfbc      	itt	lt
 8005ade:	580b      	ldrlt	r3, [r1, r0]
 8005ae0:	18c0      	addlt	r0, r0, r3
 8005ae2:	4770      	bx	lr

08005ae4 <_init>:
 8005ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ae6:	bf00      	nop
 8005ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005aea:	bc08      	pop	{r3}
 8005aec:	469e      	mov	lr, r3
 8005aee:	4770      	bx	lr

08005af0 <_fini>:
 8005af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005af2:	bf00      	nop
 8005af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005af6:	bc08      	pop	{r3}
 8005af8:	469e      	mov	lr, r3
 8005afa:	4770      	bx	lr
