# do s1bit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/eloi/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/eloi/Documents/AC2/labs/LAB1/FUNCIONAL/CODIGO/s1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:51 on Sep 18,2022
# vcom -reportprogress 300 -93 -work work /home/eloi/Documents/AC2/labs/LAB1/FUNCIONAL/CODIGO/s1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s1bit
# -- Compiling architecture funcional of s1bit
# End time: 18:20:51 on Sep 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.s1bit
# vsim work.s1bit 
# Start time: 18:22:15 on Sep 18,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.s1bit(funcional)
add wave -position insertpoint  \
sim:/s1bit/x \
sim:/s1bit/y \
sim:/s1bit/cen \
sim:/s1bit/s \
sim:/s1bit/csal
# End time: 18:32:05 on Sep 18,2022, Elapsed time: 0:09:50
# Errors: 0, Warnings: 0
