module top_module (
    input clk,    // Clocks are used in sequential circuits
    input d,
    output reg q );//

    always @(posedge clk) begin
        if (clk==1) begin
            q=d;
        end// Use a clocked always block
    end //   copy d to q at every positive edge of clk
    //   Clocked always blocks should use non-blocking assignments

endmodule
