FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
#ifndef __NV50_CLK_H__
#define __NV50_CLK_H__
#define nv50_clk(p) container_of((p), struct nv50_clk, base)
#include "priv.h"
/* bench 25631.1.0 2eeade292c43 */
/* bench 25631.1.1 0917f5533677 */
/* bench 25631.1.2 f300c1f04f2e */
/* bench 25631.1.3 7b88ffa08adf */
/* bench 25631.1.4 45148348b621 */
/* bench 25631.1.5 2433c50fd4e0 */
#include <subdev/bus/hwsq.h>

/* bench 24922.3.0 519709fb28e8 */
/* bench 24922.3.1 282fe3dfde53 */
/* bench 24922.3.2 e4843e3c7d60 */
/* bench 24922.3.3 f87c327e3bb8 */
/* bench 24922.3.4 3f96de49caf9 */
/* bench 24922.3.5 7fec73b5cad5 */
/* bench 24922.3.6 268ef63fed0c */
/* bench 24922.3.7 fc4bfba67257 */
/* bench 24922.3.8 e4c3706280df */
/* bench 24922.3.9 26795acc6df6 */
	struct hwsq base;
	struct hwsq_reg r_fifo;
	struct hwsq_reg r_spll[2];
	struct hwsq_reg r_nvpll[2];
	struct hwsq_reg r_divs;
	struct hwsq_reg r_mast;
};

/* bench 3019.1.0 31844b346c9a */
struct nv50_clk {
	struct nvkm_clk base;
	struct nv50_clk_hwsq hwsq;
};

int nv50_clk_new_(const struct nvkm_clk_func *, struct nvkm_device *, enum nvkm_subdev_type, int,
		  bool, struct nvkm_clk **);
int nv50_clk_read(struct nvkm_clk *, enum nv_clk_src);
int nv50_clk_calc(struct nvkm_clk *, struct nvkm_cstate *);
int nv50_clk_prog(struct nvkm_clk *);
void nv50_clk_tidy(struct nvkm_clk *);
/* bench 13737.1.0 cb63158a3041 */
/* bench 13737.1.1 afb4c28bd391 */
/* bench 13737.1.2 399133145d14 */
/* bench 13737.1.3 8a934b50533c */
/* bench 13737.1.4 9560db9a561c */
/* bench 13737.1.5 fc0ca4556a86 */
/* bench 13737.1.6 d794e4ccf8b1 */
/* bench 13737.1.7 7909f9a8baf7 */
/* bench 13737.1.8 471df9e5fb9e */
/* bench 13737.1.9 e75a5d41ca50 */
/* bench 13737.1.10 9154078580f2 */
#endif
