ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.__NVIC_SetPriorityGrouping,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	__NVIC_SetPriorityGrouping:
  26              	.LFB102:
  27              		.file 1 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 2


  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 3


  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 4


 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 5


 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 6


 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 7


 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 8


 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 9


 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 10


 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 11


 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 12


 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 13


 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 14


 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 15


 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 16


 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 17


 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 18


 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 19


1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 20


1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 21


1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 22


1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 23


1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 24


1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 25


1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 26


1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 27


1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 28


1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 29


1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 30


1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
  28              		.loc 1 1658 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  44              		.loc 1 1660 12
  45 0008 7B68     		ldr	r3, [r7, #4]
  46 000a 03F00703 		and	r3, r3, #7
  47 000e FB60     		str	r3, [r7, #12]
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  48              		.loc 1 1662 20
  49 0010 0C4B     		ldr	r3, .L2
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 31


  50              		.loc 1 1662 14
  51 0012 DB68     		ldr	r3, [r3, #12]
  52 0014 BB60     		str	r3, [r7, #8]
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  53              		.loc 1 1663 13
  54 0016 BA68     		ldr	r2, [r7, #8]
  55 0018 4FF6FF03 		movw	r3, #63743
  56 001c 1340     		ands	r3, r3, r2
  57 001e BB60     		str	r3, [r7, #8]
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  58              		.loc 1 1666 35
  59 0020 FB68     		ldr	r3, [r7, #12]
  60 0022 1A02     		lsls	r2, r3, #8
1665:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  61              		.loc 1 1665 62
  62 0024 BB68     		ldr	r3, [r7, #8]
  63 0026 1343     		orrs	r3, r3, r2
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  64              		.loc 1 1664 14
  65 0028 43F0BF63 		orr	r3, r3, #100139008
  66 002c 43F40033 		orr	r3, r3, #131072
  67 0030 BB60     		str	r3, [r7, #8]
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
  68              		.loc 1 1667 6
  69 0032 044A     		ldr	r2, .L2
  70              		.loc 1 1667 14
  71 0034 BB68     		ldr	r3, [r7, #8]
  72 0036 D360     		str	r3, [r2, #12]
1668:Drivers/CMSIS/Include/core_cm4.h **** }
  73              		.loc 1 1668 1
  74 0038 00BF     		nop
  75 003a 1437     		adds	r7, r7, #20
  76              	.LCFI3:
  77              		.cfi_def_cfa_offset 4
  78 003c BD46     		mov	sp, r7
  79              	.LCFI4:
  80              		.cfi_def_cfa_register 13
  81              		@ sp needed
  82 003e 5DF8047B 		ldr	r7, [sp], #4
  83              	.LCFI5:
  84              		.cfi_restore 7
  85              		.cfi_def_cfa_offset 0
  86 0042 7047     		bx	lr
  87              	.L3:
  88              		.align	2
  89              	.L2:
  90 0044 00ED00E0 		.word	-536810240
  91              		.cfi_endproc
  92              	.LFE102:
  94              		.section	.text.__NVIC_SystemReset,"ax",%progbits
  95              		.align	1
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 32


 101              	__NVIC_SystemReset:
 102              	.LFB117:
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 33


1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 34


1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Include/core_cm4.h ****   else
1801:Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Include/core_cm4.h **** }
1805:Drivers/CMSIS/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:Drivers/CMSIS/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:Drivers/CMSIS/Include/core_cm4.h ****   }
1822:Drivers/CMSIS/Include/core_cm4.h ****   else
1823:Drivers/CMSIS/Include/core_cm4.h ****   {
1824:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:Drivers/CMSIS/Include/core_cm4.h ****   }
1826:Drivers/CMSIS/Include/core_cm4.h **** }
1827:Drivers/CMSIS/Include/core_cm4.h **** 
1828:Drivers/CMSIS/Include/core_cm4.h **** 
1829:Drivers/CMSIS/Include/core_cm4.h **** /**
1830:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 35


1838:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:Drivers/CMSIS/Include/core_cm4.h **** {
1840:Drivers/CMSIS/Include/core_cm4.h **** 
1841:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:Drivers/CMSIS/Include/core_cm4.h ****   {
1843:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:Drivers/CMSIS/Include/core_cm4.h ****   }
1845:Drivers/CMSIS/Include/core_cm4.h ****   else
1846:Drivers/CMSIS/Include/core_cm4.h ****   {
1847:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:Drivers/CMSIS/Include/core_cm4.h ****   }
1849:Drivers/CMSIS/Include/core_cm4.h **** }
1850:Drivers/CMSIS/Include/core_cm4.h **** 
1851:Drivers/CMSIS/Include/core_cm4.h **** 
1852:Drivers/CMSIS/Include/core_cm4.h **** /**
1853:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:Drivers/CMSIS/Include/core_cm4.h ****  */
1863:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:Drivers/CMSIS/Include/core_cm4.h **** {
1865:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:Drivers/CMSIS/Include/core_cm4.h **** 
1869:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1870:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1871:Drivers/CMSIS/Include/core_cm4.h **** 
1872:Drivers/CMSIS/Include/core_cm4.h ****   return (
1873:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1874:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1875:Drivers/CMSIS/Include/core_cm4.h ****          );
1876:Drivers/CMSIS/Include/core_cm4.h **** }
1877:Drivers/CMSIS/Include/core_cm4.h **** 
1878:Drivers/CMSIS/Include/core_cm4.h **** 
1879:Drivers/CMSIS/Include/core_cm4.h **** /**
1880:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1881:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:Drivers/CMSIS/Include/core_cm4.h ****  */
1890:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:Drivers/CMSIS/Include/core_cm4.h **** {
1892:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 36


1895:Drivers/CMSIS/Include/core_cm4.h **** 
1896:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:Drivers/CMSIS/Include/core_cm4.h **** 
1899:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:Drivers/CMSIS/Include/core_cm4.h **** }
1902:Drivers/CMSIS/Include/core_cm4.h **** 
1903:Drivers/CMSIS/Include/core_cm4.h **** 
1904:Drivers/CMSIS/Include/core_cm4.h **** /**
1905:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1909:Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:Drivers/CMSIS/Include/core_cm4.h ****  */
1913:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:Drivers/CMSIS/Include/core_cm4.h **** {
1915:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:Drivers/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:Drivers/CMSIS/Include/core_cm4.h **** }
1918:Drivers/CMSIS/Include/core_cm4.h **** 
1919:Drivers/CMSIS/Include/core_cm4.h **** 
1920:Drivers/CMSIS/Include/core_cm4.h **** /**
1921:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1925:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:Drivers/CMSIS/Include/core_cm4.h ****  */
1928:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:Drivers/CMSIS/Include/core_cm4.h **** {
1930:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:Drivers/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:Drivers/CMSIS/Include/core_cm4.h **** }
1933:Drivers/CMSIS/Include/core_cm4.h **** 
1934:Drivers/CMSIS/Include/core_cm4.h **** 
1935:Drivers/CMSIS/Include/core_cm4.h **** /**
1936:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1937:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:Drivers/CMSIS/Include/core_cm4.h ****  */
1939:Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1940:Drivers/CMSIS/Include/core_cm4.h **** {
 103              		.loc 1 1940 1
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 0
 106              		@ frame_needed = 1, uses_anonymous_args = 0
 107              		@ link register save eliminated.
 108 0000 80B4     		push	{r7}
 109              	.LCFI6:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 7, -4
 112 0002 00AF     		add	r7, sp, #0
 113              	.LCFI7:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 37


 114              		.cfi_def_cfa_register 7
 115              	.LBB10:
 116              	.LBB11:
 117              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 38


  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 39


 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 40


 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 41


 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 42


 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 43


 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 44


 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 45


 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 46


 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 47


 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 48


 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 49


 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 50


 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 51


 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 52


 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 118              		.loc 2 879 3
 119              		.syntax unified
 120              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 121 0004 BFF34F8F 		dsb 0xF
 122              	@ 0 "" 2
 123              		.thumb
 124              		.syntax unified
 125              	.LBE11:
 126              	.LBE10:
1941:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1942:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1943:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1944:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 127              		.loc 1 1944 32
 128 0008 054B     		ldr	r3, .L6
 129 000a DB68     		ldr	r3, [r3, #12]
 130              		.loc 1 1944 40
 131 000c 03F4E062 		and	r2, r3, #1792
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 132              		.loc 1 1943 6
 133 0010 0349     		ldr	r1, .L6
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 134              		.loc 1 1943 17
 135 0012 044B     		ldr	r3, .L6+4
 136 0014 1343     		orrs	r3, r3, r2
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 137              		.loc 1 1943 15
 138 0016 CB60     		str	r3, [r1, #12]
 139              	.LBB12:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 53


 140              	.LBB13:
 141              		.loc 2 879 3
 142              		.syntax unified
 143              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 144 0018 BFF34F8F 		dsb 0xF
 145              	@ 0 "" 2
 146              		.thumb
 147              		.syntax unified
 148              	.L5:
 149              	.LBE13:
 150              	.LBE12:
1945:Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1947:Drivers/CMSIS/Include/core_cm4.h **** 
1948:Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1949:Drivers/CMSIS/Include/core_cm4.h ****   {
1950:Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
 151              		.loc 1 1950 5 discriminator 1
 152              		.syntax unified
 153              	@ 1950 "Drivers/CMSIS/Include/core_cm4.h" 1
 154 001c 00BF     		nop
 155              	@ 0 "" 2
 156              		.thumb
 157              		.syntax unified
 158 001e FDE7     		b	.L5
 159              	.L7:
 160              		.align	2
 161              	.L6:
 162 0020 00ED00E0 		.word	-536810240
 163 0024 0400FA05 		.word	100270084
 164              		.cfi_endproc
 165              	.LFE117:
 167              		.section	.text.LL_ADC_INJ_StartConversion,"ax",%progbits
 168              		.align	1
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv4-sp-d16
 174              	LL_ADC_INJ_StartConversion:
 175              	.LFB239:
 176              		.file 3 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @file    stm32g4xx_ll_adc.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief   Header file of ADC LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 54


  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #ifndef STM32G4xx_LL_ADC_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define STM32G4xx_LL_ADC_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined (ADC1) || defined (ADC2) || defined (ADC3) || defined (ADC4) || defined (ADC5)
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL ADC
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Private constants ---------------------------------------------------------*/
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Constants ADC Private Constants
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC group regular sequencer:                             */
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - sequencer register offset                                                */
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC group regular sequencer configuration */
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SQR1_REGOFFSET                 (0x00000000UL)
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SQR2_REGOFFSET                 (0x00000100UL)
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SQR3_REGOFFSET                 (0x00000200UL)
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SQR4_REGOFFSET                 (0x00000300UL)
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGO
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SQRX_REGOFFSET_POS             (8UL) /* Position of bits ADC_SQRx_REGOFFSET in ADC_REG_
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of ADC group regular sequencer bits information to be inserted  */
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* into ADC group regular sequencer ranks literals definition.                */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ1_Pos)
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ2_Pos)
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ3_Pos)
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ4_Pos)
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ5_Pos)
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ6_Pos)
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ7_Pos)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 55


  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ8_Pos)
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ9_Pos)
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_10_SQRX_BITOFFSET_POS (ADC_SQR3_SQ10_Pos)
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_11_SQRX_BITOFFSET_POS (ADC_SQR3_SQ11_Pos)
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (ADC_SQR3_SQ12_Pos)
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_13_SQRX_BITOFFSET_POS (ADC_SQR3_SQ13_Pos)
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_14_SQRX_BITOFFSET_POS (ADC_SQR3_SQ14_Pos)
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_15_SQRX_BITOFFSET_POS (ADC_SQR4_SQ15_Pos)
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_16_SQRX_BITOFFSET_POS (ADC_SQR4_SQ16_Pos)
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC group injected sequencer:                            */
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - data register offset                                                     */
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC group injected data register */
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_JDR1_REGOFFSET                 (0x00000000UL)
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_JDR2_REGOFFSET                 (0x00000100UL)
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_JDR3_REGOFFSET                 (0x00000200UL)
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_JDR4_REGOFFSET                 (0x00000300UL)
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGO
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_JDRX_REGOFFSET_POS             (8UL) /* Position of bits ADC_JDRx_REGOFFSET in ADC_INJ_
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of ADC group injected sequencer bits information to be inserted */
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* into ADC group injected sequencer ranks literals definition.               */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ1_Pos)
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ2_Pos)
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ3_Pos)
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ4_Pos)
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC group regular trigger:                               */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - regular trigger source                                                   */
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - regular trigger edge                                                     */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_EXT_EDGE_DEFAULT       (ADC_CFGR_EXTEN_0) /* Trigger edge set to rising edge (
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTSEL) << (4U *
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_CFGR_EXTSEL)                            << (4U *
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_CFGR_EXTSEL)                            << (4U *
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_CFGR_EXTSEL)                            << (4U *
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN) << (4U * 
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 56


 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of ADC group regular trigger bits information.                  */
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  (ADC_CFGR_EXTSEL_Pos)
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (ADC_CFGR_EXTEN_Pos)
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC group injected trigger:                              */
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - injected trigger source                                                  */
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - injected trigger edge                                                    */
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_SOURCE_MASK            (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTSEL)  << (4U
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_JSQR_JEXTSEL)                             << (4U
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_JSQR_JEXTSEL)                             << (4U
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_JSQR_JEXTSEL)                             << (4U
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_EDGE_MASK              (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN) << (4U *
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of ADC group injected trigger bits information.                 */
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  (ADC_JSQR_JEXTSEL_Pos)
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   (ADC_JSQR_JEXTEN_Pos)
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC channel:                                             */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - channel identifier defined by number                                     */
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - channel identifier defined by bitfield                                   */
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - channel differentiation between external channels (connected to          */
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*   GPIO pins) and internal channels (connected to internal paths)           */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - channel sampling time defined by SMPRx register offset                   */
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*   and SMPx bits positions into SMPRx register                              */
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR_AWD1CH)
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_AWD2CR_AWD2CH)
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (ADC_CFGR_AWD1CH_Pos)
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MA
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) /* Equivalent to shift: (ADC_CHANNEL_NUMB
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Channel differentiation between external and internal channels */
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000UL) /* Marker of internal channel */
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_2       (0x00080000UL) /* Marker of internal channel for other A
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 57


 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC channel sampling time configuration */
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SMPR1_REGOFFSET                (0x00000000UL)
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SMPR2_REGOFFSET                (0x02000000UL)
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SMPRX_REGOFFSET_POS            (25UL) /* Position of bits ADC_SMPRx_REGOFFSET in ADC_CH
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_MASK    (0x01F00000UL)
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20UL)           /* Value equivalent to bitfield "ADC_CH
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of channels ID number information to be inserted into           */
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* channels literals definition.                                              */
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_0_NUMBER               (0x00000000UL)
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_1_NUMBER               (                                                       
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_2_NUMBER               (                                                       
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_3_NUMBER               (                                                       
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_4_NUMBER               (                                        ADC_CFGR_AWD1CH
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_5_NUMBER               (                                        ADC_CFGR_AWD1CH
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_6_NUMBER               (                                        ADC_CFGR_AWD1CH
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_7_NUMBER               (                                        ADC_CFGR_AWD1CH
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_8_NUMBER               (                    ADC_CFGR_AWD1CH_3                  
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_9_NUMBER               (                    ADC_CFGR_AWD1CH_3                  
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_10_NUMBER              (                    ADC_CFGR_AWD1CH_3                  
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_11_NUMBER              (                    ADC_CFGR_AWD1CH_3                  
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_12_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_13_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_14_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_15_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_16_NUMBER              (ADC_CFGR_AWD1CH_4                                      
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_17_NUMBER              (ADC_CFGR_AWD1CH_4                                      
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_18_NUMBER              (ADC_CFGR_AWD1CH_4                                      
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of channels ID bitfield information to be inserted into         */
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* channels literals definition.                                              */
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_0_BITFIELD             (ADC_AWD2CR_AWD2CH_0)
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_1_BITFIELD             (ADC_AWD2CR_AWD2CH_1)
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_2_BITFIELD             (ADC_AWD2CR_AWD2CH_2)
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_3_BITFIELD             (ADC_AWD2CR_AWD2CH_3)
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_4_BITFIELD             (ADC_AWD2CR_AWD2CH_4)
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_5_BITFIELD             (ADC_AWD2CR_AWD2CH_5)
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_6_BITFIELD             (ADC_AWD2CR_AWD2CH_6)
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_7_BITFIELD             (ADC_AWD2CR_AWD2CH_7)
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_8_BITFIELD             (ADC_AWD2CR_AWD2CH_8)
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_9_BITFIELD             (ADC_AWD2CR_AWD2CH_9)
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_10_BITFIELD            (ADC_AWD2CR_AWD2CH_10)
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_11_BITFIELD            (ADC_AWD2CR_AWD2CH_11)
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_12_BITFIELD            (ADC_AWD2CR_AWD2CH_12)
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_13_BITFIELD            (ADC_AWD2CR_AWD2CH_13)
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_14_BITFIELD            (ADC_AWD2CR_AWD2CH_14)
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_15_BITFIELD            (ADC_AWD2CR_AWD2CH_15)
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_16_BITFIELD            (ADC_AWD2CR_AWD2CH_16)
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_17_BITFIELD            (ADC_AWD2CR_AWD2CH_17)
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_18_BITFIELD            (ADC_AWD2CR_AWD2CH_18)
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of channels sampling time information to be inserted into       */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 58


 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* channels literals definition.                                              */
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_0_SMP                  (ADC_SMPR1_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOF
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_1_SMP                  (ADC_SMPR1_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOF
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_2_SMP                  (ADC_SMPR1_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOF
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_3_SMP                  (ADC_SMPR1_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOF
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_4_SMP                  (ADC_SMPR1_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOF
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_5_SMP                  (ADC_SMPR1_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOF
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_6_SMP                  (ADC_SMPR1_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOF
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_7_SMP                  (ADC_SMPR1_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOF
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_8_SMP                  (ADC_SMPR1_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOF
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_9_SMP                  (ADC_SMPR1_REGOFFSET | ((27UL) << ADC_CHANNEL_SMPx_BITOF
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_10_SMP                 (ADC_SMPR2_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOF
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_11_SMP                 (ADC_SMPR2_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOF
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_12_SMP                 (ADC_SMPR2_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOF
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_13_SMP                 (ADC_SMPR2_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOF
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_14_SMP                 (ADC_SMPR2_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOF
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_15_SMP                 (ADC_SMPR2_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOF
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_16_SMP                 (ADC_SMPR2_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOF
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_17_SMP                 (ADC_SMPR2_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOF
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_18_SMP                 (ADC_SMPR2_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOF
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC mode single or differential ended:                   */
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literals LL_ADC_SINGLE_ENDED or LL_ADC_SINGLE_DIFFERENTIAL  */
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* the relevant bits for:                                                     */
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (concatenation of multiple bits used in different registers)               */
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - ADC calibration: calibration start, calibration factor get or set        */
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - ADC channels: set each ADC channel ending mode                           */
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_START_MASK    (ADC_CR_ADCALDIF)
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_FACTOR_MASK   (ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S)
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_MASK        (ADC_CHANNEL_ID_BITFIELD_MASK) /* Equivalent to ADC_DIFS
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK  (ADC_CALFACT_CALFACT_S_4 | ADC_CALFACT_CALFACT_S_3) /* B
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK   (0x00010000UL)                           /* Selection o
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_POS    (16UL)                                   /* Selection o
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 (ADC_SINGLEDIFF_CALIB_F_BIT_D_POS - 4UL) /* Shift of bi
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC analog watchdog:                                     */
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (concatenation of multiple bits used in different analog watchdogs,        */
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (feature of several watchdogs not available on all STM32 families)).       */
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - analog watchdog 1: monitored channel defined by number,                  */
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*   selection of ADC group (ADC groups regular and-or injected).             */
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - analog watchdog 2 and 3: monitored channel defined by bitfield, no       */
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*   selection on groups.                                                     */
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog channel configuration */
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR1_REGOFFSET              (0x00000000UL)
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR2_REGOFFSET              (0x00100000UL)
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR3_REGOFFSET              (0x00200000UL)
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_VAL      (0x00000024UL)
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 59


 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR_AWD1CH | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | 
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR23_CHANNEL_MASK          (ADC_AWD2CR_AWD2CH)
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK)
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_POS          (20UL) /* Position of bits ADC_AWD_CRx_REGOFFSET in ADC_
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog threshold configuration */
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TR2_REGOFFSET              (ADC_AWD_CR2_REGOFFSET)
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TR3_REGOFFSET              (ADC_AWD_CR3_REGOFFSET)
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_POS          (ADC_AWD_CRX_REGOFFSET_POS)     /* Position of bits ADC_
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_MASK          (0x00010000UL)                   /* Selection of 1 bit t
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_POS           (16UL)                           /* Selection of 1 bit t
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_SHIFT4        (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) /* Shift of bit ADC_AWD
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC offset:                                              */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC offset number configuration */
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_OFR1_REGOFFSET                 (0x00000000UL)
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_OFR2_REGOFFSET                 (0x00000001UL)
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_OFR3_REGOFFSET                 (0x00000002UL)
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_OFR4_REGOFFSET                 (0x00000003UL)
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_OFRx_REGOFFSET_MASK            (ADC_OFR1_REGOFFSET | ADC_OFR2_REGOFFSET | ADC_OFR3_REGO
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* ADC registers bits positions */
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CFGR_RES_BITOFFSET_POS         (ADC_CFGR_RES_Pos)
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CFGR_AWD1SGL_BITOFFSET_POS     (ADC_CFGR_AWD1SGL_Pos)
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CFGR_AWD1EN_BITOFFSET_POS      (ADC_CFGR_AWD1EN_Pos)
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CFGR_JAWD1EN_BITOFFSET_POS     (ADC_CFGR_JAWD1EN_Pos)
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_TR1_HT1_BITOFFSET_POS          (ADC_TR1_HT1_Pos)
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* ADC registers bits groups */
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JA
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* ADC internal channels related definitions */
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal voltage reference VrefInt */
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define VREFINT_CAL_ADDR                   ((uint16_t*) (0x1FFF75AAUL)) /* Internal voltage referen
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define VREFINT_CAL_VREF                   (3000UL)                     /* Analog voltage reference
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Temperature sensor */
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x1FFF75A8UL)) /* Internal temperature sen
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x1FFF75CAUL)) /* Internal temperature sen
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL1_TEMP               (30L)                        /* Internal temperature sen
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL2_TEMP               (110L)                       /* Internal temperature sen
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL_VREFANALOG          (3000UL)                     /* Analog voltage reference
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Private macros ------------------------------------------------------------*/
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Macros ADC Private Macros
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 60


 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Driver macro reserved for internal use: set a pointer to
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a register from a register basis from which an offset
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is applied.
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __REG__ Register basis from which the offset is applied.
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Pointer to register address
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL))))
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Exported types ------------------------------------------------------------*/
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(USE_FULL_LL_DRIVER)
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_ES_INIT ADC Exported Init structure
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC common parameters
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and multimode
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (all ADC instances belonging to the same ADC common instance).
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_CommonInit()
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is conditioned to ADC instances state (all ADC instances
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sharing the same ADC common instance):
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         All ADC instances sharing the same ADC common instance must be
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         disabled.
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** typedef struct
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t CommonClock;                 /*!< Set parameter common to several ADC: Clock source and 
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_COMMON
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              @note On this STM32 serie, if ADC group injected is us
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    clock ratio constraints between ADC clock and AH
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    must be respected. Refer to reference manual.
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t Multimode;                   /*!< Set ADC multimode configuration to operate in independ
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t MultiDMATransfer;            /*!< Set ADC multimode conversion data transfer: no transfe
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t MultiTwoSamplingDelay;       /*!< Set ADC multimode delay between 2 sampling phases.
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 61


 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** } LL_ADC_CommonInitTypeDef;
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC instance.
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC instance.
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Affects both group regular and group injected (availability
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of ADC group injected depends on STM32 families).
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Instance .
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_Init()
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is conditioned to ADC state:
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instance must be disabled.
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         refer to description of each function for setting
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         conditioned to ADC state.
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** typedef struct
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t Resolution;                  /*!< Set ADC resolution.
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_RESOLU
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t DataAlignment;               /*!< Set ADC conversion data alignment.
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_DATA_A
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t LowPowerMode;                /*!< Set ADC low power mode.
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_LP_MOD
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** } LL_ADC_InitTypeDef;
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group regular.
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group regular.
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (functions with prefix "REG").
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_REG_Init()
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is conditioned to ADC state:
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instance must be disabled.
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 62


 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         refer to description of each function for setting
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         conditioned to ADC state.
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** typedef struct
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group regular conversion trigger source: inter
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_TR
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              @note On this STM32 serie, setting trigger source to e
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    (default setting for compatibility with some ADC
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group regular sequencer length.
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group regular sequencer discontinuous mode: se
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              @note This parameter has an effect only if group regul
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    (scan length of 2 ranks or more).
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t ContinuousMode;              /*!< Set ADC continuous conversion mode on ADC group regula
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_CO
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              Note: It is not possible to enable both ADC group regu
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t DMATransfer;                 /*!< Set ADC group regular conversion data transfer: no tra
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_DM
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t Overrun;                     /*!< Set ADC group regular behavior in case of overrun:
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              data preserved or overwritten.
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_OV
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** } LL_ADC_REG_InitTypeDef;
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group injected.
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group injected.
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (functions with prefix "INJ").
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_INJ_Init()
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is conditioned to ADC state:
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instance must be disabled.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 63


 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         refer to description of each function for setting
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         conditioned to ADC state.
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** typedef struct
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group injected conversion trigger source: inte
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              @note On this STM32 serie, setting trigger source to e
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    (default setting for compatibility with some ADC
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group injected sequencer length.
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group injected sequencer discontinuous mode: s
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              @note This parameter has an effect only if group injec
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    (scan length of 2 ranks or more).
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t TrigAuto;                    /*!< Set ADC group injected conversion trigger: independent
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              Note: This parameter must be set to set to independent
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** } LL_ADC_INJ_InitTypeDef;
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* USE_FULL_LL_DRIVER */
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Exported constants --------------------------------------------------------*/
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Constants ADC Exported Constants
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_FLAG ADC flags
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief    Flags defines which can be used with LL_ADC_ReadReg function
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      /*!< ADC flag ADC instance ready */
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        /*!< ADC flag ADC group regular end o
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        /*!< ADC flag ADC group regular end o
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 64


 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        /*!< ADC flag ADC group regular overr
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      /*!< ADC flag ADC group regular end o
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC                   ADC_ISR_JEOC       /*!< ADC flag ADC group injected end 
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS                   ADC_ISR_JEOS       /*!< ADC flag ADC group injected end 
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF                  ADC_ISR_JQOVF      /*!< ADC flag ADC group injected cont
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD1       /*!< ADC flag ADC analog watchdog 1 *
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2                   ADC_ISR_AWD2       /*!< ADC flag ADC analog watchdog 2 *
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3                   ADC_ISR_AWD3       /*!< ADC flag ADC analog watchdog 3 *
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_MST              ADC_CSR_ADRDY_MST  /*!< ADC flag ADC multimode master in
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_SLV              ADC_CSR_ADRDY_SLV  /*!< ADC flag ADC multimode slave ins
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_MST                ADC_CSR_EOC_MST    /*!< ADC flag ADC multimode master gr
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_SLV                ADC_CSR_EOC_SLV    /*!< ADC flag ADC multimode slave gro
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_MST                ADC_CSR_EOS_MST    /*!< ADC flag ADC multimode master gr
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_SLV                ADC_CSR_EOS_SLV    /*!< ADC flag ADC multimode slave gro
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR_MST    /*!< ADC flag ADC multimode master gr
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_SLV                ADC_CSR_OVR_SLV    /*!< ADC flag ADC multimode slave gro
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_MST              ADC_CSR_EOSMP_MST  /*!< ADC flag ADC multimode master gr
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_SLV              ADC_CSR_EOSMP_SLV  /*!< ADC flag ADC multimode slave gro
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_MST               ADC_CSR_JEOC_MST   /*!< ADC flag ADC multimode master gr
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_SLV               ADC_CSR_JEOC_SLV   /*!< ADC flag ADC multimode slave gro
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOS_MST   /*!< ADC flag ADC multimode master gr
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_SLV               ADC_CSR_JEOS_SLV   /*!< ADC flag ADC multimode slave gro
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_MST              ADC_CSR_JQOVF_MST  /*!< ADC flag ADC multimode master gr
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_SLV              ADC_CSR_JQOVF_SLV  /*!< ADC flag ADC multimode slave gro
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1_MST   /*!< ADC flag ADC multimode master an
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_SLV               ADC_CSR_AWD1_SLV   /*!< ADC flag ADC multimode slave ana
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_MST               ADC_CSR_AWD2_MST   /*!< ADC flag ADC multimode master an
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_SLV               ADC_CSR_AWD2_SLV   /*!< ADC flag ADC multimode slave ana
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_MST               ADC_CSR_AWD3_MST   /*!< ADC flag ADC multimode master an
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_SLV               ADC_CSR_AWD3_SLV   /*!< ADC flag ADC multimode slave ana
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable)
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief    IT defines which can be used with LL_ADC_ReadReg and  LL_ADC_WriteReg functions
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    /*!< ADC interruption ADC instance re
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_EOC                      ADC_IER_EOCIE      /*!< ADC interruption ADC group regul
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_EOS                      ADC_IER_EOSIE      /*!< ADC interruption ADC group regul
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_OVR                      ADC_IER_OVRIE      /*!< ADC interruption ADC group regul
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    /*!< ADC interruption ADC group regul
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_JEOC                     ADC_IER_JEOCIE     /*!< ADC interruption ADC group injec
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_JEOS                     ADC_IER_JEOSIE     /*!< ADC interruption ADC group injec
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_JQOVF                    ADC_IER_JQOVFIE    /*!< ADC interruption ADC group injec
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_AWD1                     ADC_IER_AWD1IE     /*!< ADC interruption ADC analog watc
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_AWD2                     ADC_IER_AWD2IE     /*!< ADC interruption ADC analog watc
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_AWD3                     ADC_IER_AWD3IE     /*!< ADC interruption ADC analog watc
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REGISTERS  ADC registers compliant with specific purpose
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 65


 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* List of ADC registers intended to be used (most commonly) with             */
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* DMA transfer.                                                              */
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA          (0x00000000UL) /* ADC group regular conversion data re
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA_MULTI    (0x00000001UL) /* ADC group regular conversion data re
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE  ADC common - Clock source
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV1        (ADC_CCR_CKMODE_0)                                    /*
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CCR_CKMODE_1                   )                 /*
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CCR_CKMODE_1 | ADC_CCR_CKMODE_0)                 /*
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV1            (0x00000000UL)                                        /*
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV2            (ADC_CCR_PRESC_0)                                     /*
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV4            (ADC_CCR_PRESC_1                  )                   /*
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV6            (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0)                   /*
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV8            (ADC_CCR_PRESC_2                                    ) /*
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV10           (ADC_CCR_PRESC_2                   | ADC_CCR_PRESC_0) /*
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV12           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1                  ) /*
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV16           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV32           (ADC_CCR_PRESC_3)                                     /*
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV64           (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0)                   /*
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV128          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1)                   /*
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV256          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL  ADC common - Measurement path to internal channels
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Note: Other measurement paths to internal channels may be available        */
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       (connections to other peripherals).                                  */
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       If they are not listed below, they do not require any specific       */
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       path enable. In this case, Access to measurement path is done        */
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       only by selecting the corresponding ADC internal channel.            */
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_NONE          (0x00000000UL)         /*!< ADC measurement pathes all d
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)       /*!< ADC measurement path to inte
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_VSENSESEL)    /*!< ADC measurement path to inte
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATSEL)      /*!< ADC measurement path to inte
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_RESOLUTION  ADC instance - Resolution
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_12B              (0x00000000UL)                      /*!< ADC resolution 
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_10B              (                 ADC_CFGR_RES_0)   /*!< ADC resolution 
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_8B               (ADC_CFGR_RES_1                 )   /*!< ADC resolution 
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_6B               (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)   /*!< ADC resolution 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 66


 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_DATA_ALIGN  ADC instance - Data alignment
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000UL)         /*!< ADC conversion data alignmen
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR_ALIGN)       /*!< ADC conversion data alignmen
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_LP_MODE  ADC instance - Low power mode
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_LP_MODE_NONE                (0x00000000UL)                      /*!< No ADC low powe
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR_AUTDLY)                   /*!< ADC low power m
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_NB  ADC instance - Offset number
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_1                    ADC_OFR1_REGOFFSET /*!< ADC offset number 1: ADC channel
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_2                    ADC_OFR2_REGOFFSET /*!< ADC offset number 2: ADC channel
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_3                    ADC_OFR3_REGOFFSET /*!< ADC offset number 3: ADC channel
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_4                    ADC_OFR4_REGOFFSET /*!< ADC offset number 4: ADC channel
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_STATE ADC instance - Offset state
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_DISABLE              (0x00000000UL)         /*!< ADC offset disabled (among A
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_ENABLE               (ADC_OFR1_OFFSET1_EN)  /*!< ADC offset enabled (among AD
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_SIGN ADC instance - Offset sign
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_SIGN_NEGATIVE        (0x00000000UL)       /*!< ADC offset is negative (among 
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_SIGN_POSITIVE        (ADC_OFR1_OFFSETPOS) /*!< ADC offset is positive (among 
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_SATURATION ADC instance - Offset saturation mode
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_SATURATION_DISABLE   (0x00000000UL)          /*!< ADC offset saturation is di
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_SATURATION_ENABLE    (ADC_OFR1_SATEN)        /*!< ADC offset saturation is en
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 67


 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_GROUPS  ADC instance - Groups
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR               (0x00000001UL) /*!< ADC group regular (available on all 
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_GROUP_INJECTED              (0x00000002UL) /*!< ADC group injected (not available on
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR_INJECTED      (0x00000003UL) /*!< ADC both groups regular and injected
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL  ADC instance - Channel number
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP  | ADC_CHANNE
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP  | ADC_CHANNE
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP  | ADC_CHANNE
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP  | ADC_CHANNE
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP  | ADC_CHANNE
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP  | ADC_CHANNE
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP  | ADC_CHANNE
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP  | ADC_CHANNE
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP  | ADC_CHANNE
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP  | ADC_CHANNE
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP | ADC_CHANNE
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP | ADC_CHANNE
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP | ADC_CHANNE
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP | ADC_CHANNE
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP | ADC_CHANNE
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP | ADC_CHANNE
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP | ADC_CHANNE
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP | ADC_CHANNE
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP | ADC_CHANNE
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR_ADC1     (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR_ADC5     (LL_ADC_CHANNEL_4  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP1             (LL_ADC_CHANNEL_13 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP2             (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP3_ADC2        (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP3_ADC3        (LL_ADC_CHANNEL_13 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP4             (LL_ADC_CHANNEL_5  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP5             (LL_ADC_CHANNEL_3  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP6             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE  ADC group regular - Trigger source
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_SOFTWARE           (0x00000000UL)                                          
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger internal: SW start.
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EX
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 68


 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                         
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH1       (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH3       (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                         
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH4       (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EX
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH1       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EX
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM7_TRGO      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_CH1       (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_TRGO     (ADC_CFGR_EXTSEL_4 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_TRGO2    (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH1      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EX
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 69


 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH2      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH3      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EX
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG1     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG2     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG3     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG4     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EX
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG5     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG6     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EX
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG7     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG8     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG9     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG10    (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EX
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE2     (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_LPTIM_OUT      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE  ADC group regular - Trigger edge
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISING         (                   ADC_CFGR_EXTEN_0)   /*!< ADC group r
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR_EXTEN_1                   )   /*!< ADC group r
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR_EXTEN_1 | ADC_CFGR_EXTEN_0)   /*!< ADC group r
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 70


 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SAMPLING_MODE  ADC group regular - Sampling mode
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_NORMAL               (0x00000000UL)       /*!< ADC conversions sam
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_BULB                 (ADC_CFGR2_BULB)     /*!< ADC conversions sam
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                                                 Note: First convers
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED    (ADC_CFGR2_SMPTRIG)  /*!< ADC conversions sam
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                                                  Trigger rising edg
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                                                  Trigger falling ed
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE  ADC group regular - Continuous mode
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_CONV_SINGLE             (0x00000000UL)          /*!< ADC conversions are perform
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR_CONT)         /*!< ADC conversions are perform
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_DMA_TRANSFER  ADC group regular - DMA transfer of ADC conversion data
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000UL)                        /*!< ADC conversio
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_LIMITED    (                  ADC_CFGR_DMAEN)    /*!< ADC conversio
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR_DMACFG | ADC_CFGR_DMAEN)    /*!< ADC conversio
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_SMPR1_SMPPLUS)
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_SAMPLINGTIME_COMMON_CONFIG ADC instance - ADC sampling time common configur
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_DEFAULT      (0x00000000UL)      /*!< ADC sampling time let to d
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5 (ADC_SMPR1_SMPPLUS) /*!< ADC additional sampling ti
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_OVR_DATA_BEHAVIOR  ADC group regular - Overrun behavior on conversion d
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000UL)         /*!< ADC group regular behavior i
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR_OVRMOD)      /*!< ADC group regular behavior i
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH  ADC group regular - Sequencer scan length
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 71


 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_DISABLE        (0x00000000UL)                                          
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (                                             ADC_SQR1_L
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (                              ADC_SQR1_L_1             
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (                              ADC_SQR1_L_1 | ADC_SQR1_L
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (               ADC_SQR1_L_2                            
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (               ADC_SQR1_L_2                | ADC_SQR1_L
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1             
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3                                           
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3                               | ADC_SQR1_L
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1             
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                            
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1             
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE  ADC group regular - Sequencer discontinuous mode
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000UL)                                          
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_1RANK       (                                                       
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_2RANKS      (                                          ADC_CFGR_DISC
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_3RANKS      (                     ADC_CFGR_DISCNUM_1                
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_4RANKS      (                     ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISC
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CFGR_DISCNUM_2                                     
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CFGR_DISCNUM_2                      | ADC_CFGR_DISC
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1                
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISC
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_RANKS  ADC group regular - Sequencer ranks
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_1                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_2                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_3                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_4                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_5                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_6                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_10                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_11                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_12                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_13                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_14                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_15                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_16                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 72


1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_SOURCE  ADC group injected - Trigger source
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_SOFTWARE           (0x00000000UL)                                          
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger internal: SW start
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                         
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH1       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_CH3       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM7_TRGO      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH2       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM16_CH1      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 73


1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_TRGO     (ADC_JSQR_JEXTSEL_4 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2    (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_CH2      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Trigger available only on ADC3/4/5 instances. On this ST
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_CH4      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Trigger available only on ADC1/2 instances. On this STM3
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10    (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE3     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_LPTIM_OUT      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_EDGE  ADC group injected - Trigger edge
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 74


1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISING         (                    ADC_JSQR_JEXTEN_0) /*!< ADC group i
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_JSQR_JEXTEN_1                    ) /*!< ADC group i
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) /*!< ADC group i
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIG_AUTO  ADC group injected - Automatic trigger mode
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_INDEPENDENT        (0x00000000UL)         /*!< ADC group injected conversio
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CFGR_JAUTO)       /*!< ADC group injected conversio
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_CONTEXT_QUEUE  ADC group injected - Context queue mode
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE (0x00000000UL)         /* Group injected sequence co
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY   (ADC_CFGR_JQM)         /* Group injected sequence co
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_DISABLE               (ADC_CFGR_JQDIS)       /* Group injected sequence co
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_SCAN_LENGTH  ADC group injected - Sequencer scan length
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_DISABLE        (0x00000000UL)                  /*!< ADC group injected 
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) /*!< ADC group injected 
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) /*!< ADC group injected 
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) /*!< ADC group injected 
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_DISCONT_MODE  ADC group injected - Sequencer discontinuous mode
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_DISABLE     (0x00000000UL)         /*!< ADC group injected sequencer
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CFGR_JDISCEN)     /*!< ADC group injected sequencer
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_RANKS  ADC group injected - Sequencer ranks
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS)
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS)
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS)
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS)
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 75


1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_2CYCLES_5      (0x00000000UL)                                          
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_6CYCLES_5      (                                        ADC_SMPR2_SMP10
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_12CYCLES_5     (                    ADC_SMPR2_SMP10_1                  
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_24CYCLES_5     (                    ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_47CYCLES_5     (ADC_SMPR2_SMP10_2                                      
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_92CYCLES_5     (ADC_SMPR2_SMP10_2                     | ADC_SMPR2_SMP10
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_247CYCLES_5    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1                  
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_640CYCLES_5    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SINGLE_DIFF_ENDING  Channel - Single or differential ending
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SINGLE_ENDED                (                  ADC_CALFACT_CALFACT_S)         /*!< A
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DIFFERENTIAL_ENDED          (ADC_CR_ADCALDIF | ADC_CALFACT_CALFACT_D)         /*!< A
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_BOTH_SINGLE_DIFF_ENDED      (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) /*!< A
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) /*!<
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD2                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR2_REGOFFSET) /*!<
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD3                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR3_REGOFFSET) /*!<
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_CHANNELS  Analog watchdog - Monitored channels
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_DISABLE                 (0x00000000UL)                                          
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG        (ADC_AWD_CR23_CHANNEL_MASK                              
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_INJ        (ADC_AWD_CR23_CHANNEL_MASK                 | ADC_CFGR_JA
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (ADC_AWD_CR23_CHANNEL_MASK                 | ADC_CFGR_JA
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK)              
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK)              
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK)              
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK)              
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK)              
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 76


1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK)              
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK)              
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK)              
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK)              
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK)              
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK)              
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK)              
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK)              
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK)              
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK)              
1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK)              
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK)              
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK)              
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK)              
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK)   
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK) | 
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK) | 
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG       ((LL_ADC_CHANNEL_TEMPSENSOR_ADC1 & ADC_CHANNEL_ID_M
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC1_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR_ADC1 & ADC_CHANNEL_ID_M
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR_ADC1 & ADC_CHANNEL_ID_M
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG       ((LL_ADC_CHANNEL_TEMPSENSOR_ADC5 & ADC_CHANNEL_ID_M
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC5_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR_ADC5 & ADC_CHANNEL_ID_M
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR_ADC5 & ADC_CHANNEL_ID_M
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK)   
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK) | 
1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK) | 
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP1_REG          ((LL_ADC_CHANNEL_VOPAMP1       & ADC_CHANNEL_ID_MASK)   
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP1_INJ          ((LL_ADC_CHANNEL_VOPAMP1       & ADC_CHANNEL_ID_MASK) | 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 77


1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP1_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP1       & ADC_CHANNEL_ID_MASK) | 
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP2_REG          ((LL_ADC_CHANNEL_VOPAMP2       & ADC_CHANNEL_ID_MASK)   
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP2_INJ          ((LL_ADC_CHANNEL_VOPAMP2       & ADC_CHANNEL_ID_MASK) | 
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP2_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP2       & ADC_CHANNEL_ID_MASK) | 
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC2_REG     ((LL_ADC_CHANNEL_VOPAMP3_ADC2  & ADC_CHANNEL_ID_MASK)   
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC2_INJ     ((LL_ADC_CHANNEL_VOPAMP3_ADC2  & ADC_CHANNEL_ID_MASK) | 
1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC2_REG_INJ ((LL_ADC_CHANNEL_VOPAMP3_ADC2  & ADC_CHANNEL_ID_MASK) | 
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC3_REG     ((LL_ADC_CHANNEL_VOPAMP3_ADC3  & ADC_CHANNEL_ID_MASK)   
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC3_INJ     ((LL_ADC_CHANNEL_VOPAMP3_ADC3  & ADC_CHANNEL_ID_MASK) | 
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC3_REG_INJ ((LL_ADC_CHANNEL_VOPAMP3_ADC3  & ADC_CHANNEL_ID_MASK) | 
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP4_REG          ((LL_ADC_CHANNEL_VOPAMP4       & ADC_CHANNEL_ID_MASK)   
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP4_INJ          ((LL_ADC_CHANNEL_VOPAMP4       & ADC_CHANNEL_ID_MASK) | 
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP4_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP4       & ADC_CHANNEL_ID_MASK) | 
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP5_REG          ((LL_ADC_CHANNEL_VOPAMP5       & ADC_CHANNEL_ID_MASK)   
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP5_INJ          ((LL_ADC_CHANNEL_VOPAMP5       & ADC_CHANNEL_ID_MASK) | 
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP5_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP5       & ADC_CHANNEL_ID_MASK) | 
1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP6_REG          ((LL_ADC_CHANNEL_VOPAMP6       & ADC_CHANNEL_ID_MASK)   
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP6_INJ          ((LL_ADC_CHANNEL_VOPAMP6       & ADC_CHANNEL_ID_MASK) | 
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP6_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP6       & ADC_CHANNEL_ID_MASK) | 
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_THRESHOLDS  Analog watchdog - Thresholds
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR1_HT1              ) /*!< ADC analog watchdog thr
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_LOW           (              ADC_TR1_LT1) /*!< ADC analog watchdog thr
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR1_HT1 | ADC_TR1_LT1) /*!< ADC analog watchdog bot
1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_FILTERING_CONFIG  Analog watchdog - filtering config
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_NONE          (0x00000000UL)                                          
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_2SAMPLES      (                                        ADC_TR1_AWDFILT
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_3SAMPLES      (                    ADC_TR1_AWDFILT_1                  
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_4SAMPLES      (                    ADC_TR1_AWDFILT_1 | ADC_TR1_AWDFILT
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_5SAMPLES      (ADC_TR1_AWDFILT_2                                      
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_6SAMPLES      (ADC_TR1_AWDFILT_2 |                     ADC_TR1_AWDFILT
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_7SAMPLES      (ADC_TR1_AWDFILT_2 | ADC_TR1_AWDFILT_1                  
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_8SAMPLES      (ADC_TR1_AWDFILT_2 | ADC_TR1_AWDFILT_1 | ADC_TR1_AWDFILT
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SCOPE  Oversampling - Oversampling scope
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_DISABLE                 (0x00000000UL)                                        /*
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_CONTINUED   (                                    ADC_CFGR2_ROVSE) /*
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_RESUMED     (ADC_CFGR2_ROVSM |                   ADC_CFGR2_ROVSE) /*
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJECTED            (                  ADC_CFGR2_JOVSE                  ) /*
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJ_REG_RESUMED     (                  ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) /*
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 78


1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_DISCONT_MODE  Oversampling - Discontinuous mode
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_REG_CONT                (0x00000000UL)         /*!< ADC oversampling discontinuo
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_REG_DISCONT             (ADC_CFGR2_TROVS)      /*!< ADC oversampling discontinuo
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_RATIO  Oversampling - Ratio
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_2                 (0x00000000UL)                                          
1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_4                 (                                      ADC_CFGR2_OVSR_0)
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_8                 (                   ADC_CFGR2_OVSR_1                   )
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_16                (                   ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0)
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_32                (ADC_CFGR2_OVSR_2                                      )
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_64                (ADC_CFGR2_OVSR_2                    | ADC_CFGR2_OVSR_0)
1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_128               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1                   )
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_256               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0)
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SHIFT  Oversampling - Data shift
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_NONE              (0x00000000UL)                                          
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_1           (                                                       
1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_2           (                                      ADC_CFGR2_OVSS_1 
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_3           (                                      ADC_CFGR2_OVSS_1 
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_4           (                   ADC_CFGR2_OVSS_2                    
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_5           (                   ADC_CFGR2_OVSS_2                    
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_6           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_7           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_8           (ADC_CFGR2_OVSS_3                                       
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MODE  Multimode - Mode
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_INDEPENDENT           (0x00000000UL)                                          
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIMULT       (                 ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1       
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INTERL       (                 ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 | ADC_
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_SIMULT       (                 ADC_CCR_DUAL_2                  | ADC_
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_DUAL_3                                   | ADC_
1437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (                                                   ADC_
1438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (                                  ADC_CCR_DUAL_1       
1439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (                                  ADC_CCR_DUAL_1 | ADC_
1440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 79


1442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_DMA_TRANSFER  Multimode - DMA transfer
1445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_EACH_ADC        (0x00000000UL)                                     /*!
1448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B (                 ADC_CCR_MDMA_1                 ) /*!
1449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B   (                 ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) /*!
1450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B (ADC_CCR_DMACFG | ADC_CCR_MDMA_1                 ) /*!
1451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B   (ADC_CCR_DMACFG | ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) /*!
1452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_TWOSMP_DELAY  Multimode - Delay between two sampling phases
1457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE   (0x00000000UL)                                          
1460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES  (                                                      A
1461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES  (                                    ADC_CCR_DELAY_1    
1462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES  (                                    ADC_CCR_DELAY_1 | A
1463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES  (                  ADC_CCR_DELAY_2                      
1464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (                  ADC_CCR_DELAY_2                   | A
1465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1    
1466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | A
1467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (ADC_CCR_DELAY_3                                        
1468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (ADC_CCR_DELAY_3                                     | A
1469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1    
1470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1 | A
1471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MASTER_SLAVE  Multimode - ADC master or slave
1476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER                (                    ADC_CDR_RDATA_MST) /*!< In multimod
1479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV                    ) /*!< In multimod
1480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV | ADC_CDR_RDATA_MST) /*!< In multimod
1481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
1486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_HW_DELAYS  Definitions of ADC hardware constraints delays
1489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Only ADC peripheral HW delays are defined in ADC LL driver driver,
1490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         not timeout values.
1491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         For details on delays values, refer to descriptions in source code
1492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         above each literal definition.
1493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */
1497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       not timeout values.                                                  */
1498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       Timeout values for ADC operations are dependent to device clock      */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 80


1499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       configuration (system clock versus ADC clock),                       */
1500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       and therefore must be defined in user application.                   */
1501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       Indications for estimation of ADC timeout delays, for this           */
1502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       STM32 serie:                                                         */
1503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       - ADC calibration time: maximum delay is 112/fADC.                   */
1504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tCAL")                      */
1505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       - ADC enable time: maximum delay is 1 conversion cycle.              */
1506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tSTAB")                     */
1507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       - ADC disable time: maximum delay should be a few ADC clock cycles   */
1508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       - ADC stop conversion time: maximum delay should be a few ADC clock  */
1509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*         cycles                                                             */
1510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       - ADC conversion time: duration depending on ADC clock and ADC       */
1511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*         configuration.                                                     */
1512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*         (refer to device reference manual, section "Timing")               */
1513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */
1515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
1516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* parameter "tADCVREG_STUP").                                                */
1517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Unit: us                                                                   */
1518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 10UL)  /*!< Delay for ADC stabilization time (ADC vol
1519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Delay for internal voltage reference stabilization time.                   */
1521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
1522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* parameter "tstart_vrefint").                                               */
1523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Unit: us                                                                   */
1524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DELAY_VREFINT_STAB_US       ( 12UL)  /*!< Delay for internal voltage reference stabi
1525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Delay for temperature sensor stabilization time.                           */
1527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Literal set to maximum value (refer to device datasheet,                   */
1528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* parameter "tSTART").                                                       */
1529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Unit: us                                                                   */
1530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DELAY_TEMPSENSOR_STAB_US    (120UL)  /*!< Delay for temperature sensor stabilization
1531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Delay required between ADC end of calibration and ADC enable.              */
1533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Note: On this STM32 serie, a minimum number of ADC clock cycles            */
1534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       are required between ADC end of calibration and ADC enable.          */
1535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       Wait time can be computed in user application by waiting for the     */
1536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       equivalent number of CPU cycles, by taking into account              */
1537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       ratio of CPU clock versus ADC clock prescalers.                      */
1538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Unit: ADC clock cycles.                                                    */
1539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES (  4UL)  /*!< Delay required between ADC end of calibr
1540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Exported macro ------------------------------------------------------------*/
1551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Macros ADC Exported Macros
1552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 81


1556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Write a value in ADC register
1561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
1562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __REG__ Register to be written
1563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __VALUE__ Value to be written in the register
1564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Read a value in ADC register
1570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
1571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __REG__ Register to be read
1572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Register value
1573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
1575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel number in decimal format
1585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from literals LL_ADC_CHANNEL_x.
1586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Example:
1587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4)
1588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           will return decimal number "4".
1589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The input can be a value from functions where a channel
1590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number is returned, either defined with number
1591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or with bitfield (only one bit must be set).
1592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
1597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
1598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
1599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 82


1613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
1624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
1633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
1634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0 and Max_Data=18
1635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \
1637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL)                                 \
1638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ? (                                                                                     \
1639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \
1640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****      )                                                                                     \
1641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    :                                                                                       \
1642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (                                                                                       \
1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (uint32_t)POSITION_VAL((__CHANNEL__))                                               \
1644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                                       \
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
1646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x
1649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from number in decimal format.
1650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Example:
1651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           __LL_ADC_DECIMAL_NB_TO_CHANNEL(4)
1652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           will return a data equivalent to "LL_ADC_CHANNEL_4".
1653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18
1654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
1655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
1659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
1660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
1661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 83


1670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
1686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
1695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
1696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
1697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
1698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
1699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                             
1701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__DECIMAL_NB__) <= 9UL)                                                                       
1702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ? (                                                                                             
1703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                             |     
1704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                             |     
1705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (ADC_SMPR1_REGOFFSET | (((3UL * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_POS))      
1706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****      )                                                                                             
1707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    :                                                                                               
1708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (                                                                                               
1709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                   
1710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                                   
1711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (ADC_SMPR2_REGOFFSET | (((3UL * ((__DECIMAL_NB__) - 10UL))) << ADC_CHANNEL_SMPx_BITOFFSET_PO
1712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                                               
1713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
1714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to determine whether the selected channel
1717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         corresponds to literal definitions of driver.
1718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The different literal definitions of ADC channels are:
1719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC internal channel:
1720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...
1721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC external channel (channel connected to a GPIO pin):
1722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...
1723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from literal
1724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
1725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
1726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...),
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 84


1727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         must not be a value from functions where a channel number is
1728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         returned from ADC registers,
1729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         because internal and external channels share the same channel
1730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
1731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         parameters definitions of driver.
1732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
1737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
1738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
1739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
1764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
1773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channe
1775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Value "1" if the channel corresponds to a parameter definition of a ADC internal channe
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \
1778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)
1779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to convert a channel defined from parameter
1782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
1783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 85


1784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         to its equivalent parameter definition of a ADC external channel
1785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).
1786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The channel parameter can be, additionally to a value
1787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         defined from parameter definition of a ADC internal channel
1788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...),
1789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a value defined from parameter definition of
1790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
1791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or a value from functions where a channel number is returned
1792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from ADC registers.
1793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
1798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
1799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
1800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
1825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
1834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
1835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
1836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
1838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
1839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
1840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 86


1841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
1842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \
1857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)
1858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to determine whether the internal channel
1861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         selected is available on the ADC instance selected.
1862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from parameter
1863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
1864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
1865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         must not be a value defined from parameter definition of
1866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
1867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or a value from functions where a channel number is
1868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         returned from ADC registers,
1869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         because internal and external channels share the same channel
1870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
1871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         parameters definitions of driver.
1872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
1873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
1886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value "0" if the internal channel selected is not available on the ADC instance selecte
1895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Value "1" if the internal channel selected is available on the ADC instance selected.
1896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 87


1898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((((__ADC_INSTANCE__) == ADC1)                                               \
1900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)         ||                    \
1902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC1) ||                    \
1903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC2)                                               \
1909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP2)         ||                    \
1911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC2)                          \
1912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC3)                                               \
1916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC3)    ||                    \
1918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC4)                                               \
1924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP6)         ||                    \
1926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC5)                                               \
1931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP5)         ||                    \
1933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC5) ||                    \
1934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP4)         ||                    \
1935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
1940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #elif defined(STM32G471xx)
1941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((((__ADC_INSTANCE__) == ADC1)                                               \
1943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)         ||                    \
1945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC1) ||                    \
1946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC2)                                               \
1952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP2)         ||                    \
1954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC2)                          \
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 88


1955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC3)                                               \
1959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC3)    ||                    \
1961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
1966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #elif defined(STM32GBK1CB) || defined(STM32G431xx) || defined(STM32G441xx)
1967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((((__ADC_INSTANCE__) == ADC1)                                               \
1969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)         ||                    \
1971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC1) ||                    \
1972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC2)                                               \
1978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP2)         ||                    \
1980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC2)                          \
1981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
1984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
1985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to define ADC analog watchdog parameter:
1988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         define a single channel to monitor with analog watchdog
1989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from sequencer channel and groups definition.
1990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetAnalogWDMonitChannels().
1991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example:
1992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDMonitChannels(
1993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC1, LL_ADC_AWD1,
1994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR))
1995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
2000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
2001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
2002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 89


2012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
2016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
2017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
2018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
2019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
2020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
2021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
2022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
2023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
2024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
2025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
2026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
2027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
2028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
2029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
2030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
2031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
2032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
2033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
2034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
2035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
2036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
2037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
2038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
2039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
2040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __GROUP__ This parameter can be one of the following values:
2041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR
2042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_INJECTED
2043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR_INJECTED
2044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
2046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
2047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
2048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
2049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
2050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
2051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
2052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
2053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
2054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
2055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
2056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
2057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
2058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
2059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
2060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
2061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
2062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
2063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
2064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
2065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
2066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
2067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
2068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 90


2069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
2070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
2071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
2072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
2073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
2074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
2075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
2076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
2077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
2078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
2079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
2080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
2081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
2082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
2083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
2084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
2085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
2086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
2087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
2088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
2089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
2090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
2091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
2092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
2093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
2094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
2095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
2096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
2097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
2098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
2099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
2100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
2101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
2102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
2103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
2104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
2105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
2106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)
2107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)
2108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ
2109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG  (0)(1)
2110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_INJ  (0)(1)
2111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG_INJ (1)
2112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG  (0)(5)
2113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_INJ  (0)(5)
2114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG_INJ (5)
2115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(6)
2116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(6)
2117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (6)
2118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG          (0)(1)
2119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_INJ          (0)(1)
2120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG_INJ         (1)
2121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG          (0)(2)
2122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_INJ          (0)(2)
2123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG_INJ         (2)
2124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_REG     (0)(2)
2125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_INJ     (0)(2)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 91


2126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_REG_INJ    (2)
2127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_REG     (0)(3)
2128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_INJ     (0)(3)
2129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_REG_INJ    (3)
2130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG          (0)(5)
2131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_INJ          (0)(5)
2132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG_INJ         (5)
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_REG          (0)(5)
2134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_INJ          (0)(5)
2135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_REG_INJ         (5)
2136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_REG          (0)(4)
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_INJ          (0)(4)
2138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_REG_INJ         (4)
2139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
2140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (0) On STM32G4, parameter available only on analog watchdog number: AWD1.\n
2141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
2142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
2144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
2145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
2146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
2147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
2148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
2149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                    
2151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                           
2152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)                  
2153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    :                                                                                               
2154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                          
2155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)                 
2156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    :                                                                                               
2157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) 
2158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to set the value of ADC analog watchdog threshold high
2162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         different of 12 bits.
2164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_ConfigAnalogWDThresholds()
2165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or @ref LL_ADC_SetAnalogWDThresholds().
2166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to set the value of
2167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDThresholds
2169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *            (< ADCx param >,
2170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, <threshold_value_8
2171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *            );
2172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF
2178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \
2181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 92


2183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get the value of ADC analog watchdog threshold high
2185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         different of 12 bits.
2187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to get the value of
2189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           < threshold_value_6_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
2191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *            (LL_ADC_RESOLUTION_8B,
2192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_GetAnalogWDThresholds(<ADCx param>, LL_ADC_AWD_THRESHOLD_HIGH)
2193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *            );
2194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF
2200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \
2203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get the ADC analog watchdog threshold high
2207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or low from raw value containing both thresholds concatenated.
2208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example, to get analog watchdog threshold high from the register raw value:
2210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(LL_ADC_AWD_THRESHOLD_HIGH, <raw_value_with_both
2211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_TYPE__ This parameter can be one of the following values:
2212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
2213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
2214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __AWD_THRESHOLDS__ Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__)       \
2218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__AWD_THRESHOLDS__) >> (((__AWD_THRESHOLD_TYPE__) & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_
2219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to set the ADC calibration value with both single ended
2222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and differential modes calibration factors concatenated.
2223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetCalibrationFactor().
2224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example, to set calibration factors single ended to 0x55
2225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and differential ended to 0x2A:
2226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           LL_ADC_SetCalibrationFactor(
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC1,
2228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(0x55, 0x2A))
2229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CALIB_FACTOR_SINGLE_ENDED__ Value between Min_Data=0x00 and Max_Data=0x7F
2230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CALIB_FACTOR_DIFFERENTIAL__ Value between Min_Data=0x00 and Max_Data=0x7F
2231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIA
2234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__CALIB_FACTOR_DIFFERENTIAL__) << ADC_CALFACT_CALFACT_D_Pos) | (__CALIB_FACTOR_SINGLE_ENDED__)
2235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get the ADC multimode conversion data of ADC master
2239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or ADC slave from raw value with both ADC conversion data concatenated.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 93


2240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This macro is intended to be used when multimode transfer by DMA
2241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled: refer to function @ref LL_ADC_SetMultiDMATransfer().
2242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         In this case the transferred data need to processed with this macro
2243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         to separate the conversion data of ADC master and ADC slave.
2244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_MULTI_MASTER_SLAVE__ This parameter can be one of the following values:
2245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
2246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
2247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_MULTI_CONV_DATA__ Value between Min_Data=0x000 and Max_Data=0xFFF
2248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) 
2251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__ADC_MULTI_CONV_DATA__) >> ((ADC_CDR_RDATA_SLV_Pos) & ~(__ADC_MULTI_MASTER_SLAVE__))) & ADC_C
2252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
2253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to select, from a ADC instance, to which ADC instance
2257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         it has a dependence in multimode (ADC master of the corresponding
2258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC common instance).
2259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of device with multimode available and a mix of
2260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instances compliant and not compliant with multimode feature,
2261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instances not compliant with multimode feature are
2262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         considered as master instances (do not depend to
2263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         any other ADC instance).
2264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval __ADCx__ ADC instance master of the corresponding ADC common instance
2266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC5)
2268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
2269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ( ( ((__ADCx__) == ADC2)                                                     \
2270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     )?                                                                         \
2271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     (ADC1)                                                                     \
2272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     :                                                                          \
2273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     ( ( ((__ADCx__) == ADC4)                                                   \
2274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )?                                                                       \
2275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       (ADC3)                                                                   \
2276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       :                                                                        \
2277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       (__ADCx__)                                                               \
2278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     )                                                                          \
2279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #else
2281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
2282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ( ( ((__ADCx__) == ADC2)                                                     \
2283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     )?                                                                         \
2284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     (ADC1)                                                                     \
2285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     :                                                                          \
2286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     (__ADCx__)                                                                 \
2287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
2289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
2290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to select the ADC common instance
2293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         to which is belonging the selected ADC instance.
2294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   ADC common register instance can be used for:
2295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Set parameters common to several ADC instances
2296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Multimode (for devices with several ADC instances)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 94


2297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval ADC common register instance
2300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC345_COMMON)
2302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((((__ADCx__) == ADC1) || ((__ADCx__) == ADC2))                              \
2304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     ? (                                                                        \
2305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (ADC12_COMMON)                                                          \
2306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
2307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       :                                                                        \
2308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       (                                                                        \
2309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (ADC345_COMMON)                                                         \
2310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
2311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #else
2313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)  (ADC12_COMMON)
2314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
2315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to check if all ADC instances sharing the same
2317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC common instance are disabled.
2318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This check is required by functions with setting conditioned to
2319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
2320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On devices with only 1 ADC common instance, parameter of this macro
2323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is useless and can be ignored (parameter kept for compatibility
2324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         with devices featuring several ADC common instances).
2325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADCXY_COMMON__ ADC common instance
2326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value "0" if all ADC instances sharing the same ADC common instance
2328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         are disabled.
2329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Value "1" if at least one ADC instance sharing the same ADC common instance
2330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled.
2331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC345_COMMON)
2333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC4) &&  defined(ADC5)
2334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__ADCXY_COMMON__) == ADC12_COMMON)                                        \
2336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     ? (                                                                        \
2337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (LL_ADC_IsEnabled(ADC1) |                                               \
2338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC2)  )                                              \
2339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
2340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       :                                                                        \
2341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       (                                                                        \
2342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (LL_ADC_IsEnabled(ADC3) |                                               \
2343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC4) |                                               \
2344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC5)  )                                              \
2345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
2346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #else
2348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__ADCXY_COMMON__) == ADC12_COMMON)                                        \
2350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     ? (                                                                        \
2351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (LL_ADC_IsEnabled(ADC1) |                                               \
2352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC2)  )                                              \
2353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 95


2354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       :                                                                        \
2355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       (LL_ADC_IsEnabled(ADC3))                                                 \
2356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* ADC4 && ADC5 */
2358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #else
2359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (LL_ADC_IsEnabled(ADC1) | LL_ADC_IsEnabled(ADC2))
2361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
2362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to define the ADC conversion data full-scale digital
2365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         value corresponding to the selected ADC resolution.
2366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   ADC conversion data full-scale corresponds to voltage range
2367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         determined by analog voltage references Vref+ and Vref-
2368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (refer to reference manual).
2369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval ADC conversion data full-scale digital value (unit: digital value of ADC conversion dat
2375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \
2377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (0xFFFUL >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))
2378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to convert the ADC conversion data from
2381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a resolution to another resolution.
2382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __DATA__ ADC conversion data to be converted
2383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_CURRENT__ Resolution of the data to be converted
2384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion
2390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval ADC conversion data to the requested resolution
2396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\
2398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                          __ADC_RESOLUTION_CURRENT__,\
2399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                          __ADC_RESOLUTION_TARGET__)            \
2400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__DATA__)                                                                 \
2401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))   \
2402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))      \
2403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to calculate the voltage (unit: mVolt)
2407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         corresponding to a ADC conversion data (unit: digital value).
2408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 96


2411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
2412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_DATA__ ADC conversion data (resolution 12 bits)
2413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                       (unit: digital value).
2414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval ADC conversion data equivalent voltage value (unit: mVolt)
2420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
2422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                       __ADC_DATA__,\
2423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                       __ADC_RESOLUTION__)                      \
2424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \
2425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \
2426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to calculate analog reference voltage (Vref+)
2430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (unit: mVolt) from ADC conversion data of internal voltage
2431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         reference VrefInt.
2432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Computation is using VrefInt calibration value
2433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         stored in system memory for each device during production.
2434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This voltage depends on user board environment: voltage level
2435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         connected to pin Vref+.
2436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         On devices with small package, the pin Vref+ is not present
2437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and internally bonded to pin Vdda.
2438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, calibration data of internal voltage reference
2439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         VrefInt corresponds to a resolution of 12 bits,
2440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal voltage reference VrefInt.
2442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits)
2445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of internal voltage reference VrefInt (unit: digital value).
2446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Analog reference voltage (unit: mV)
2452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\
2454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                          __ADC_RESOLUTION__)                   \
2455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \
2456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                  \
2457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                       (__ADC_RESOLUTION__),                    \
2458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                       LL_ADC_RESOLUTION_12B))
2459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Computation is using temperature sensor calibration values
2464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         stored in system memory for each device during production.
2465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Calculation formula:
2466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Temperature = ((TS_ADC_DATA - TS_CAL1)
2467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                           * (TS_CAL2_TEMP - TS_CAL1_TEMP))
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 97


2468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                         / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP
2469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           with TS_ADC_DATA = temperature sensor raw data measured by ADC
2470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                Avg_Slope = (TS_CAL2 - TS_CAL1)
2471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                            / (TS_CAL2_TEMP - TS_CAL1_TEMP)
2472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                TS_CAL1   = equivalent TS_ADC_DATA at temperature
2473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                            TEMP_DEGC_CAL1 (calibrated in factory)
2474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                TS_CAL2   = equivalent TS_ADC_DATA at temperature
2475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                            TEMP_DEGC_CAL2 (calibrated in factory)
2476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve that calibration
2477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  parameters are correct (address and data).
2478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  To calculate temperature using temperature sensor
2479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  datasheet typical values (generic values less, therefore
2480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  less accurate than calibrated values),
2481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().
2482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, calibration data of temperature sensor
2488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         corresponds to a resolution of 12 bits,
2489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         temperature sensor.
2491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__  Analog reference voltage (unit: mV)
2494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal
2495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                 temperature sensor (unit: digital value).
2496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__      ADC resolution at which internal temperature
2497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                 sensor voltage has been measured.
2498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\
2506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                   __TEMPSENSOR_ADC_DATA__,\
2507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                   __ADC_RESOLUTION__)                              \
2508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \
2509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                     (__ADC_RESOLUTION__),          \
2510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                     LL_ADC_RESOLUTION_12B)         \
2511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    * (__VREFANALOG_VOLTAGE__))                                     \
2512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                   / TEMPSENSOR_CAL_VREFANALOG)                                     \
2513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \
2514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****      ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \
2515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \
2516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ) + TEMPSENSOR_CAL1_TEMP                                                        \
2517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Computation is using temperature sensor typical values
2523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (refer to device datasheet).
2524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Calculation formula:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 98


2525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)
2526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                         / Avg_Slope + CALx_TEMP
2527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           with TS_ADC_DATA      = temperature sensor raw data measured by ADC
2528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                   (unit: digital value)
2529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                Avg_Slope        = temperature sensor slope
2530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                   (unit: uV/Degree Celsius)
2531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                TS_TYP_CALx_VOLT = temperature sensor digital value at
2532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                   temperature CALx_TEMP (unit: mV)
2533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve the temperature sensor
2534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  of the current device has characteristics in line with
2535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  datasheet typical values.
2536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  If temperature sensor calibration values are available on
2537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),
2538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  temperature calculation will be more accurate using
2539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  helper macro @ref __LL_ADC_CALC_TEMPERATURE().
2540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   ADC measurement data must correspond to a resolution of 12 bits
2546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (full scale digital value 4095). If not the case, the data must be
2547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         preliminarily rescaled to an equivalent resolution of 12 bits.
2548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_AVGSLOPE__   Device datasheet data: Temperature sensor slope typical v
2549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                       On STM32G4, refer to device datasheet parameter "Avg_Slop
2550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_CALX_V__     Device datasheet data: Temperature sensor voltage typical
2551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                       On STM32G4, refer to device datasheet parameter "V30" (co
2552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_CALX_TEMP__      Device datasheet data: Temperature at which temperature s
2553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__        Analog voltage reference (Vref+) voltage (unit: mV)
2554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__       ADC conversion data of internal temperature sensor (unit:
2555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__            ADC resolution at which internal temperature sensor volta
2556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\
2564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              __TEMPSENSOR_TYP_CALX_V__,\
2565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              __TEMPSENSOR_CALX_TEMP__,\
2566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              __VREFANALOG_VOLTAGE__,\
2567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              __TEMPSENSOR_ADC_DATA__,\
2568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              __ADC_RESOLUTION__)               \
2569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((( (                                                                        \
2570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \
2571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \
2572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                  * 1000UL)                                                     \
2573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        -                                                                       \
2574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \
2575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                  * 1000UL)                                                     \
2576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
2577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__)                                 \
2578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__)                                     \
2579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 99


2582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
2583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
2587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Exported functions --------------------------------------------------------*/
2591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Functions ADC Exported Functions
2592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
2593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_DMA_Management ADC DMA management
2596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
2597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Note: LL ADC functions to set DMA transfer are located into sections of    */
2599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       configuration of ADC instance, groups and multimode (if available):  */
2600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */
2601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Function to help to configure DMA transfer from ADC: retrieve the
2604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC register address from ADC instance and a list of ADC registers
2605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         intended to be used (most commonly) with DMA transfer.
2606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   These ADC registers are data registers:
2607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         when ADC conversion data is available in ADC data registers,
2608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC generates a DMA transfer request.
2609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This macro is intended to be used with LL DMA driver, refer to
2610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         function "LL_DMA_ConfigAddresses()".
2611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example:
2612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           LL_DMA_ConfigAddresses(DMA1,
2613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                  LL_DMA_CHANNEL_1,
2614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                  LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
2615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                  (uint32_t)&< array or variable >,
2616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
2617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with several ADC: in multimode, some devices
2618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use a different data register outside of ADC instance scope
2619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (common data register). This macro manages this register difference,
2620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         only ADC instance has to be set as parameter.
2621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_DMA_GetRegAddr\n
2622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CDR      RDATA_MST      LL_ADC_DMA_GetRegAddr\n
2623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_DMA_GetRegAddr
2624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Register This parameter can be one of the following values:
2626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA
2627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA_MULTI (1)
2628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
2629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) Available on devices with several ADC instances.
2630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval ADC register address
2631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
2634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register uint32_t data_reg_addr;
2636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
2638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 100


2639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     /* Retrieve address of register DR */
2640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     data_reg_addr = (uint32_t) &(ADCx->DR);
2641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   }
2642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   else /* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */
2643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   {
2644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     /* Retrieve address of register CDR */
2645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     data_reg_addr = (uint32_t) &((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
2646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   }
2647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return data_reg_addr;
2649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #else
2651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
2652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
2654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (void)(Register);
2655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Retrieve address of register DR */
2657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t) &(ADCx->DR);
2658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
2660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
2663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to
2666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
2667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: Clock source and prescaler.
2671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, if ADC group injected is used, some
2672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         clock ratio constraints between ADC clock and AHB clock
2673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         must be respected.
2674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to reference manual.
2675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
2677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
2679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
2680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
2681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_SetCommonClock\n
2682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_SetCommonClock
2683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  CommonClock This parameter can be one of the following values:
2686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
2687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
2688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
2689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
2690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
2691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
2692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
2693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
2694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
2695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 101


2696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
2697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
2698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
2699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
2700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
2701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
2702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
2704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
2706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: Clock source and prescaler.
2710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_GetCommonClock\n
2711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_GetCommonClock
2712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
2716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
2717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
2718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
2719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
2720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
2721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
2722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
2723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
2724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
2725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
2726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
2727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
2728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
2729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
2730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON)
2732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC));
2734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to internal
2738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
2739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   One or several values can be selected.
2740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
2741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
2742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Stabilization time of measurement path to internal channel:
2743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         After enabling internal paths, before starting ADC conversion,
2744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a delay is required for internal voltage reference and
2745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         temperature sensor stabilization time.
2746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet.
2747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
2748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US.
2749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   ADC internal channel sampling time constraint:
2750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         For ADC conversion of internal channels,
2751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a sampling time minimum value is required.
2752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 102


2753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalCh\n
2754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      VSENSESEL      LL_ADC_SetCommonPathInternalCh\n
2755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      VBATSEL        LL_ADC_SetCommonPathInternalCh
2756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
2759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
2760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
2761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
2762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
2763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
2764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Path
2766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal)
2768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: measurement path to internal
2772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
2773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   One or several values can be selected.
2774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
2775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
2776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_GetCommonPathInternalCh\n
2777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      VSENSESEL      LL_ADC_GetCommonPathInternalCh\n
2778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      VBATSEL        LL_ADC_GetCommonPathInternalCh
2779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be a combination of the following values:
2782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
2783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
2784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
2785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
2786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
2788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSE
2790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
2794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC ins
2797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
2798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC calibration factor in the mode single-ended
2802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
2803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function is intended to set calibration parameters
2804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without having to perform a new calibration using
2805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref LL_ADC_StartCalibration().
2806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with differential mode available:
2807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
2808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         single-ended and differential modes
2809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (calibration factor must be specified for each of these
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 103


2810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
2811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         requires their calibration).
2812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of setting calibration factors of both modes single ended
2813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and differential (parameter LL_ADC_BOTH_SINGLE_DIFF_ENDED):
2814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         both calibration factors must be concatenated.
2815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         To perform this processing, use helper macro
2816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_CALIB_FACTOR_SINGLE_DIFF().
2817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
2819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled, without calibration on going, without conversion
2820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on going on group regular.
2821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_SetCalibrationFactor\n
2822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_SetCalibrationFactor
2823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
2825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
2826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
2827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_BOTH_SINGLE_DIFF_ENDED
2828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  CalibrationFactor Value between Min_Data=0x00 and Max_Data=0x7F
2829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
2830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff, uint32_t C
2832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CALFACT,
2834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK,
2835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              CalibrationFactor << (((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >> ADC_SINGLED
2836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC calibration factor in the mode single-ended
2840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
2841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Calibration factors are set by hardware after performing
2842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a calibration run using function @ref LL_ADC_StartCalibration().
2843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with differential mode available:
2844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
2845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         single-ended and differential modes
2846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_GetCalibrationFactor\n
2847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_GetCalibrationFactor
2848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
2850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
2851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
2852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x7F
2853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff)
2855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Retrieve bits with position in register depending on parameter           */
2857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* "SingleDiff".                                                            */
2858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameter used with mask "ADC_SINGLEDIFF_CALIB_FACTOR_MASK" because      */
2859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
2860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CALFACT, (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK)) >> ((S
2861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC resolution.
2865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
2866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 104


2867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
2869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
2871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_SetResolution
2872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Resolution This parameter can be one of the following values:
2874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
2879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
2881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
2883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC resolution.
2887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
2888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_GetResolution
2890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx)
2898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));
2900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC conversion data alignment.
2904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
2905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
2908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
2910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_SetDataAlignment
2911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  DataAlignment This parameter can be one of the following values:
2913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
2914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
2915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
2916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
2918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
2920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC conversion data alignment.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 105


2924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
2925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_GetDataAlignment
2927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
2930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
2931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx)
2933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_ALIGN));
2935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC low power mode.
2939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Description of ADC low power modes:
2940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
2941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
2942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           in order to reduce power consumption.
2943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
2944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
2945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
2946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           has been retrieved by user software.
2947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
2948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           other conversion.
2949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
2950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
2951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
2952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           applications.
2953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           How to use this low power mode:
2954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Do not use with interruption or DMA since these modes
2955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             have to clear immediately the EOC flag to free the
2956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             IRQ vector sequencer.
2957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
2958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
2959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
2960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
2961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC conversion start.
2962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC low power mode "auto power-off" (feature available on
2963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           this device if parameter LL_ADC_LP_AUTOPOWEROFF is available):
2964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the ADC automatically powers-off after a conversion and
2965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           automatically wakes up when a new conversion is triggered
2966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (with startup time between trigger and start of sampling).
2967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This feature can be combined with low power mode "auto wait".
2968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
2969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
2970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of delay during which ADC was idle.
2971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
2972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
2973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC channel.
2974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
2976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
2978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_SetLowPowerMode
2979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  LowPowerMode This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 106


2981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
2982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
2983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
2984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
2986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
2988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC low power mode:
2992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Description of ADC low power modes:
2993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
2994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
2995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           in order to reduce power consumption.
2996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
2997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
2998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
2999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           has been retrieved by user software.
3000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
3001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           other conversion.
3002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
3003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
3004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
3005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           applications.
3006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           How to use this low power mode:
3007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Do not use with interruption or DMA since these modes
3008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             have to clear immediately the EOC flag to free the
3009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             IRQ vector sequencer.
3010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
3011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
3012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
3013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
3014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC conversion start.
3015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC low power mode "auto power-off" (feature available on
3016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           this device if parameter LL_ADC_LP_AUTOPOWEROFF is available):
3017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the ADC automatically powers-off after a conversion and
3018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           automatically wakes up when a new conversion is triggered
3019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (with startup time between trigger and start of sampling).
3020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This feature can be combined with low power mode "auto wait".
3021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
3022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
3023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of delay during which ADC was idle.
3024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
3025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
3026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC channel.
3027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_GetLowPowerMode
3028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
3031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
3032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(ADC_TypeDef *ADCx)
3034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_AUTDLY));
3036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 107


3038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC selected offset number 1, 2, 3 or 4.
3040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function set the 2 items of offset configuration:
3041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC channel to which the offset programmed will be applied
3042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (independently of channel mapped on ADC group regular
3043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           or group injected)
3044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Offset level (offset to be subtracted from the raw
3045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           converted data).
3046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         are set to 0.
3049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function enables the offset, by default. It can be forced
3050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         to disable state using function LL_ADC_SetOffsetState().
3051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If a channel is mapped on several offsets numbers, only the offset
3052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         with the lowest value is considered for the subtraction.
3053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some fast channels are available: fast analog inputs
3058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
3059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_SetOffset\n
3060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR1     OFFSET1        LL_ADC_SetOffset\n
3061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR1     OFFSET1_EN     LL_ADC_SetOffset\n
3062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_SetOffset\n
3063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_SetOffset\n
3064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffset\n
3065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_SetOffset\n
3066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_SetOffset\n
3067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffset\n
3068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_SetOffset\n
3069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_SetOffset\n
3070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffset
3071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
3078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
3080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
3081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
3082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
3083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
3084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 108


3095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
3098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
3099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
3100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
3101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
3102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
3103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
3104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
3105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
3106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
3107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
3108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
3109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
3110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
3111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
3112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
3113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
3114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
3115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
3116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
3118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
3119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
3120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32
3123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
3127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
3128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
3129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Channel to which the offset programmed will be applied
3134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (independently of channel mapped on ADC group regular
3135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or group injected)
3136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
3137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
3138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
3139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
3140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
3141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
3143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           as parameter for another function.
3144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
3145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           process the returned value with the helper macro
3146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some fast channels are available: fast analog inputs
3148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
3149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_GetOffsetChannel\n
3150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_GetOffsetChannel\n
3151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_GetOffsetChannel\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 109


3152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_GetOffsetChannel
3153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
3162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
3163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
3164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
3165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
3166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
3180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
3181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
3182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
3183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
3184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
3185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
3186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
3187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
3188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
3189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
3190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
3191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
3192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
3193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
3194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
3195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
3196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
3197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
3198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
3200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
3201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
3202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
3203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
3204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
3206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 110


3209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
3210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Offset level (offset to be subtracted from the raw
3215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         converted data).
3216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         are set to 0.
3219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1        LL_ADC_GetOffsetLevel\n
3220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_GetOffsetLevel\n
3221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_GetOffsetLevel\n
3222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_GetOffsetLevel
3223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
3230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetLevel(ADC_TypeDef *ADCx, uint32_t Offsety)
3232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1);
3236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set for the ADC selected offset number 1, 2, 3 or 4:
3240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         force offset state disable or enable
3241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without modifying offset channel or offset value.
3242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function should be needed only in case of offset to be
3243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         enabled-disabled dynamically, and should not be needed in other cases:
3244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         function LL_ADC_SetOffset() automatically enables the offset.
3245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_SetOffsetState\n
3250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffsetState\n
3251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffsetState\n
3252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffsetState
3253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  OffsetState This parameter can be one of the following values:
3260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetStat
3265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 111


3266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
3269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN,
3270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              OffsetState);
3271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         offset state disabled or enabled.
3276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_GetOffsetState\n
3277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_GetOffsetState\n
3278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_GetOffsetState\n
3279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_GetOffsetState
3280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety)
3291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_EN);
3295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set for the ADC selected offset number 1, 2, 3 or 4:
3299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         choose offset sign.
3300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSETPOS      LL_ADC_SetOffsetSign\n
3305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSETPOS      LL_ADC_SetOffsetSign\n
3306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSETPOS      LL_ADC_SetOffsetSign\n
3307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSETPOS      LL_ADC_SetOffsetSign
3308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  OffsetSign This parameter can be one of the following values:
3315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
3316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
3317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
3320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 112


3323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
3324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_OFR1_OFFSETPOS,
3325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              OffsetSign);
3326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         offset sign if positive or negative.
3331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSETPOS      LL_ADC_GetOffsetSign\n
3332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSETPOS      LL_ADC_GetOffsetSign\n
3333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSETPOS      LL_ADC_GetOffsetSign\n
3334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSETPOS      LL_ADC_GetOffsetSign
3335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
3343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
3344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety)
3346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSETPOS);
3350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set for the ADC selected offset number 1, 2, 3 or 4:
3354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         choose offset saturation mode.
3355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     SATEN          LL_ADC_SetOffsetSaturation\n
3360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     SATEN          LL_ADC_SetOffsetSaturation\n
3361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     SATEN          LL_ADC_SetOffsetSaturation\n
3362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     SATEN          LL_ADC_SetOffsetSaturation
3363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  OffsetSaturation This parameter can be one of the following values:
3370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
3371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
3372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Offse
3375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
3379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_OFR1_SATEN,
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 113


3380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              OffsetSaturation);
3381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         offset saturation if enabled or disabled.
3386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     SATEN          LL_ADC_GetOffsetSaturation\n
3387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     SATEN          LL_ADC_GetOffsetSaturation\n
3388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     SATEN          LL_ADC_GetOffsetSaturation\n
3389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     SATEN          LL_ADC_GetOffsetSaturation
3390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
3398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
3399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety)
3401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_SATEN);
3405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC gain compensation.
3409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function set the gain compensation coefficient
3410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         that is applied to raw converted data using the formula:
3411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           DATA = DATA(raw) * (gain compensation coef) / 4096
3412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function enables the gain compensation if given
3413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         coefficient is above 0, otherwise it disables it.
3414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Gain compensation when enabled is appied to all channels.
3415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll GCOMP    GCOMPCOEFF     LL_ADC_SetGainCompensation\n
3420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    GCOMP          LL_ADC_SetGainCompensation
3421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  GainCompensation This parameter can be:
3423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         0           Gain compensation will be disabled and value set to 0
3424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         1 -> 16393  Gain compensation will be enabled with specified value
3425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
3428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
3430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCO
3431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get the ADC gain compensation value
3435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll GCOMP    GCOMPCOEFF     LL_ADC_GetGainCompensation\n
3436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    GCOMP          LL_ADC_GetGainCompensation
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 114


3437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be:
3439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         0           Gain compensation is disabled
3440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         1 -> 16393  Gain compensation is enabled with returned value
3441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetGainCompensation(ADC_TypeDef *ADCx)
3443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CFGR2, ADC_CFGR2_GCOMP) == ADC_CFGR2_GCOMP) ? READ_BIT(ADCx->GCOMP, ADC_G
3445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_SMPR1_SMPPLUS)
3448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC sampling time common configuration impacting
3450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         settings of sampling time channel wise.
3451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SMPR1    SMPPLUS        LL_ADC_SetSamplingTimeCommonConfig
3456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SamplingTimeCommonConfig This parameter can be one of the following values:
3458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
3459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
3460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCom
3463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
3465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC sampling time common configuration impacting
3469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         settings of sampling time channel wise.
3470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SMPR1    SMPPLUS        LL_ADC_GetSamplingTimeCommonConfig
3471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
3474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
3475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonConfig(ADC_TypeDef *ADCx)
3477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SMPR1, ADC_SMPR1_SMPPLUS));
3479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* ADC_SMPR1_SMPPLUS */
3481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
3484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: gr
3487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
3488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger source:
3492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
3493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         external interrupt line).
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 115


3494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting trigger source to external trigger
3495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         also set trigger polarity to rising edge
3496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
3497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         STM32 families having this setting set by HW default value).
3498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
3499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         function @ref LL_ADC_REG_SetTriggerEdge().
3500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
3501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
3506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_SetTriggerSource\n
3507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_SetTriggerSource
3508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
3510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1        (1)
3514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2        (1)
3515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
3517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH1        (2)
3518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2        (1)
3519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3        (2)
3520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
3521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1        (2)
3522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4        (1)
3523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO
3524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH1        (2)
3525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4        (1)
3526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
3527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM7_TRGO
3528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
3529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
3530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1        (2)
3531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
3532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRGO
3533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRGO2
3534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH1
3535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH2       (1)
3536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH3       (1)
3537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG1
3538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG2      (2)
3539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG3
3540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG4      (2)
3541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG5
3542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG6
3543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG7
3544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG8
3545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG9
3546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG10
3547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11     (1)
3548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE2      (2)
3549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM_OUT
3550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 116


3551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
3552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
3553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
3557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
3559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source:
3563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
3564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         external interrupt line).
3565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To determine whether group regular trigger source is
3566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal (SW start) or external, without detail
3567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
3568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (equivalent to
3569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)")
3570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_IsTriggerSourceSWStart.
3571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
3572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_GetTriggerSource\n
3574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_GetTriggerSource
3575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1        (1)
3581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2        (1)
3582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
3584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH1        (2)
3585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2        (1)
3586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3        (2)
3587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
3588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1        (2)
3589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4        (1)
3590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO
3591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH1        (2)
3592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4        (1)
3593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
3594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM7_TRGO
3595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
3596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
3597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1        (2)
3598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
3599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRGO
3600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRGO2
3601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH1
3602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH2       (1)
3603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH3       (1)
3604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG1
3605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG2      (2)
3606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG3
3607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG4      (2)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 117


3608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG5
3609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG6
3610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG7
3611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG8
3612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG9
3613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG10
3614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11     (1)
3615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE2      (2)
3616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM_OUT
3617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
3618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
3619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
3620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx)
3623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t TriggerSource = READ_BIT(ADCx->CFGR, ADC_CFGR_EXTSEL | ADC_CFGR_EXTEN);
3625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
3627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}.                            */
3628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register uint32_t ShiftExten = ((TriggerSource & ADC_CFGR_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET
3629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL         */
3631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
3632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((TriggerSource
3633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****            & (ADC_REG_TRIG_SOURCE_MASK >> ShiftExten) & ADC_CFGR_EXTSEL)
3634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****           | ((ADC_REG_TRIG_EDGE_MASK >> ShiftExten) & ADC_CFGR_EXTEN)
3635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****          );
3636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source internal (SW start)
3640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or external.
3641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of group regular trigger source set to external trigger,
3642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
3643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_GetTriggerSource().
3644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_IsTriggerSourceSWStart
3645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
3647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
3648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
3650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1
3652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger polarity.
3656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
3657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
3661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_SetTriggerEdge
3662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
3664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 118


3665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
3666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
3667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
3670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN, ExternalTriggerEdge);
3672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger polarity.
3676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
3677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_GetTriggerEdge
3678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
3681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
3682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
3683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx)
3685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN));
3687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC sampling mode.
3691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function set the ADC conversion sampling mode
3692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This mode applies to regular group only.
3693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Set sampling mode is appied to all conversion of regular group.
3694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
3698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    BULB           LL_ADC_REG_SetSamplingMode\n
3699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    SMPTRIG        LL_ADC_REG_SetSamplingMode
3700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SamplingMode This parameter can be one of the following values:
3702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_NORMAL
3703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_BULB
3704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED
3705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSamplingMode(ADC_TypeDef *ADCx, uint32_t SamplingMode)
3708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, SamplingMode);
3710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get the ADC sampling mode
3714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    BULB           LL_ADC_REG_GetSamplingMode\n
3715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    SMPTRIG        LL_ADC_REG_GetSamplingMode
3716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_NORMAL
3719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_BULB
3720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED
3721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 119


3722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSamplingMode(ADC_TypeDef *ADCx)
3723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG));
3725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer length and scan direction.
3729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
3730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
3731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
3732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           are configurable.
3734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This function performs configuration of:
3735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
3736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
3738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Sequencer ranks are selected using
3739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
3740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
3741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
3742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           are defined by channel number.
3744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This function performs configuration of:
3745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
3746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
3747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
3748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
3749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
3751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             highest channel number).
3752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Sequencer ranks are selected using
3753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
3754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
3755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
3756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
3760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_SetSequencerLength
3761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
3763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
3764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
3765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
3766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
3767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
3768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
3769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
3770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
3771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
3772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
3773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
3774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
3775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
3776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
3777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
3778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 120


3779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
3782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
3784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer length and scan direction.
3788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
3789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
3790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
3791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           are configurable.
3793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This function retrieves:
3794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
3795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
3797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Sequencer ranks are selected using
3798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
3799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
3800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
3801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           are defined by channel number.
3803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This function retrieves:
3804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
3805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
3806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
3807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
3808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
3810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             highest channel number).
3811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Sequencer ranks are selected using
3812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
3813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
3814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
3815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_GetSequencerLength
3816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
3819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
3820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
3821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
3822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
3823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
3824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
3825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
3826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
3827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
3828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
3829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
3830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
3831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
3832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
3833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
3834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(ADC_TypeDef *ADCx)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 121


3836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SQR1, ADC_SQR1_L));
3838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer discontinuous mode:
3842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
3843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number of ranks.
3844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
3845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
3846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC auto-injected mode
3847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and ADC group regular sequencer discontinuous mode.
3848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
3852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_SetSequencerDiscont\n
3853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_SetSequencerDiscont
3854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
3856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
3857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
3858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
3859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
3860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
3861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
3862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
3863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
3864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
3865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
3868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM, SeqDiscont);
3870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer discontinuous mode:
3874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
3875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number of ranks.
3876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_GetSequencerDiscont\n
3877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_GetSequencerDiscont
3878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
3881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
3882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
3883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
3884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
3885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
3886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
3887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
3888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
3889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx)
3891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM));
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 122


3893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular sequence: channel on the selected
3897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         scan sequence rank.
3898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function performs configuration of:
3899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Channels ordering into each rank of scan sequence:
3900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           whatever channel can be placed into whatever rank.
3901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, ADC group regular sequencer is
3902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
3903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         affectation to a channel are configurable.
3904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
3905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
3906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
3907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, to measure internal channels (VrefInt,
3908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
3909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         enabled separately.
3910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
3911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
3915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_SetSequencerRanks\n
3916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_SetSequencerRanks\n
3917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_SetSequencerRanks\n
3918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_SetSequencerRanks\n
3919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_SetSequencerRanks\n
3920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_SetSequencerRanks\n
3921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_SetSequencerRanks\n
3922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_SetSequencerRanks\n
3923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_SetSequencerRanks\n
3924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_SetSequencerRanks\n
3925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_SetSequencerRanks\n
3926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_SetSequencerRanks\n
3927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_SetSequencerRanks\n
3928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_SetSequencerRanks\n
3929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_SetSequencerRanks\n
3930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_SetSequencerRanks
3931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
3933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
3934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
3935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
3936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
3937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
3938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
3939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
3940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
3941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
3942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
3943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
3944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
3945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
3946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
3947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
3948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
3949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 123


3950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
3952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
3953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
3954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
3955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
3956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
3970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
3971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
3972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
3973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
3974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
3975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
3976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
3977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
3978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
3979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
3980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
3981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
3982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
3983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
3984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
3985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
3986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
3987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
3988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
3990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
3991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
3994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
3996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* in register and register position depending on parameter "Rank".         */
3997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
3998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
3999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_M
4000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
4002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
4003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Ra
4004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 124


4007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular sequence: channel on the selected
4008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         scan sequence rank.
4009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, ADC group regular sequencer is
4010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
4011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         affectation to a channel are configurable.
4012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
4013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           as parameter for another function.
4023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           process the returned value with the helper macro
4025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_GetSequencerRanks\n
4027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_GetSequencerRanks\n
4028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_GetSequencerRanks\n
4029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_GetSequencerRanks\n
4030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_GetSequencerRanks\n
4031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_GetSequencerRanks\n
4032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_GetSequencerRanks\n
4033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_GetSequencerRanks\n
4034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_GetSequencerRanks\n
4035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_GetSequencerRanks\n
4036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_GetSequencerRanks\n
4037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_GetSequencerRanks\n
4038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_GetSequencerRanks\n
4039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_GetSequencerRanks\n
4040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_GetSequencerRanks\n
4041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_GetSequencerRanks
4042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
4045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
4046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
4047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
4048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
4049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
4050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
4051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
4052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
4053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
4054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
4055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
4056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
4057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
4058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
4059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
4060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 125


4064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
4101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
4102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
4103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
4104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
4107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOF
4109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)((READ_BIT(*preg,
4111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                               ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MA
4112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                      >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
4113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
4114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC continuous conversion mode on ADC group regular.
4118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
4119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - single mode: one conversion per trigger
4120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 126


4121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           conversions launched successively automatically.
4122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
4123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
4124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
4128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_SetContinuousMode
4129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Continuous This parameter can be one of the following values:
4131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
4132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
4133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
4136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
4138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC continuous conversion mode on ADC group regular.
4142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
4143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - single mode: one conversion per trigger
4144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
4145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           conversions launched successively automatically.
4146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_GetContinuousMode
4147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
4150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
4151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx)
4153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_CONT));
4155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion data transfer: no transfer or
4159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
4160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
4161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         mode:
4162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
4163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
4164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions) is reached.
4165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
4166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
4167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
4168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions).
4169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
4170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
4171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         mode non-circular:
4172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
4173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
4174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *        (overrun flag and interruption if enabled).
4175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
4176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_SetMultiDMATransfer().
4177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 127


4178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
4179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
4183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
4184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_SetDMATransfer
4185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  DMATransfer This parameter can be one of the following values:
4187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
4188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
4189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
4190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
4193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
4195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data transfer: no transfer or
4199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
4200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
4201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         mode:
4202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
4203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
4204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions) is reached.
4205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
4206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
4207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
4208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions).
4209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
4210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
4211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         mode non-circular:
4212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
4213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
4214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
4215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
4216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_GetMultiDMATransfer().
4217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
4218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
4219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_GetDMATransfer\n
4220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_GetDMATransfer
4221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
4224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
4225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
4226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
4228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG));
4230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular behavior in case of overrun:
4234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         data preserved or overwritten.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 128


4235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Compatibility with devices without feature overrun:
4236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         other devices without this feature have a behavior
4237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         equivalent to data overwritten.
4238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         The default setting of overrun is data preserved.
4239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Therefore, for compatibility with all devices, parameter
4240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         overrun should be set to data overwritten.
4241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
4245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_SetOverrun
4246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Overrun This parameter can be one of the following values:
4248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
4249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
4250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)
4253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
4255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular behavior in case of overrun:
4259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         data preserved or overwritten.
4260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_GetOverrun
4261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
4264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
4265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(ADC_TypeDef *ADCx)
4267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_OVRMOD));
4269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
4273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Injected Configuration of ADC hierarchical scope: g
4276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
4277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger source:
4281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         external interrupt line).
4283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting trigger source to external trigger
4284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         also set trigger polarity to rising edge
4285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
4286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         STM32 families having this setting set by HW default value).
4287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
4288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         function @ref LL_ADC_INJ_SetTriggerEdge().
4289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 129


4292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_SetTriggerSource\n
4296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_SetTriggerSource
4297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
4299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH3         (2)
4303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1         (1)
4306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1         (1)
4308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3         (1)
4309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4         (1)
4310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3         (2)
4312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH4         (2)
4313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
4315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2         (2)
4318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM16_CH1        (1)
4321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO
4322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2
4323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH2        (2)
4324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH4        (1)
4325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1       (2)
4326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2
4327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3       (2)
4328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4
4329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5
4330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6
4331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7
4332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8
4333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9
4334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10
4335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE3       (2)
4336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15      (1)
4337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
4338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
4340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
4341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
4345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN, TriggerSource);
4347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 130


4349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source:
4351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         external interrupt line).
4353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To determine whether group injected trigger source is
4354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal (SW start) or external, without detail
4355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
4356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (equivalent to
4357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         "if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)")
4358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_IsTriggerSourceSWStart.
4359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_GetTriggerSource\n
4362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_GetTriggerSource
4363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH3         (2)
4369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1         (1)
4372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1         (1)
4374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3         (1)
4375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4         (1)
4376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3         (2)
4378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH4         (2)
4379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
4381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2         (2)
4384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM16_CH1        (1)
4387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO
4388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2
4389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH2        (2)
4390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH4        (1)
4391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1       (2)
4392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2
4393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3       (2)
4394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4
4395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5
4396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6
4397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7
4398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8
4399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9
4400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10
4401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE3       (2)
4402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15      (1)
4403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
4404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 131


4406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
4407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(ADC_TypeDef *ADCx)
4410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t TriggerSource = READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN);
4412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
4414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}.                           */
4415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register uint32_t ShiftJexten = ((TriggerSource & ADC_JSQR_JEXTEN) >> (ADC_INJ_TRIG_EXTEN_BITOFFS
4416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL       */
4418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
4419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((TriggerSource
4420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****            & (ADC_INJ_TRIG_SOURCE_MASK >> ShiftJexten) & ADC_JSQR_JEXTSEL)
4421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****           | ((ADC_INJ_TRIG_EDGE_MASK >> ShiftJexten) & ADC_JSQR_JEXTEN)
4422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****          );
4423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source internal (SW start)
4427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****             or external
4428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of group injected trigger source set to external trigger,
4429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
4430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_GetTriggerSource.
4431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_IsTriggerSourceSWStart
4432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
4434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
4435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
4437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ?
4439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger polarity.
4443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_SetTriggerEdge
4449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
4457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
4459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger polarity.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 132


4463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_GetTriggerEdge
4465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(ADC_TypeDef *ADCx)
4472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN));
4474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer length and scan direction.
4478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function performs configuration of:
4479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_SetSequencerLength
4489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
4498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
4500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer length and scan direction.
4504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function retrieves:
4505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_GetSequencerLength
4511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(ADC_TypeDef *ADCx)
4519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 133


4520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JL));
4521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer discontinuous mode:
4525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number of ranks.
4527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
4528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
4529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_SetSequencerDiscont
4530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
4532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
4537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JDISCEN, SeqDiscont);
4539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer discontinuous mode:
4543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number of ranks.
4545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_GetSequencerDiscont
4546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(ADC_TypeDef *ADCx)
4552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JDISCEN));
4554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected sequence: channel on the selected
4558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sequence rank.
4559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, to measure internal channels (VrefInt,
4562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         enabled separately.
4564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some fast channels are available: fast analog inputs
4566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
4567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_SetSequencerRanks\n
4572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_SetSequencerRanks\n
4573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_SetSequencerRanks\n
4574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_SetSequencerRanks
4575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 134


4577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
4580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
4622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
4623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
4626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
4628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* in register depending on parameter "Rank".                               */
4629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
4630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
4632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_INJ
4633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Ra
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 135


4634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected sequence: channel on the selected
4638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sequence rank.
4639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           as parameter for another function.
4649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           process the returned value with the helper macro
4651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_GetSequencerRanks\n
4653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_GetSequencerRanks\n
4654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_GetSequencerRanks\n
4655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_GetSequencerRanks
4656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
4661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 136


4691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
4703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
4704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
4705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
4706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
4709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)((READ_BIT(ADCx->JSQR,
4711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                               (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) <
4712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                      >> (Rank & ADC_INJ_RANK_ID_JSQR_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
4713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
4714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger:
4718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         independent or from ADC group regular.
4719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This mode can be used to extend number of data registers
4720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         updated after one ADC conversion trigger and with data
4721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         permanently kept (not erased by successive conversions of scan of
4722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC sequencer ranks), up to 5 data registers:
4723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         1 data register on ADC group regular, 4 data registers
4724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on ADC group injected.
4725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC group injected injected trigger source is set to an
4726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         external trigger, this feature must be must be set to
4727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         independent trigger.
4728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC group injected automatic trigger is compliant only with
4729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         group injected trigger source set to SW start, without any
4730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         further action on  ADC group injected conversion start or stop:
4731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         in this case, ADC group injected is controlled only
4732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from ADC group regular.
4733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
4734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
4735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
4739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_SetTrigAuto
4740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  TrigAuto This parameter can be one of the following values:
4742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
4743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
4744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto)
4747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 137


4748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JAUTO, TrigAuto);
4749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger:
4753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         independent or from ADC group regular.
4754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_GetTrigAuto
4755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
4758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
4759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(ADC_TypeDef *ADCx)
4761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
4763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected contexts queue mode.
4767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
4768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - group injected trigger
4769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - sequencer length
4770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - sequencer ranks
4771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         If contexts queue is disabled:
4772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - only 1 sequence can be configured
4773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           and is active perpetually.
4774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         If contexts queue is enabled:
4775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - up to 2 contexts can be queued
4776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           and are checked in and out as a FIFO stack (first-in, first-out).
4777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - If a new context is set when queues is full, error is triggered
4778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           by interruption "Injected Queue Overflow".
4779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Two behaviors are possible when all contexts have been processed:
4780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the contexts queue can maintain the last context active perpetually
4781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           or can be empty and injected group triggers are disabled.
4782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Triggers can be only external (not internal SW start)
4783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Caution: The sequence must be fully configured in one time
4784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (one write of register JSQR makes a check-in of a new context
4785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           into the queue).
4786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Therefore functions to set separately injected trigger and
4787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           sequencer channels cannot be used, register JSQR must be set
4788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           using function @ref LL_ADC_INJ_ConfigQueueContext().
4789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This parameter can be modified only when no conversion is on going
4790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
4791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   A modification of the context mode (bit JQDIS) causes the contexts
4792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         queue to be flushed and the register JSQR is cleared.
4793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
4797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_SetQueueMode\n
4798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     JQDIS          LL_ADC_INJ_SetQueueMode
4799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  QueueMode This parameter can be one of the following values:
4801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_DISABLE
4802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
4803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
4804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 138


4805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetQueueMode(ADC_TypeDef *ADCx, uint32_t QueueMode)
4807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
4809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected context queue mode.
4813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_GetQueueMode\n
4814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     JQDIS          LL_ADC_INJ_GetQueueMode
4815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_DISABLE
4818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
4819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
4820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetQueueMode(ADC_TypeDef *ADCx)
4822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS));
4824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set one context on ADC group injected that will be checked in
4828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         contexts queue.
4829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
4830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - group injected trigger
4831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - sequencer length
4832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - sequencer ranks
4833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This function is intended to be used when contexts queue is enabled,
4834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         because the sequence must be fully configured in one time
4835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (functions to set separately injected trigger and sequencer channels
4836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         cannot be used):
4837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to function @ref LL_ADC_INJ_SetQueueMode().
4838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In the contexts queue, only the active context can be read.
4839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         The parameters of this function can be read using functions:
4840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerSource()
4841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerEdge()
4842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetSequencerRanks()
4843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, to measure internal channels (VrefInt,
4844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         enabled separately.
4846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some fast channels are available: fast analog inputs
4848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
4849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_ConfigQueueContext\n
4854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_ConfigQueueContext\n
4855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JL             LL_ADC_INJ_ConfigQueueContext\n
4856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ1           LL_ADC_INJ_ConfigQueueContext\n
4857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_ConfigQueueContext\n
4858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_ConfigQueueContext\n
4859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_ConfigQueueContext
4860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 139


4862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH3         (2)
4866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1         (1)
4869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1         (1)
4871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3         (1)
4872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4         (1)
4873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3         (2)
4875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH4         (2)
4876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
4878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2         (2)
4881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM16_CH1        (1)
4884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO
4885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2
4886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH2        (2)
4887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH4        (1)
4888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1       (2)
4889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2
4890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3       (2)
4891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4
4892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5
4893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6
4894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7
4895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8
4896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9
4897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10
4898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE3       (2)
4899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15      (1)
4900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
4901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
4903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
4904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Note: This parameter is discarded in case of SW start:
4911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *               parameter "TriggerSource" set to "LL_ADC_INJ_TRIG_SOFTWARE".
4912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank1_Channel This parameter can be one of the following values:
4918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 140


4919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
4958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
4959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank2_Channel This parameter can be one of the following values:
4960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 141


4976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank3_Channel This parameter can be one of the following values:
5002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
5004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
5005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
5006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
5007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
5008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
5022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
5023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
5024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
5025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
5026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
5027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
5028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
5029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
5030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
5031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
5032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 142


5033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank4_Channel This parameter can be one of the following values:
5044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
5046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
5047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
5048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
5049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
5050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
5064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
5065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
5066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
5067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
5068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
5069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
5070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
5071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
5072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
5073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
5074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
5086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_ConfigQueueContext(ADC_TypeDef *ADCx,
5088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t TriggerSource,
5089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t ExternalTriggerEdge,
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 143


5090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t SequencerNbRanks,
5091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t Rank1_Channel,
5092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t Rank2_Channel,
5093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t Rank3_Channel,
5094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t Rank4_Channel)
5095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "Rankx_Channel" with bits position    */
5097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* in register depending on literal "LL_ADC_INJ_RANK_x".                    */
5098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameters "Rankx_Channel" and "LL_ADC_INJ_RANK_x" are used with masks   */
5099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* because containing other bits reserved for other purpose.                */
5100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* If parameter "TriggerSource" is set to SW start, then parameter          */
5101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* "ExternalTriggerEdge" is discarded.                                      */
5102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register uint32_t is_trigger_not_sw = (uint32_t)((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE) ? 1U
5103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
5104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JEXTSEL |
5105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JEXTEN  |
5106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JSQ4    |
5107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JSQ3    |
5108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JSQ2    |
5109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JSQ1    |
5110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JL,
5111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (TriggerSource & ADC_JSQR_JEXTSEL)          |
5112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (ExternalTriggerEdge * (is_trigger_not_sw)) |
5113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (((Rank4_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (((Rank3_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (((Rank2_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (((Rank1_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              SequencerNbRanks
5118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****             );
5119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
5123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels
5126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
5127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set sampling time of the selected ADC channel
5131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Unit: ADC clock cycles.
5132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
5133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
5134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of internal channel (VrefInt, TempSensor, ...) to be
5135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         converted:
5136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sampling time constraints must be respected (sampling time can be
5137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         adjusted in function of ADC clock frequency and sampling time
5138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         setting).
5139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for timings values (parameters TS_vrefint,
5140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TS_temp, ...).
5141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
5142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         On this STM32 serie, ADC processing time is:
5143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
5144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
5145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
5146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 144


5147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of ADC conversion of internal channel (VrefInt,
5148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         temperature sensor, ...), a sampling time minimum value
5149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is required.
5150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet.
5151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
5153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
5155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_SetChannelSamplingTime\n
5156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_SetChannelSamplingTime\n
5157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_SetChannelSamplingTime\n
5158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_SetChannelSamplingTime\n
5159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_SetChannelSamplingTime\n
5160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_SetChannelSamplingTime\n
5161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_SetChannelSamplingTime\n
5162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_SetChannelSamplingTime\n
5163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_SetChannelSamplingTime\n
5164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_SetChannelSamplingTime\n
5165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_SetChannelSamplingTime\n
5166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_SetChannelSamplingTime\n
5167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_SetChannelSamplingTime\n
5168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_SetChannelSamplingTime\n
5169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_SetChannelSamplingTime\n
5170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_SetChannelSamplingTime\n
5171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_SetChannelSamplingTime\n
5172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_SetChannelSamplingTime\n
5173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_SetChannelSamplingTime
5174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
5178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
5179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
5180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
5181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
5182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
5196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
5197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
5198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
5199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
5200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
5201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
5202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
5203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 145


5204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
5205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
5206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SamplingTime This parameter can be one of the following values:
5218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5   (1)
5219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5
5220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
5221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5
5222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5
5223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5
5224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
5225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
5226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On some devices, ADC sampling time 2.5 ADC clock cycles
5228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             can be replaced by 3.5 ADC clock cycles.
5229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
5230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
5231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sa
5233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "SamplingTime" with bits position     */
5235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* in register and register position depending on parameter "Channel".      */
5236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameter "Channel" is used with masks because containing                */
5237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
5238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_RE
5239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
5241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
5242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
5243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get sampling time of the selected ADC channel
5247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Unit: ADC clock cycles.
5248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
5249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
5250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
5251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         On this STM32 serie, ADC processing time is:
5252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
5253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
5254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
5255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
5256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_GetChannelSamplingTime\n
5257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_GetChannelSamplingTime\n
5258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_GetChannelSamplingTime\n
5259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_GetChannelSamplingTime\n
5260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_GetChannelSamplingTime\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 146


5261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_GetChannelSamplingTime\n
5262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_GetChannelSamplingTime\n
5263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_GetChannelSamplingTime\n
5264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_GetChannelSamplingTime\n
5265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_GetChannelSamplingTime\n
5266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_GetChannelSamplingTime\n
5267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_GetChannelSamplingTime\n
5268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_GetChannelSamplingTime\n
5269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_GetChannelSamplingTime\n
5270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_GetChannelSamplingTime\n
5271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_GetChannelSamplingTime\n
5272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_GetChannelSamplingTime\n
5273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_GetChannelSamplingTime\n
5274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_GetChannelSamplingTime
5275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
5279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
5280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
5281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
5282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
5283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
5297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
5298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
5299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
5300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
5301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
5302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
5303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
5304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
5305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
5306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
5307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 147


5318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5   (1)
5320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5
5321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
5322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5
5323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5
5324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5
5325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
5326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
5327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On some devices, ADC sampling time 2.5 ADC clock cycles
5329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             can be replaced by 3.5 ADC clock cycles.
5330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
5331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel)
5333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SM
5335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
5337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_
5338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                     >> ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_P
5339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
5340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set mode single-ended or differential input of the selected
5344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC channel.
5345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Channel ending is on channel scope: independently of channel mapped
5346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on ADC group regular or injected.
5347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         In differential mode: Differential measurement is carried out
5348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         between the selected channel 'i' (positive input) and
5349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         channel 'i+1' (negative input). Only channel 'i' has to be
5350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         configured, channel 'i+1' is configured automatically.
5351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
5352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         available in differential mode.
5353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
5354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         not available in differential mode.
5355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some channels are internally fixed to single-ended inputs
5358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         configuration:
5359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC1: Channels 12, 15, 16, 17 and 18
5360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC2: Channels 15, 17 and 18
5361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC3: Channels 12, 16, 17 and 18            (1)
5362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC4: Channels 16, 17 and 18                (1)
5363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC5: Channels 2, 3, 4, 16, 17 and 18       (1)
5364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) ADC3/4/5 are not available on all devices, refer to device datasheet
5365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             for more details.
5366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For ADC channels configured in differential mode, both inputs
5367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         should be biased at (Vref+)/2 +/-200mV.
5368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (Vref+ is the analog voltage reference)
5369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
5371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
5372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   One or several values can be selected.
5373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_SetChannelSingleDiff
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 148


5375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be a combination of the following values:
5393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
5394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
5395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
5396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sing
5398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Bits of channels in single or differential mode are set only for         */
5400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* differential mode (for single mode, mask of bits allowed to be set is    */
5401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* shifted out of range of bits of channels in single or differential mode. */
5402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->DIFSEL,
5403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
5404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SING
5405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get mode single-ended or differential input of the selected
5409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC channel.
5410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Therefore, to ensure a channel is configured in single-ended mode,
5413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the configuration of channel itself and the channel 'i-1' must be
5414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         read back (to ensure that the selected channel channel has not been
5415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         configured in differential mode by the previous channel).
5416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
5417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         available in differential mode.
5418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
5419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         not available in differential mode.
5420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some channels are internally fixed to single-ended inputs
5423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         configuration:
5424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC1: Channels 12, 15, 16, 17 and 18
5425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC2: Channels 15, 17 and 18
5426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC3: Channels 12, 16, 17 and 18            (1)
5427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC4: Channels 16, 17 and 18                (1)
5428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC5: Channels 2, 3, 4, 16, 17 and 18       (1)
5429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) ADC3/4/5 are not available on all devices, refer to device datasheet
5430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             for more details.
5431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   One or several values can be selected. In this case, the value
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 149


5432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         returned is null if all channels are in single ended-mode.
5433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_GetChannelSingleDiff
5435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be a combination of the following values:
5437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: channel in single-ended mode, else: channel in differential mode
5453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel)
5455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DIFSEL, (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)));
5457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
5461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: an
5464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
5465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog monitored channels:
5469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a single channel, multiple channels or all channels,
5470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on ADC groups regular and-or injected.
5471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Once monitored channels are selected, analog watchdog
5472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled.
5473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of need to define a single channel to monitor
5474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         with analog watchdog from sequencer channel definition,
5475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP().
5476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         instance:
5478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC resolution configured).
5483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             be selected. For example:
5488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 150


5489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             groups regular and injected).
5491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
5499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
5501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_SetAnalogWDMonitChannels\n
5502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_SetAnalogWDMonitChannels\n
5503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_SetAnalogWDMonitChannels\n
5504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_SetAnalogWDMonitChannels\n
5505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_SetAnalogWDMonitChannels\n
5506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_SetAnalogWDMonitChannels
5507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDChannelGroup This parameter can be one of the following values:
5513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
5539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 151


5546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)
5575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)
5576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ
5577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG  (0)(1)
5578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_INJ  (0)(1)
5579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG_INJ (1)
5580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG  (0)(5)
5581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_INJ  (0)(5)
5582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG_INJ (5)
5583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(6)
5584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(6)
5585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (6)
5586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG          (0)(1)
5587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_INJ          (0)(1)
5588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG_INJ         (1)
5589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG          (0)(2)
5590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_INJ          (0)(2)
5591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG_INJ         (2)
5592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_REG     (0)(2)
5593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_INJ     (0)(2)
5594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_REG_INJ    (2)
5595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_REG     (0)(3)
5596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_INJ     (0)(3)
5597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_REG_INJ    (3)
5598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG          (0)(5)
5599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_INJ          (0)(5)
5600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG_INJ         (5)
5601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_REG          (0)(5)
5602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_INJ          (0)(5)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 152


5603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_REG_INJ         (5)
5604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_REG          (0)(4)
5605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_INJ          (0)(4)
5606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_REG_INJ         (4)
5607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (0) On STM32G4, parameter available only on analog watchdog number: AWD1.\n
5609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
5618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
5620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
5622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* in register and register position depending on parameter "AWDy".         */
5623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
5624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MA
5626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                       + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * 
5627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
5629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
5630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              AWDChannelGroup & AWDy);
5631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog monitored channel.
5635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
5636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
5637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
5638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
5639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
5640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
5642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           as parameter for another function.
5643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
5644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           process the returned value with the helper macro
5645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Applicable only when the analog watchdog is set to monitor
5647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           one channel.
5648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         instance:
5650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC resolution configured).
5655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             be selected. For example:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 153


5660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             groups regular and injected).
5663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
5671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
5673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_GetAnalogWDMonitChannels\n
5674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_GetAnalogWDMonitChannels\n
5675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_GetAnalogWDMonitChannels\n
5676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_GetAnalogWDMonitChannels\n
5677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_GetAnalogWDMonitChannels\n
5678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_GetAnalogWDMonitChannels
5679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2 (1)
5683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3 (1)
5684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On this AWD number, monitored channel can be retrieved
5686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             if only 1 channel is programmed (or none or all channels).
5687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             This function cannot retrieve monitored channel if
5688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             multiple channels are programmed simultaneously
5689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             by bitfield.
5690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 154


5717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
5724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (0) On STM32G4, parameter available only on analog watchdog number: AWD1.
5754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy)
5756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFF
5758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MA
5759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register uint32_t AnalogWDMonitChannels = (READ_BIT(*preg, AWDy) & AWDy & ADC_AWD_CR_ALL_CHANNEL_
5761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* If "AnalogWDMonitChannels" == 0, then the selected AWD is disabled       */
5763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* (parameter value LL_ADC_AWD_DISABLE).                                    */
5764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Else, the selected AWD is enabled and is monitoring a group of channels  */
5765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* or a single channel.                                                     */
5766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   if (AnalogWDMonitChannels != 0UL)
5767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   {
5768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
5769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     {
5770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       if ((AnalogWDMonitChannels & ADC_CFGR_AWD1SGL) == 0UL)
5771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       {
5772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
5773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         AnalogWDMonitChannels = ((AnalogWDMonitChannels
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 155


5774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                   | (ADC_AWD_CR23_CHANNEL_MASK)
5775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                  )
5776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                  & (~(ADC_CFGR_AWD1CH))
5777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                 );
5778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       }
5779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       else
5780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       {
5781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         /* AWD monitoring a single channel */
5782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         AnalogWDMonitChannels = (AnalogWDMonitChannels
5783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                  | (ADC_AWD2CR_AWD2CH_0 << (AnalogWDMonitChannels >> ADC_CFGR_AWD1C
5784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                 );
5785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       }
5786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     }
5787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     else
5788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     {
5789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       if ((AnalogWDMonitChannels & ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK)
5790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       {
5791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
5792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         AnalogWDMonitChannels = (ADC_AWD_CR23_CHANNEL_MASK
5793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                  | ((ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN))
5794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                 );
5795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       }
5796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       else
5797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       {
5798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         /* AWD monitoring a single channel */
5799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
5800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         AnalogWDMonitChannels = (AnalogWDMonitChannels
5801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                  | (ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)
5802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                  | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDMonitChannels) << ADC_CF
5803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                 );
5804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       }
5805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     }
5806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   }
5807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return AnalogWDMonitChannels;
5809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog thresholds value of both thresholds
5813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         high and low.
5814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If value of only one threshold high or low must be set,
5815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_SetAnalogWDThresholds().
5816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
5817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
5818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
5819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         instance:
5821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC resolution configured).
5826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             be selected. For example:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 156


5831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             groups regular and injected).
5834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
5841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
5842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
5843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
5844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_ConfigAnalogWDThresholds\n
5845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_ConfigAnalogWDThresholds\n
5846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_ConfigAnalogWDThresholds\n
5847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_ConfigAnalogWDThresholds\n
5848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_ConfigAnalogWDThresholds\n
5849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_ConfigAnalogWDThresholds
5850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF
5856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
5857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
5858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
5860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                      uint32_t AWDThresholdLowValue)
5861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
5863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* position in register and register position depending on parameter        */
5864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* "AWDy".                                                                  */
5865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
5866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MAS
5868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
5870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_TR1_HT1 | ADC_TR1_LT1,
5871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
5872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog threshold value of threshold
5876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         high or low.
5877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If values of both thresholds high or low must be set,
5878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_ConfigAnalogWDThresholds().
5879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
5880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
5881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
5882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         instance:
5884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 157


5888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC resolution configured).
5889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             be selected. For example:
5894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             groups regular and injected).
5897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
5904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
5905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
5906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
5907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is not conditioned to
5908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
5909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC can be disabled, enabled with or without conversion on going
5910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either ADC groups regular or injected.
5911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_SetAnalogWDThresholds\n
5912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_SetAnalogWDThresholds\n
5913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_SetAnalogWDThresholds\n
5914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_SetAnalogWDThresholds\n
5915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_SetAnalogWDThresholds\n
5916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_SetAnalogWDThresholds
5917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
5923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
5924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
5925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdValue Value between Min_Data=0x000 and Max_Data=0xFFF
5926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
5927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThr
5929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                   uint32_t AWDThresholdValue)
5930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdValue" with bits         */
5932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* position in register and register position depending on parameters       */
5933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* "AWDThresholdsHighLow" and "AWDy".                                       */
5934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because    */
5935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MAS
5937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
5939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              AWDThresholdsHighLow,
5940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              AWDThresholdValue << ((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TR
5941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog threshold value of threshold high,
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 158


5945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         threshold low or raw data with ADC thresholds high and low
5946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         concatenated.
5947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If raw data with ADC thresholds high and low is retrieved,
5948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the data of each threshold high or low can be isolated
5949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         using helper macro:
5950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW().
5951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
5952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
5953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION().
5954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_GetAnalogWDThresholds\n
5955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_GetAnalogWDThresholds\n
5956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_GetAnalogWDThresholds\n
5957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_GetAnalogWDThresholds\n
5958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_GetAnalogWDThresholds\n
5959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_GetAnalogWDThresholds
5960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
5966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
5967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
5968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLDS_HIGH_LOW
5969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
5970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AW
5972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFS
5974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
5976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                              (AWDThresholdsHighLow | ADC_TR1_LT1))
5977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                     >> (((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH
5978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
5979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog filtering configuration
5983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
5985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
5987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *  @note  On this STM32 serie, this feature is only available on first
5988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog (AWD1)
5989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      AWDFILT        LL_ADC_SetAWDFilteringConfiguration
5990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  FilteringConfig This parameter can be one of the following values:
5994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_NONE
5995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_2SAMPLES
5996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_3SAMPLES
5997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_4SAMPLES
5998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_5SAMPLES
5999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_6SAMPLES
6000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_7SAMPLES
6001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_8SAMPLES
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 159


6002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAWDFilteringConfiguration(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t
6005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
6007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (void)(AWDy);
6008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->TR1, ADC_TR1_AWDFILT, FilteringConfig);
6009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog filtering configuration
6013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *  @note  On this STM32 serie, this feature is only available on first
6014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog (AWD1)
6015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      AWDFILT        LL_ADC_GetAWDFilteringConfiguration
6016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be:
6020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_NONE
6021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_2SAMPLES
6022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_3SAMPLES
6023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_4SAMPLES
6024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_5SAMPLES
6025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_6SAMPLES
6026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_7SAMPLES
6027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_8SAMPLES
6028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAWDFilteringConfiguration(ADC_TypeDef *ADCx, uint32_t AWDy)
6030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
6032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (void)(AWDy);
6033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->TR1, ADC_TR1_AWDFILT));
6034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
6038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_oversampling Configuration of ADC transversal scope: over
6041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
6042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC oversampling scope: ADC groups regular and-or injected
6046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 families).
6047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
6048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
6049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
6050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
6051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
6052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (oversampler buffer reset).
6053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
6057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_SetOverSamplingScope\n
6058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_SetOverSamplingScope\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 160


6059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_SetOverSamplingScope
6060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  OvsScope This parameter can be one of the following values:
6062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
6063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
6064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
6065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
6066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
6067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
6070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
6072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC oversampling scope: ADC groups regular and-or injected
6076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 families).
6077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
6078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
6079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
6080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
6081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
6082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (oversampler buffer reset).
6083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_GetOverSamplingScope\n
6084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_GetOverSamplingScope\n
6085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_GetOverSamplingScope
6086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
6089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
6090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
6091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
6092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
6093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingScope(ADC_TypeDef *ADCx)
6095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM));
6097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC oversampling discontinuous mode (triggered mode)
6101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on the selected ADC group.
6102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
6103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
6104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           are done from 1 trigger)
6105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
6106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           needs a trigger)
6107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
6111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, oversampling discontinuous mode
6112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (triggered mode) can be used only when oversampling is
6113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         set on group regular only and in resumed mode.
6114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_SetOverSamplingDiscont
6115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 161


6116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  OverSamplingDiscont This parameter can be one of the following values:
6117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
6118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
6119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDiscont)
6122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TROVS, OverSamplingDiscont);
6124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC oversampling discontinuous mode (triggered mode)
6128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on the selected ADC group.
6129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
6130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
6131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           are done from 1 trigger)
6132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
6133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           needs a trigger)
6134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_GetOverSamplingDiscont
6135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
6138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
6139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingDiscont(ADC_TypeDef *ADCx)
6141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_TROVS));
6143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC oversampling
6147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (impacting both ADC groups regular and injected)
6148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function set the 2 items of oversampling configuration:
6149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ratio
6150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - shift
6151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
6155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_ConfigOverSamplingRatioShift\n
6156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    OVSR           LL_ADC_ConfigOverSamplingRatioShift
6157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Ratio This parameter can be one of the following values:
6159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
6160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
6161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
6162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
6163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
6164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
6165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
6166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
6167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Shift This parameter can be one of the following values:
6168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
6169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
6170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
6171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
6172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 162


6173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
6174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
6175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
6176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
6177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_
6180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | Ratio));
6182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC oversampling ratio
6186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
6187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSR           LL_ADC_GetOverSamplingRatio
6188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Ratio This parameter can be one of the following values:
6190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
6191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
6192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
6193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
6194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
6195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
6196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
6197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
6198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingRatio(ADC_TypeDef *ADCx)
6200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSR));
6202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC oversampling shift
6206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
6207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_GetOverSamplingShift
6208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Shift This parameter can be one of the following values:
6210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
6211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
6212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
6213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
6214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
6215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
6216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
6217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
6218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
6219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingShift(ADC_TypeDef *ADCx)
6221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSS));
6223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
6227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Multimode Configuration of ADC hierarchical scope: multim
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 163


6230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
6231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
6234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC multimode configuration to operate in independent mode
6236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
6237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
6238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         either master or slave depending on hardware.
6239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to reference manual.
6240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
6243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
6244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instance or by using helper macro
6245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
6246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_SetMultimode
6247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Multimode This parameter can be one of the following values:
6250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
6251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
6252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
6253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
6254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
6255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
6256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
6257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
6258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultimode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)
6261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DUAL, Multimode);
6263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC multimode configuration to operate in independent mode
6267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
6268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
6269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         either master or slave depending on hardware.
6270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to reference manual.
6271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_GetMultimode
6272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
6276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
6277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
6278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
6279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
6280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
6281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
6282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
6283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
6285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 164


6287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC multimode conversion data transfer: no transfer
6291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or transfer by DMA.
6292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
6293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
6294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         DMA transfer settings.
6295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
6296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
6297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Specifies the DMA requests mode:
6298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
6299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
6300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions) is reached.
6301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
6302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
6303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
6304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions).
6305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
6306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
6307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         mode non-circular:
6308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
6309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
6310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
6311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
6312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
6313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
6314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
6315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
6316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         A macro is available to get the conversion data of
6317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled
6322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or enabled without conversion on going on group regular.
6323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_SetMultiDMATransfer\n
6324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_SetMultiDMATransfer
6325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  MultiDMATransfer This parameter can be one of the following values:
6328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
6329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
6330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
6331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
6332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
6333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMA
6336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, MultiDMATransfer);
6338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data transfer: no transfer
6342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or transfer by DMA.
6343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 165


6344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
6345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         DMA transfer settings.
6346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
6347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
6348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Specifies the DMA requests mode:
6349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
6350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
6351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions) is reached.
6352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
6353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
6354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
6355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions).
6356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
6357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
6358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         mode non-circular:
6359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
6360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
6361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
6362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
6363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
6364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
6365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
6366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
6367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         A macro is available to get the conversion data of
6368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_GetMultiDMATransfer\n
6371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_GetMultiDMATransfer
6372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
6376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
6377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
6378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
6379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
6380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
6382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
6384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC multimode delay between 2 sampling phases.
6388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The sampling delay range depends on ADC resolution:
6389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC resolution 12 bits can have maximum delay of 12 cycles.
6390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC resolution 10 bits can have maximum delay of 10 cycles.
6391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC resolution  8 bits can have maximum delay of  8 cycles.
6392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC resolution  6 bits can have maximum delay of  6 cycles.
6393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
6396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
6397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
6398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
6399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_SetMultiTwoSamplingDelay
6400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 166


6401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  MultiTwoSamplingDelay This parameter can be one of the following values:
6403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
6404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
6405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
6406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
6407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
6408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
6409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
6410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
6411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
6412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
6413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
6414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
6415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
6416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
6417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
6418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
6419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Mul
6422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DELAY, MultiTwoSamplingDelay);
6424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC multimode delay between 2 sampling phases.
6428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_GetMultiTwoSamplingDelay
6429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
6433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
6434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
6435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
6436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
6437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
6438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
6439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
6440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
6441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
6442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
6443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
6444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
6445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
6446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
6447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
6448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON)
6450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DELAY));
6452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
6454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
6457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 167


6458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance
6459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
6460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Put ADC instance in deep power down state.
6464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
6465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
6466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
6467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
6468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_EnableDeepPowerDown
6472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableDeepPowerDown(ADC_TypeDef *ADCx)
6476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_DEEPPWD);
6483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Disable ADC deep power down mode.
6487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
6488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
6489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
6490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
6491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
6495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
6499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
6504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get the selected ADC instance deep power down state.
6508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
6509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: deep power down is disabled, 1: deep power down is enabled.
6511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
6513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 168


6515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Enable ADC instance internal voltage regulator.
6519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, after ADC internal voltage regulator enable,
6520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a delay for ADC internal voltage regulator stabilization
6521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is required before performing a ADC calibration or ADC enable.
6522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet, parameter tADCVREG_STUP.
6523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_INTERNAL_REGUL_STAB_US.
6524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
6528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
6532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADVREGEN);
6539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Disable ADC internal voltage regulator.
6543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
6547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
6551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
6553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get the selected ADC instance internal voltage regulator state.
6557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
6558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
6560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
6562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
6564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Enable the selected ADC instance.
6568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, after ADC enable, a delay for
6569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC internal analog stabilization is required before performing a
6570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion start.
6571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet, parameter tSTAB.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 169


6572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC
6573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
6574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
6575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled and ADC internal voltage regulator enabled.
6578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADEN           LL_ADC_Enable
6579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
6583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADEN);
6590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Disable the selected ADC instance.
6594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be not disabled. Must be enabled without conversion on going
6597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
6598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADDIS          LL_ADC_Disable
6599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
6603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADDIS);
6610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get the selected ADC instance enable state.
6614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC
6615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
6616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
6617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADEN           LL_ADC_IsEnabled
6618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: ADC is disabled, 1: ADC is enabled.
6620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
6622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
6624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get the selected ADC instance disable state.
6628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 170


6629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: no ADC disable command on going.
6631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
6633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
6635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Start ADC calibration in the mode single-ended
6639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
6640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, a minimum number of ADC clock cycles
6641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         are required between ADC end of calibration and ADC enable.
6642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES.
6643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with differential mode available:
6644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
6645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         single-ended and differential modes
6646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (calibration run must be performed for each of these
6647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
6648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         requires their calibration).
6649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADCAL          LL_ADC_StartCalibration\n
6653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CR       ADCALDIF       LL_ADC_StartCalibration
6654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
6656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
6657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
6658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
6661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
6667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
6668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC calibration state.
6672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
6673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: calibration complete, 1: calibration in progress.
6675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
6677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
6679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
6683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Group_Regular Operation on ADC hierarchical scope: group regu
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 171


6686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
6687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Start ADC group regular conversion.
6691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, this function is relevant for both
6692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal trigger (SW start) and external trigger:
6693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - If ADC trigger has been set to software start, ADC conversion
6694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           starts immediately.
6695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - If ADC trigger has been set to external trigger, ADC conversion
6696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           will start at next trigger event (on the selected trigger edge)
6697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           following the ADC start conversion command.
6698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
6701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
6702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
6704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
6708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADSTART);
6715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Stop ADC group regular conversion.
6719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled with conversion on going on group regular,
6722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
6724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
6728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADSTP);
6735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion state.
6739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
6740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: no conversion is on going on ADC group regular.
6742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 172


6743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
6744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
6746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular command of conversion stop state
6750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADSTP          LL_ADC_REG_IsStopConversionOngoing
6751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: no command of conversion stop is on going on ADC group regular.
6753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(ADC_TypeDef *ADCx)
6755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP)) ? 1UL : 0UL);
6757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Start ADC sampling phase for sampling time trigger mode
6761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function is relevant only when
6762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED has been set
6763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           using @ref LL_ADC_REG_SetSamplingMode
6764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_TRIG_SOFTWARE is used as trigger source
6765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
6768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
6769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    SWTRIG         LL_ADC_REG_StartSamplingPhase
6771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StartSamplingPhase(ADC_TypeDef *ADCx)
6775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->CFGR2, ADC_CFGR2_SWTRIG);
6777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Stop ADC sampling phase for sampling time trigger mode and start conversion
6781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function is relevant only when
6782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED has been set
6783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           using @ref LL_ADC_REG_SetSamplingMode
6784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_TRIG_SOFTWARE is used as trigger source
6785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_StartSamplingPhase has been called to start
6786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the sampling phase
6787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
6790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
6791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    SWTRIG         LL_ADC_REG_StopSamplingPhase
6793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StopSamplingPhase(ADC_TypeDef *ADCx)
6797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   CLEAR_BIT(ADCx->CFGR2, ADC_CFGR2_SWTRIG);
6799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 173


6800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         all ADC configurations: all ADC resolutions and
6804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         all oversampling increased data width (for devices
6805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         with feature oversampling).
6806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData32
6807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
6809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx)
6811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 12 bits.
6818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
6820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
6822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
6824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
6826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 10 bits.
6833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
6835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData10
6837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
6839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx)
6841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 8 bits.
6848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
6850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData8
6852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
6854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)
6856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 174


6857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 6 bits.
6863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
6865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData6
6867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3F
6869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)
6871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
6876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data of ADC master, ADC slave
6878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or raw data with ADC master and slave concatenated.
6879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If raw data with ADC master and slave concatenated is retrieved,
6880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a macro is available to get the conversion data of
6881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (however this macro is mainly intended for multimode
6884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         transfer by DMA, because this function can do the same
6885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         by getting multimode conversion data of ADC master or ADC slave
6886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         separately).
6887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CDR      RDATA_MST      LL_ADC_REG_ReadMultiConversionData32\n
6888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_REG_ReadMultiConversionData32
6889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ConversionData This parameter can be one of the following values:
6892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
6893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
6894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER_SLAVE
6895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
6896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_ReadMultiConversionData32(ADC_Common_TypeDef *ADCxy_COMMON, uin
6898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CDR,
6900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                              ConversionData)
6901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                     >> (POSITION_VAL(ConversionData) & 0x1FUL)
6902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
6903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
6905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
6908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Group_Injected Operation on ADC hierarchical scope: group inj
6911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
6912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 175


6914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Start ADC group injected conversion.
6916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, this function is relevant for both
6917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal trigger (SW start) and external trigger:
6918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - If ADC trigger has been set to software start, ADC conversion
6919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           starts immediately.
6920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - If ADC trigger has been set to external trigger, ADC conversion
6921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           will start at next trigger event (on the selected trigger edge)
6922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           following the ADC start conversion command.
6923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group injected,
6926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without conversion stop command on going on group injected,
6927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       JADSTART       LL_ADC_INJ_StartConversion
6929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_StartConversion(ADC_TypeDef *ADCx)
6933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
 177              		.loc 3 6933 1
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 8
 180              		@ frame_needed = 1, uses_anonymous_args = 0
 181              		@ link register save eliminated.
 182 0000 80B4     		push	{r7}
 183              	.LCFI8:
 184              		.cfi_def_cfa_offset 4
 185              		.cfi_offset 7, -4
 186 0002 83B0     		sub	sp, sp, #12
 187              	.LCFI9:
 188              		.cfi_def_cfa_offset 16
 189 0004 00AF     		add	r7, sp, #0
 190              	.LCFI10:
 191              		.cfi_def_cfa_register 7
 192 0006 7860     		str	r0, [r7, #4]
6934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
 193              		.loc 3 6937 3
 194 0008 7B68     		ldr	r3, [r7, #4]
 195 000a 9B68     		ldr	r3, [r3, #8]
 196 000c 23F00043 		bic	r3, r3, #-2147483648
 197 0010 23F03F03 		bic	r3, r3, #63
 198 0014 43F00802 		orr	r2, r3, #8
 199 0018 7B68     		ldr	r3, [r7, #4]
 200 001a 9A60     		str	r2, [r3, #8]
6938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_JADSTART);
6940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
 201              		.loc 3 6940 1
 202 001c 00BF     		nop
 203 001e 0C37     		adds	r7, r7, #12
 204              	.LCFI11:
 205              		.cfi_def_cfa_offset 4
 206 0020 BD46     		mov	sp, r7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 176


 207              	.LCFI12:
 208              		.cfi_def_cfa_register 13
 209              		@ sp needed
 210 0022 5DF8047B 		ldr	r7, [sp], #4
 211              	.LCFI13:
 212              		.cfi_restore 7
 213              		.cfi_def_cfa_offset 0
 214 0026 7047     		bx	lr
 215              		.cfi_endproc
 216              	.LFE239:
 218              		.section	.text.LL_ADC_ClearFlag_JEOS,"ax",%progbits
 219              		.align	1
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 223              		.fpu fpv4-sp-d16
 225              	LL_ADC_ClearFlag_JEOS:
 226              	.LFB265:
6941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Stop ADC group injected conversion.
6944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled with conversion on going on group injected,
6947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
6949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
6953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_JADSTP);
6960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion state.
6964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
6965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: no conversion is on going on ADC group injected.
6967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
6969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
6971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected command of conversion stop state
6975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       JADSTP         LL_ADC_INJ_IsStopConversionOngoing
6976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: no command of conversion stop is on going on ADC group injected.
6978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsStopConversionOngoing(ADC_TypeDef *ADCx)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 177


6980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_JADSTP) == (ADC_CR_JADSTP)) ? 1UL : 0UL);
6982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
6986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         all ADC configurations: all ADC resolutions and
6987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         all oversampling increased data width (for devices
6988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         with feature oversampling).
6989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData32\n
6990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData32\n
6991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData32\n
6992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData32
6993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
6995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
6996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
6997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
6998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
6999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
7000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_ReadConversionData32(ADC_TypeDef *ADCx, uint32_t Rank)
7002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
7006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                              ADC_JDR1_JDATA)
7007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
7008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 12 bits.
7013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
7015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData12\n
7017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData12\n
7018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData12\n
7019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData12
7020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
7027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData12(ADC_TypeDef *ADCx, uint32_t Rank)
7029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(*preg,
7033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                              ADC_JDR1_JDATA)
7034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
7035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 178


7037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 10 bits.
7040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
7042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData10\n
7044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData10\n
7045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData10\n
7046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData10
7047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
7054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData10(ADC_TypeDef *ADCx, uint32_t Rank)
7056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(*preg,
7060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                              ADC_JDR1_JDATA)
7061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
7062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 8 bits.
7067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
7069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData8\n
7071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData8\n
7072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData8\n
7073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData8
7074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
7081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData8(ADC_TypeDef *ADCx, uint32_t Rank)
7083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(*preg,
7087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                             ADC_JDR1_JDATA)
7088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                   );
7089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 6 bits.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 179


7094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
7096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData6\n
7098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData6\n
7099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData6\n
7100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData6
7101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3F
7108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData6(ADC_TypeDef *ADCx, uint32_t Rank)
7110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(*preg,
7114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                             ADC_JDR1_JDATA)
7115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                   );
7116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
7120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_FLAG_Management ADC flag management
7123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
7124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC ready.
7128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC
7129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
7130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
7131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
7132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
7136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
7138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group regular end of unitary conversion.
7142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
7143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
7147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
7149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 180


7151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group regular end of sequence conversions.
7153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOS            LL_ADC_IsActiveFlag_EOS
7154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)
7158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);
7160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group regular overrun.
7164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      OVR            LL_ADC_IsActiveFlag_OVR
7165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx)
7169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR)) ? 1UL : 0UL);
7171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group regular end of sampling phase.
7175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOSMP          LL_ADC_IsActiveFlag_EOSMP
7176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(ADC_TypeDef *ADCx)
7180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP)) ? 1UL : 0UL);
7182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group injected end of unitary conversion.
7186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JEOC           LL_ADC_IsActiveFlag_JEOC
7187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOC(ADC_TypeDef *ADCx)
7191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JEOC) == (LL_ADC_FLAG_JEOC)) ? 1UL : 0UL);
7193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group injected end of sequence conversions.
7197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JEOS           LL_ADC_IsActiveFlag_JEOS
7198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOS(ADC_TypeDef *ADCx)
7202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS)) ? 1UL : 0UL);
7204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group injected contexts queue overflow.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 181


7208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JQOVF          LL_ADC_IsActiveFlag_JQOVF
7209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JQOVF(ADC_TypeDef *ADCx)
7213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JQOVF) == (LL_ADC_FLAG_JQOVF)) ? 1UL : 0UL);
7215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC analog watchdog 1 flag
7219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      AWD1           LL_ADC_IsActiveFlag_AWD1
7220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx)
7224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL);
7226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC analog watchdog 2.
7230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      AWD2           LL_ADC_IsActiveFlag_AWD2
7231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD2(ADC_TypeDef *ADCx)
7235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD2) == (LL_ADC_FLAG_AWD2)) ? 1UL : 0UL);
7237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC analog watchdog 3.
7241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      AWD3           LL_ADC_IsActiveFlag_AWD3
7242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD3(ADC_TypeDef *ADCx)
7246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD3) == (LL_ADC_FLAG_AWD3)) ? 1UL : 0UL);
7248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC ready.
7252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC
7253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
7254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
7255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      ADRDY          LL_ADC_ClearFlag_ADRDY
7256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
7260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY);
7262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 182


7265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular end of unitary conversion.
7266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
7267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
7271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
7273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular end of sequence conversions.
7277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
7278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
7282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
7284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular overrun.
7288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      OVR            LL_ADC_ClearFlag_OVR
7289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)
7293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_OVR);
7295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular end of sampling phase.
7299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOSMP          LL_ADC_ClearFlag_EOSMP
7300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_EOSMP(ADC_TypeDef *ADCx)
7304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOSMP);
7306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group injected end of unitary conversion.
7310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JEOC           LL_ADC_ClearFlag_JEOC
7311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_JEOC(ADC_TypeDef *ADCx)
7315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
7317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group injected end of sequence conversions.
7321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JEOS           LL_ADC_ClearFlag_JEOS
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 183


7322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_JEOS(ADC_TypeDef *ADCx)
7326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
 227              		.loc 3 7326 1
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 8
 230              		@ frame_needed = 1, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 232 0000 80B4     		push	{r7}
 233              	.LCFI14:
 234              		.cfi_def_cfa_offset 4
 235              		.cfi_offset 7, -4
 236 0002 83B0     		sub	sp, sp, #12
 237              	.LCFI15:
 238              		.cfi_def_cfa_offset 16
 239 0004 00AF     		add	r7, sp, #0
 240              	.LCFI16:
 241              		.cfi_def_cfa_register 7
 242 0006 7860     		str	r0, [r7, #4]
7327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 243              		.loc 3 7327 3
 244 0008 7B68     		ldr	r3, [r7, #4]
 245 000a 4022     		movs	r2, #64
 246 000c 1A60     		str	r2, [r3]
7328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
 247              		.loc 3 7328 1
 248 000e 00BF     		nop
 249 0010 0C37     		adds	r7, r7, #12
 250              	.LCFI17:
 251              		.cfi_def_cfa_offset 4
 252 0012 BD46     		mov	sp, r7
 253              	.LCFI18:
 254              		.cfi_def_cfa_register 13
 255              		@ sp needed
 256 0014 5DF8047B 		ldr	r7, [sp], #4
 257              	.LCFI19:
 258              		.cfi_restore 7
 259              		.cfi_def_cfa_offset 0
 260 0018 7047     		bx	lr
 261              		.cfi_endproc
 262              	.LFE265:
 264              		.section	.rodata.REG_OFFSET_TAB_TIMER,"a"
 265              		.align	2
 268              	REG_OFFSET_TAB_TIMER:
 269 0000 0000     		.short	0
 270 0002 8000     		.short	128
 271 0004 0001     		.short	256
 272 0006 8001     		.short	384
 273 0008 0002     		.short	512
 274 000a 8002     		.short	640
 275 000c 0003     		.short	768
 276              		.section	.rodata.REG_OFFSET_TAB_ADCER,"a"
 277              		.align	2
 280              	REG_OFFSET_TAB_ADCER:
 281 0000 00       		.byte	0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 184


 282 0001 04       		.byte	4
 283 0002 08       		.byte	8
 284 0003 0C       		.byte	12
 285 0004 3C       		.byte	60
 286 0005 3C       		.byte	60
 287 0006 3C       		.byte	60
 288 0007 3C       		.byte	60
 289 0008 3C       		.byte	60
 290 0009 3C       		.byte	60
 291              		.section	.rodata.REG_OFFSET_TAB_ADCUR,"a"
 292              		.align	2
 295              	REG_OFFSET_TAB_ADCUR:
 296 0000 00       		.byte	0
 297 0001 00       		.byte	0
 298 0002 00       		.byte	0
 299 0003 00       		.byte	0
 300 0004 7C       		.byte	124
 301 0005 7C       		.byte	124
 302 0006 7C       		.byte	124
 303 0007 7C       		.byte	124
 304 0008 7C       		.byte	124
 305 0009 7C       		.byte	124
 306              		.section	.rodata.REG_SHIFT_TAB_ADCER,"a"
 307              		.align	2
 310              	REG_SHIFT_TAB_ADCER:
 311 0000 00       		.byte	0
 312 0001 00       		.byte	0
 313 0002 00       		.byte	0
 314 0003 00       		.byte	0
 315 0004 00       		.byte	0
 316 0005 05       		.byte	5
 317 0006 0A       		.byte	10
 318 0007 10       		.byte	16
 319 0008 15       		.byte	21
 320 0009 1A       		.byte	26
 321              		.section	.rodata.REG_SHIFT_TAB_ADCUR,"a"
 322              		.align	2
 325              	REG_SHIFT_TAB_ADCUR:
 326 0000 10       		.byte	16
 327 0001 13       		.byte	19
 328 0002 16       		.byte	22
 329 0003 19       		.byte	25
 330 0004 00       		.byte	0
 331 0005 04       		.byte	4
 332 0006 08       		.byte	8
 333 0007 0C       		.byte	12
 334 0008 10       		.byte	16
 335 0009 14       		.byte	20
 336              		.section	.rodata.REG_MASK_TAB_ADCER,"a"
 337              		.align	2
 340              	REG_MASK_TAB_ADCER:
 341 0000 FFFFFFFF 		.word	-1
 342 0004 FFFFFFFF 		.word	-1
 343 0008 FFFFFFFF 		.word	-1
 344 000c FFFFFFFF 		.word	-1
 345 0010 1F000000 		.word	31
 346 0014 E0030000 		.word	992
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 185


 347 0018 007C0000 		.word	31744
 348 001c 00001F00 		.word	2031616
 349 0020 0000E003 		.word	65011712
 350 0024 0000007C 		.word	2080374784
 351              		.section	.rodata.REG_MASK_TAB_ADCUR,"a"
 352              		.align	2
 355              	REG_MASK_TAB_ADCUR:
 356 0000 00000700 		.word	458752
 357 0004 00003800 		.word	3670016
 358 0008 0000C001 		.word	29360128
 359 000c 0000000E 		.word	234881024
 360 0010 07000000 		.word	7
 361 0014 70000000 		.word	112
 362 0018 00070000 		.word	1792
 363 001c 00700000 		.word	28672
 364 0020 00000700 		.word	458752
 365 0024 00007000 		.word	7340032
 366              		.section	.rodata.REG_OFFSET_TAB_ADCPSx,"a"
 367              		.align	2
 370              	REG_OFFSET_TAB_ADCPSx:
 371 0000 00       		.byte	0
 372 0001 06       		.byte	6
 373 0002 0C       		.byte	12
 374 0003 12       		.byte	18
 375 0004 18       		.byte	24
 376 0005 20       		.byte	32
 377 0006 26       		.byte	38
 378 0007 2C       		.byte	44
 379 0008 32       		.byte	50
 380 0009 38       		.byte	56
 381              		.section	.rodata.REG_OFFSET_TAB_SETxR,"a"
 382              		.align	2
 385              	REG_OFFSET_TAB_SETxR:
 386 0000 0000     		.short	0
 387 0002 0800     		.short	8
 388 0004 8000     		.short	128
 389 0006 8800     		.short	136
 390 0008 0001     		.short	256
 391 000a 0801     		.short	264
 392 000c 8001     		.short	384
 393 000e 8801     		.short	392
 394 0010 0002     		.short	512
 395 0012 0802     		.short	520
 396 0014 8002     		.short	640
 397 0016 8802     		.short	648
 398              		.section	.rodata.REG_OFFSET_TAB_OUTxR,"a"
 399              		.align	2
 402              	REG_OFFSET_TAB_OUTxR:
 403 0000 0000     		.short	0
 404 0002 0000     		.short	0
 405 0004 8000     		.short	128
 406 0006 8000     		.short	128
 407 0008 0001     		.short	256
 408 000a 0001     		.short	256
 409 000c 8001     		.short	384
 410 000e 8001     		.short	384
 411 0010 0002     		.short	512
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 186


 412 0012 0002     		.short	512
 413 0014 8002     		.short	640
 414 0016 8002     		.short	640
 415              		.section	.rodata.REG_OFFSET_TAB_EECR,"a"
 416              		.align	2
 419              	REG_OFFSET_TAB_EECR:
 420 0000 00       		.byte	0
 421 0001 00       		.byte	0
 422 0002 00       		.byte	0
 423 0003 00       		.byte	0
 424 0004 00       		.byte	0
 425 0005 04       		.byte	4
 426 0006 04       		.byte	4
 427 0007 04       		.byte	4
 428 0008 04       		.byte	4
 429 0009 04       		.byte	4
 430              		.section	.rodata.REG_OFFSET_TAB_FLTINR,"a"
 431              		.align	2
 434              	REG_OFFSET_TAB_FLTINR:
 435 0000 00       		.byte	0
 436 0001 00       		.byte	0
 437 0002 00       		.byte	0
 438 0003 00       		.byte	0
 439 0004 04       		.byte	4
 440 0005 04       		.byte	4
 441              		.section	.rodata.REG_MASK_TAB_UPDATETRIG,"a"
 442              		.align	2
 445              	REG_MASK_TAB_UPDATETRIG:
 446 0000 00000020 		.word	536870912
 447 0004 0000FF01 		.word	33488896
 448 0008 0000FF01 		.word	33488896
 449 000c 0000FF01 		.word	33488896
 450 0010 0000FF01 		.word	33488896
 451 0014 0000FF01 		.word	33488896
 452 0018 0000FF01 		.word	33488896
 453 001c 0000FF01 		.word	33488896
 454              		.section	.rodata.REG_SHIFT_TAB_UPDATETRIG,"a"
 455              		.align	2
 458              	REG_SHIFT_TAB_UPDATETRIG:
 459 0000 0C       		.byte	12
 460 0001 00       		.byte	0
 461 0002 00       		.byte	0
 462 0003 00       		.byte	0
 463 0004 00       		.byte	0
 464 0005 00       		.byte	0
 465 0006 00       		.byte	0
 466              		.section	.rodata.REG_SHIFT_TAB_EExSRC,"a"
 467              		.align	2
 470              	REG_SHIFT_TAB_EExSRC:
 471 0000 00       		.byte	0
 472 0001 06       		.byte	6
 473 0002 0C       		.byte	12
 474 0003 12       		.byte	18
 475 0004 18       		.byte	24
 476 0005 00       		.byte	0
 477 0006 06       		.byte	6
 478 0007 0C       		.byte	12
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 187


 479 0008 12       		.byte	18
 480 0009 18       		.byte	24
 481              		.section	.rodata.REG_MASK_TAB_UPDATEGATING,"a"
 482              		.align	2
 485              	REG_MASK_TAB_UPDATEGATING:
 486 0000 000000C0 		.word	-1073741824
 487 0004 000000F0 		.word	-268435456
 488 0008 000000F0 		.word	-268435456
 489 000c 000000F0 		.word	-268435456
 490 0010 000000F0 		.word	-268435456
 491 0014 000000F0 		.word	-268435456
 492 0018 000000F0 		.word	-268435456
 493              		.section	.rodata.REG_SHIFT_TAB_UPDATEGATING,"a"
 494              		.align	2
 497              	REG_SHIFT_TAB_UPDATEGATING:
 498 0000 02       		.byte	2
 499 0001 00       		.byte	0
 500 0002 00       		.byte	0
 501 0003 00       		.byte	0
 502 0004 00       		.byte	0
 503 0005 00       		.byte	0
 504 0006 00       		.byte	0
 505              		.section	.rodata.REG_SHIFT_TAB_OUTxR,"a"
 506              		.align	2
 509              	REG_SHIFT_TAB_OUTxR:
 510 0000 00       		.byte	0
 511 0001 10       		.byte	16
 512 0002 00       		.byte	0
 513 0003 10       		.byte	16
 514 0004 00       		.byte	0
 515 0005 10       		.byte	16
 516 0006 00       		.byte	0
 517 0007 10       		.byte	16
 518 0008 00       		.byte	0
 519 0009 10       		.byte	16
 520 000a 00       		.byte	0
 521 000b 10       		.byte	16
 522              		.section	.rodata.REG_SHIFT_TAB_OxSTAT,"a"
 523              		.align	2
 526              	REG_SHIFT_TAB_OxSTAT:
 527 0000 00       		.byte	0
 528 0001 01       		.byte	1
 529 0002 00       		.byte	0
 530 0003 01       		.byte	1
 531 0004 00       		.byte	0
 532 0005 01       		.byte	1
 533 0006 00       		.byte	0
 534 0007 01       		.byte	1
 535 0008 00       		.byte	0
 536 0009 01       		.byte	1
 537 000a 00       		.byte	0
 538 000b 01       		.byte	1
 539              		.section	.rodata.REG_SHIFT_TAB_FLTxE,"a"
 540              		.align	2
 543              	REG_SHIFT_TAB_FLTxE:
 544 0000 00       		.byte	0
 545 0001 08       		.byte	8
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 188


 546 0002 10       		.byte	16
 547 0003 18       		.byte	24
 548 0004 00       		.byte	0
 549 0005 08       		.byte	8
 550              		.section	.rodata.REG_SHIFT_TAB_FLTxF,"a"
 551              		.align	2
 554              	REG_SHIFT_TAB_FLTxF:
 555 0000 00       		.byte	0
 556 0001 08       		.byte	8
 557 0002 10       		.byte	16
 558 0003 18       		.byte	24
 559 0004 20       		.byte	32
 560 0005 28       		.byte	40
 561              		.section	.rodata.REG_SHIFT_TAB_FLTx,"a"
 562              		.align	2
 565              	REG_SHIFT_TAB_FLTx:
 566 0000 00       		.byte	0
 567 0001 01       		.byte	1
 568 0002 02       		.byte	2
 569 0003 03       		.byte	3
 570 0004 04       		.byte	4
 571 0005 05       		.byte	5
 572              		.section	.rodata.REG_SHIFT_TAB_INTLVD,"a"
 573              		.align	2
 576              	REG_SHIFT_TAB_INTLVD:
 577 0000 00       		.byte	0
 578 0001 01       		.byte	1
 579 0002 01       		.byte	1
 580 0003 01       		.byte	1
 581 0004 01       		.byte	1
 582 0005 01       		.byte	1
 583 0006 01       		.byte	1
 584              		.section	.rodata.REG_MASK_TAB_INTLVD,"a"
 585              		.align	2
 588              	REG_MASK_TAB_INTLVD:
 589 0000 E0000000 		.word	224
 590 0004 A0010000 		.word	416
 591 0008 A0010000 		.word	416
 592 000c A0010000 		.word	416
 593 0010 A0010000 		.word	416
 594 0014 A0010000 		.word	416
 595 0018 A0010000 		.word	416
 596              		.section	.rodata.REG_SHIFT_TAB_CPT,"a"
 597              		.align	2
 600              	REG_SHIFT_TAB_CPT:
 601 0000 0C       		.byte	12
 602 0001 10       		.byte	16
 603 0002 14       		.byte	20
 604 0003 18       		.byte	24
 605 0004 1C       		.byte	28
 606 0005 20       		.byte	32
 607              		.section	.rodata.REG_MASK_TAB_CPT,"a"
 608              		.align	2
 611              	REG_MASK_TAB_CPT:
 612 0000 0000FFFF 		.word	-65536
 613 0004 00F0F0FF 		.word	-987136
 614 0008 00F00FFF 		.word	-15732736
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 189


 615 000c 00F0FFF0 		.word	-251662336
 616 0010 00F0FF0F 		.word	268431360
 617 0014 00F0FFFF 		.word	-4096
 618              		.section	.text.LL_HRTIM_EnableOutput,"ax",%progbits
 619              		.align	1
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 623              		.fpu fpv4-sp-d16
 625              	LL_HRTIM_EnableOutput:
 626              	.LFB339:
 627              		.file 4 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @file    stm32g4xx_ll_hrtim.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief   Header file of HRTIM LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #ifndef STM32G4xx_LL_HRTIM_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define STM32G4xx_LL_HRTIM_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #if defined (HRTIM1)
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL HRTIM
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_Private_Variables HRTIM Private Variables
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 190


  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint16_t REG_OFFSET_TAB_TIMER[] =
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,   /* 0: MASTER  */
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x80U,   /* 1: TIMER A */
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x100U,  /* 2: TIMER B */
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x180U,  /* 3: TIMER C */
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x200U,  /* 4: TIMER D */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x280U,  /* 5: TIMER E */
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x300U,  /* 6: TIMER F */
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_OFFSET_TAB_ADCER[] =
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,    /* LL_HRTIM_ADCTRIG_1:  HRTIM_ADC1R */
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U,    /* LL_HRTIM_ADCTRIG_2:  HRTIM_ADC2R */
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x08U,    /* LL_HRTIM_ADCTRIG_3:  HRTIM_ADC3R */
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x0CU,    /* LL_HRTIM_ADCTRIG_4:  HRTIM_ADC4R */
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x3CU,    /* LL_HRTIM_ADCTRIG_5:  HRTIM_ADCER */
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x3CU,    /* LL_HRTIM_ADCTRIG_6:  HRTIM_ADCER */
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x3CU,    /* LL_HRTIM_ADCTRIG_7:  HRTIM_ADCER */
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x3CU,    /* LL_HRTIM_ADCTRIG_8:  HRTIM_ADCER */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x3CU,    /* LL_HRTIM_ADCTRIG_9:  HRTIM_ADCER */
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x3CU,    /* LL_HRTIM_ADCTRIG_10: HRTIM_ADCER */
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_OFFSET_TAB_ADCUR[] =
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,    /* LL_HRTIM_ADCTRIG_1:  HRTIM_CR1   */
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,    /* LL_HRTIM_ADCTRIG_2:  HRTIM_CR1   */
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,    /* LL_HRTIM_ADCTRIG_3:  HRTIM_CR1   */
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,    /* LL_HRTIM_ADCTRIG_4:  HRTIM_CR1   */
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7CU,    /* LL_HRTIM_ADCTRIG_5:  HRTIM_ADCUR */
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7CU,    /* LL_HRTIM_ADCTRIG_6:  HRTIM_ADCUR */
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7CU,    /* LL_HRTIM_ADCTRIG_7:  HRTIM_ADCUR */
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7CU,    /* LL_HRTIM_ADCTRIG_8:  HRTIM_ADCUR */
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7CU,    /* LL_HRTIM_ADCTRIG_9:  HRTIM_ADCUR */
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7CU,    /* LL_HRTIM_ADCTRIG_10: HRTIM_ADCUR */
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_ADCER[] =
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,   /* LL_HRTIM_ADCTRIG_1  */
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,   /* LL_HRTIM_ADCTRIG_2  */
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,   /* LL_HRTIM_ADCTRIG_3  */
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,   /* LL_HRTIM_ADCTRIG_4  */
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,   /* LL_HRTIM_ADCTRIG_5  */
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   5,   /* LL_HRTIM_ADCTRIG_6  */
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   10,  /* LL_HRTIM_ADCTRIG_7  */
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16,  /* LL_HRTIM_ADCTRIG_8  */
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   21,  /* LL_HRTIM_ADCTRIG_9  */
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   26   /* LL_HRTIM_ADCTRIG_10 */
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_ADCUR[] =
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16,   /* LL_HRTIM_ADCTRIG_1  */
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   19,   /* LL_HRTIM_ADCTRIG_2  */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 191


 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   22,   /* LL_HRTIM_ADCTRIG_3  */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   25,   /* LL_HRTIM_ADCTRIG_4  */
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,    /* LL_HRTIM_ADCTRIG_5  */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   4,    /* LL_HRTIM_ADCTRIG_6  */
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   8,    /* LL_HRTIM_ADCTRIG_7  */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   12,   /* LL_HRTIM_ADCTRIG_8  */
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16,   /* LL_HRTIM_ADCTRIG_9  */
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   20    /* LL_HRTIM_ADCTRIG_10 */
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint32_t REG_MASK_TAB_ADCER[] =
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFFFFFFFU,   /* LL_HRTIM_ADCTRIG_1  */
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFFFFFFFU,   /* LL_HRTIM_ADCTRIG_2  */
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFFFFFFFU,   /* LL_HRTIM_ADCTRIG_3  */
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFFFFFFFU,   /* LL_HRTIM_ADCTRIG_4  */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x0000001FU,   /* LL_HRTIM_ADCTRIG_5  */
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000003E0U,   /* LL_HRTIM_ADCTRIG_6  */
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00007C00U,   /* LL_HRTIM_ADCTRIG_7  */
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x001F0000U,   /* LL_HRTIM_ADCTRIG_8  */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x03E00000U,   /* LL_HRTIM_ADCTRIG_9  */
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7C000000U    /* LL_HRTIM_ADCTRIG_10 */
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint32_t REG_MASK_TAB_ADCUR[] =
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00070000U,   /* LL_HRTIM_ADCTRIG_1  */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00380000U,   /* LL_HRTIM_ADCTRIG_2  */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01C00000U,   /* LL_HRTIM_ADCTRIG_3  */
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x0E000000U,   /* LL_HRTIM_ADCTRIG_4  */
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00000007U,   /* LL_HRTIM_ADCTRIG_5  */
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00000070U,   /* LL_HRTIM_ADCTRIG_6  */
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00000700U,   /* LL_HRTIM_ADCTRIG_7  */
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00007000U,   /* LL_HRTIM_ADCTRIG_8  */
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00070000U,   /* LL_HRTIM_ADCTRIG_9  */
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00700000U    /* LL_HRTIM_ADCTRIG_10 */
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_OFFSET_TAB_ADCPSx[] =
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,    /* 0: HRTIM_ADC1R  */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   6U,    /* 1: HRTIM_ADC2R  */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   12U,   /* 2: HRTIM_ADC3R  */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   18U,   /* 3: HRTIM_ADC4R  */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   24U,   /* 4: HRTIM_ADC5R  */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   32U,   /* 5: HRTIM_ADC6R  */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   38U,   /* 6: HRTIM_ADC7R  */
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   44U,   /* 7: HRTIM_ADC8R  */
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   50U,   /* 8: HRTIM_ADC9R  */
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   56U    /* 9: HRTIM_ADC10R */
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint16_t REG_OFFSET_TAB_SETxR[] =
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,   /* 0: TA1 */
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x08U,   /* 1: TA2 */
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x80U,   /* 2: TB1 */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 192


 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x88U,   /* 3: TB2 */
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x100U,  /* 4: TC1 */
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x108U,  /* 5: TC2 */
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x180U,  /* 6: TD1 */
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x188U,  /* 7: TD2 */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x200U,  /* 8: TE1 */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x208U,  /* 9: TE2 */
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x280U,  /* 10: TF1 */
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x288U   /* 11: TF2 */
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint16_t REG_OFFSET_TAB_OUTxR[] =
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,   /*  0: TA1 */
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,   /*  1: TA2 */
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x80U,   /*  2: TB1 */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x80U,   /*  3: TB2 */
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x100U,  /*  4: TC1 */
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x100U,  /*  5: TC2 */
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x180U,  /*  6: TD1 */
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x180U,  /*  7: TD2 */
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x200U,  /*  8: TE1 */
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x200U,  /*  9: TE2 */
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x280U,  /* 10: TF1 */
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x280U   /* 11: TF2 */
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_OFFSET_TAB_EECR[] =
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_EVENT_1 */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_EVENT_2 */
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_EVENT_3 */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_EVENT_4 */
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_EVENT_5 */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U, /* LL_HRTIM_EVENT_6 */
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U, /* LL_HRTIM_EVENT_7 */
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U, /* LL_HRTIM_EVENT_8 */
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U, /* LL_HRTIM_EVENT_9 */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U  /* LL_HRTIM_EVENT_10 */
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_OFFSET_TAB_FLTINR[] =
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_FAULT_1 */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_FAULT_2 */
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_FAULT_3 */
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_FAULT_4 */
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U, /* LL_HRTIM_FAULT_5 */
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U  /* LL_HRTIM_FAULT_6 */
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint32_t REG_MASK_TAB_UPDATETRIG[] =
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x20000000U,  /* 0: MASTER  */
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U,  /* 1: TIMER A */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U,  /* 2: TIMER B */
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U,  /* 3: TIMER C */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 193


 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U,  /* 4: TIMER D */
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U,  /* 5: TIMER E */
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U,  /* 5: TIMER E */
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U   /* 6: TIMER F */
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_UPDATETRIG[] =
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   12U, /* 0: MASTER  */
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 1: TIMER A */
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 2: TIMER B  */
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 3: TIMER C */
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 4: TIMER D  */
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 5: TIMER E */
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U   /* 6: TIMER F */
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_EExSRC[] =
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* LL_HRTIM_EVENT_1  */
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   6U,  /* LL_HRTIM_EVENT_2  */
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   12U, /* LL_HRTIM_EVENT_3  */
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   18U, /* LL_HRTIM_EVENT_4  */
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   24U, /* LL_HRTIM_EVENT_5  */
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* LL_HRTIM_EVENT_6  */
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   6U,  /* LL_HRTIM_EVENT_7  */
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   12U, /* LL_HRTIM_EVENT_8  */
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   18U, /* LL_HRTIM_EVENT_9  */
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   24U  /* LL_HRTIM_EVENT_10 */
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint32_t REG_MASK_TAB_UPDATEGATING[] =
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_MCR_BRSTDMA,   /* 0: MASTER  */
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_TIMCR_UPDGAT,  /* 1: TIMER A */
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_TIMCR_UPDGAT,  /* 2: TIMER B  */
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_TIMCR_UPDGAT,  /* 3: TIMER C */
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_TIMCR_UPDGAT,  /* 4: TIMER D  */
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_TIMCR_UPDGAT,  /* 5: TIMER E */
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_TIMCR_UPDGAT   /* 6: TIMER F */
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_UPDATEGATING[] =
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   2U, /* 0: MASTER  */
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U, /* 1: TIMER A */
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U, /* 2: TIMER B  */
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U, /* 3: TIMER C */
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U, /* 4: TIMER D  */
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U, /* 5: TIMER E */
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U  /* 6: TIMER F */
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_OUTxR[] =
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 0: TA1  */
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U, /* 1: TA2 */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 194


 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 2: TB1  */
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U, /* 3: TB2 */
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 4: TC1  */
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U, /* 5: TC2 */
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 6: TD1  */
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U, /* 7: TD2 */
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 8: TE1  */
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U, /* 9: TE2 */
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 10: TF1  */
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U  /* 11: TF2 */
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_OxSTAT[] =
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 0: TA1  */
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 1: TA2 */
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 2: TB1  */
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 3: TB2 */
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 4: TC1  */
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 5: TC2 */
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 6: TD1  */
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 7: TD2 */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 8: TE1  */
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 9: TE2 */
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 10: TF1  */
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U   /* 11: TF2 */
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_FLTxE[] =
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,   /* LL_HRTIM_FAULT_1 */
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   8U,   /* LL_HRTIM_FAULT_2 */
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U,  /* LL_HRTIM_FAULT_3 */
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   24U,  /* LL_HRTIM_FAULT_4 */
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,   /* LL_HRTIM_FAULT_5 */
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   8U    /* LL_HRTIM_FAULT_6 */
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_FLTxF[] =
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,   /* LL_HRTIM_FAULT_1 */
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   8U,   /* LL_HRTIM_FAULT_2 */
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U,  /* LL_HRTIM_FAULT_3 */
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   24U,  /* LL_HRTIM_FAULT_4 */
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   32U,  /* LL_HRTIM_FAULT_5 */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   40U   /* LL_HRTIM_FAULT_6 */
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_FLTx[] =
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,  /* LL_HRTIM_FAULT_1 */
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1,  /* LL_HRTIM_FAULT_2 */
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   2,  /* LL_HRTIM_FAULT_3 */
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   3,  /* LL_HRTIM_FAULT_4 */
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   4,  /* LL_HRTIM_FAULT_5 */
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   5   /* LL_HRTIM_FAULT_6 */
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 195


 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_INTLVD[] =
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 0: MASTER  */
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 1: TIMER A */
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 2: TIMER B */
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 3: TIMER C */
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 4: TIMER D */
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 5: TIMER E */
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 6: TIMER F */
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint32_t REG_MASK_TAB_INTLVD[] =
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000000E0U,  /* 0: MASTER  */
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000001A0U,  /* 1: TIMER A */
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000001A0U,  /* 2: TIMER B */
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000001A0U,  /* 3: TIMER C */
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000001A0U,  /* 4: TIMER D */
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000001A0U,  /* 5: TIMER E */
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000001A0U,  /* 6: TIMER F */
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_CPT[] =
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   12U,  /* 1: TIMER A */
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U,  /* 2: TIMER B */
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   20U,  /* 3: TIMER C */
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   24U,  /* 4: TIMER D */
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   28U,  /* 5: TIMER E */
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   32U,  /* 6: TIMER F */
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint32_t REG_MASK_TAB_CPT[] =
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFFF0000U,  /* 1: TIMER A */
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFF0F000U,  /* 2: TIMER B */
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFF0FF000U,  /* 3: TIMER C */
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xF0FFF000U,  /* 4: TIMER D */
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x0FFFF000U,  /* 5: TIMER E */
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFFFF000U,  /* 6: TIMER F */
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Private constants ---------------------------------------------------------*/
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_Private_Constants HRTIM Private Constants
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_CR1_UDIS_MASK   ((uint32_t)(HRTIM_CR1_MUDIS  |\
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR1_TAUDIS |\
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR1_TBUDIS |\
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR1_TCUDIS |\
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR1_TDUDIS |\
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 196


 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR1_TEUDIS |\
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR1_TFUDIS))
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_CR2_SWUPD_MASK   ((uint32_t)(HRTIM_CR2_MSWU |\
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TASWU |\
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TBSWU |\
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TCSWU |\
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TDSWU |\
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TESWU |\
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TFSWU))
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_CR2_SWAP_MASK   ((uint32_t)(HRTIM_CR2_SWPA |\
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR2_SWPB |\
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR2_SWPC |\
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR2_SWPD |\
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR2_SWPE |\
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR2_SWPF))
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_CR2_SWRST_MASK   ((uint32_t)(HRTIM_CR2_MRST |\
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TARST |\
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TBRST |\
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TCRST |\
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TDRST |\
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TERST |\
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TFRST))
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_OENR_OEN_MASK   ((uint32_t)(HRTIM_OENR_TA1OEN |\
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TA2OEN |\
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TB1OEN |\
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TB2OEN |\
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TC1OEN |\
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TC2OEN |\
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TD1OEN |\
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TD2OEN |\
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TE1OEN |\
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TE2OEN |\
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TF1OEN |\
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TF2OEN))
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_OENR_ODIS_MASK  ((uint32_t)(HRTIM_ODISR_TA1ODIS  |\
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TA2ODIS  |\
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TB1ODIS  |\
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TB2ODIS  |\
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TC1ODIS  |\
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TC2ODIS  |\
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TD1ODIS  |\
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TD2ODIS  |\
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TE1ODIS  |\
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TE2ODIS  |\
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TF1ODIS  |\
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TF2ODIS))
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_OUT_CONFIG_MASK  ((uint32_t)(HRTIM_OUTR_POL1   |\
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_OUTR_IDLM1  |\
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_OUTR_IDLES1 |\
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_OUTR_FAULT1 |\
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_OUTR_CHP1   |\
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 197


 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_OUTR_DIDL1))
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_EE_CONFIG_MASK   ((uint32_t)(HRTIM_EECR1_EE1SRC |\
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_EECR1_EE1POL |\
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_EECR1_EE1SNS |\
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_EECR1_EE1FAST))
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_FLT_CONFIG_MASK   ((uint32_t)(HRTIM_FLTINR1_FLT1P |\
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                             HRTIM_FLTINR1_FLT1SRC_0 ))
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_FLT_SRC_1_MASK   ((uint32_t)(HRTIM_FLTINR2_FLT6SRC_1 |\
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_FLTINR2_FLT5SRC_1 |\
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_FLTINR2_FLT4SRC_1 |\
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_FLTINR2_FLT3SRC_1 |\
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_FLTINR2_FLT2SRC_1 |\
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_FLTINR2_FLT1SRC_1))
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_BM_CONFIG_MASK   ((uint32_t)( HRTIM_BMCR_BMPRSC |\
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                             HRTIM_BMCR_BMCLK  |\
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                             HRTIM_BMCR_BMOM))
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Private macros ------------------------------------------------------------*/
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Exported types ------------------------------------------------------------*/
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Exported constants --------------------------------------------------------*/
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_Exported_Constants HRTIM Exported Constants
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_GET_FLAG Get Flags Defines
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief    Flags defines which can be used with LL_HRTIM_ReadReg function
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_FLT1                  HRTIM_ISR_FLT1
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_FLT2                  HRTIM_ISR_FLT2
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_FLT3                  HRTIM_ISR_FLT3
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_FLT4                  HRTIM_ISR_FLT4
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_FLT5                  HRTIM_ISR_FLT5
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_FLT6                  HRTIM_ISR_FLT6
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_SYSFLT                HRTIM_ISR_SYSFLT
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_DLLRDY                HRTIM_ISR_DLLRDY
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_BMPER                 HRTIM_ISR_BMPER
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_MCMP1                HRTIM_MISR_MCMP1
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_MCMP2                HRTIM_MISR_MCMP2
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_MCMP3                HRTIM_MISR_MCMP3
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_MCMP4                HRTIM_MISR_MCMP4
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_MREP                 HRTIM_MISR_MREP
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_SYNC                 HRTIM_MISR_SYNC
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_MUPD                 HRTIM_MISR_MUPD
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_CMP1               HRTIM_TIMISR_CMP1
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_CMP2               HRTIM_TIMISR_CMP2
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 198


 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_CMP3               HRTIM_TIMISR_CMP3
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_CMP4               HRTIM_TIMISR_CMP4
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_REP                HRTIM_TIMISR_REP
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_UPD                HRTIM_TIMISR_UPD
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_CPT1               HRTIM_TIMISR_CPT1
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_CPT2               HRTIM_TIMISR_CPT2
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_SET1               HRTIM_TIMISR_SET1
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_RST1               HRTIM_TIMISR_RST1
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_SET2               HRTIM_TIMISR_SET2
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_RST2               HRTIM_TIMISR_RST2
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_RST                HRTIM_TIMISR_RST
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_DLYPRT             HRTIM_TIMISR_DLYPRT
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_IT IT Defines
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief    IT defines which can be used with LL_HRTIM_ReadReg and LL_HRTIM_WriteReg functions
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_FLT1IE                HRTIM_IER_FLT1IE
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_FLT2IE                HRTIM_IER_FLT2IE
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_FLT3IE                HRTIM_IER_FLT3IE
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_FLT4IE                HRTIM_IER_FLT4IE
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_FLT5IE                HRTIM_IER_FLT5IE
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_FLT6IE                HRTIM_IER_FLT6IE
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_SYSFLTIE              HRTIM_IER_SYSFLTIE
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_DLLRDYIE              HRTIM_IER_DLLRDYIE
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_BMPERIE               HRTIM_IER_BMPERIE
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_MCMP1IE             HRTIM_MDIER_MCMP1IE
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_MCMP2IE             HRTIM_MDIER_MCMP2IE
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_MCMP3IE             HRTIM_MDIER_MCMP3IE
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_MCMP4IE             HRTIM_MDIER_MCMP4IE
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_MREPIE              HRTIM_MDIER_MREPIE
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_SYNCIE              HRTIM_MDIER_SYNCIE
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_MUPDIE              HRTIM_MDIER_MUPDIE
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_CMP1IE            HRTIM_TIMDIER_CMP1IE
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_CMP2IE            HRTIM_TIMDIER_CMP2IE
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_CMP3IE            HRTIM_TIMDIER_CMP3IE
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_CMP4IE            HRTIM_TIMDIER_CMP4IE
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_REPIE             HRTIM_TIMDIER_REPIE
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_UPDIE             HRTIM_TIMDIER_UPDIE
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_CPT1IE            HRTIM_TIMDIER_CPT1IE
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_CPT2IE            HRTIM_TIMDIER_CPT2IE
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_SET1IE            HRTIM_TIMDIER_SET1IE
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_RST1IE            HRTIM_TIMDIER_RST1IE
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_SET2IE            HRTIM_TIMDIER_SET2IE
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_RST2IE            HRTIM_TIMDIER_RST2IE
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_RSTIE             HRTIM_TIMDIER_RSTIE
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_DLYPRTIE          HRTIM_TIMDIER_DLYPRTIE
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_SYNCIN_SRC  SYNCHRONIZATION INPUT SOURCE
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 199


 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining defining the synchronization input source.
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCIN_SRC_NONE            0x00000000U                      /*!< HRTIM is not sync
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCIN_SRC_TIM_EVENT       (HRTIM_MCR_SYNC_IN_1)                        /*!< The H
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCIN_SRC_EXTERNAL_EVENT  (HRTIM_MCR_SYNC_IN_1 | HRTIM_MCR_SYNC_IN_0)  /*!< A pos
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_SYNCOUT_SRC  SYNCHRONIZATION OUTPUT SOURCE
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the source and event to be sent on the synchronization output.
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_SRC_MASTER_START  0x00000000U                        /*!< A pulse is sent 
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_SRC_MASTER_CMP1   (HRTIM_MCR_SYNC_SRC_0)                         /*!< A pu
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_SRC_TIMA_START    (HRTIM_MCR_SYNC_SRC_1)                         /*!< A pu
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_SRC_TIMA_CMP1     (HRTIM_MCR_SYNC_SRC_1 | HRTIM_MCR_SYNC_SRC_0)  /*!< A pu
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_SYNCOUT_POLARITY  SYNCHRONIZATION OUTPUT POLARITY
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the routing and conditioning of the synchronization output event.
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_DISABLED     0x00000000U                         /*!< Synchronization outp
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_POSITIVE_PULSE (HRTIM_MCR_SYNC_OUT_1)                        /*!< SCOUT pi
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_NEGATIVE_PULSE (HRTIM_MCR_SYNC_OUT_1 | HRTIM_MCR_SYNC_OUT_0) /*!< SCOUT pi
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_TIMER  TIMER ID
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying a timing unit.
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_NONE                0U   /*!< Master timer identifier */
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_MASTER              HRTIM_MCR_MCEN   /*!< Master timer identifier */
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_A                   HRTIM_MCR_TACEN  /*!< Timer A identifier */
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_B                   HRTIM_MCR_TBCEN  /*!< Timer B identifier */
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_C                   HRTIM_MCR_TCCEN  /*!< Timer C identifier */
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_D                   HRTIM_MCR_TDCEN  /*!< Timer D identifier */
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_E                   HRTIM_MCR_TECEN  /*!< Timer E identifier */
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_F                   HRTIM_MCR_TFCEN  /*!< Timer F identifier */
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_X                  (HRTIM_MCR_TFCEN | HRTIM_MCR_TACEN |\
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_MCR_TBCEN | HRTIM_MCR_TCCEN |\
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_MCR_TDCEN | HRTIM_MCR_TECEN )
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_ALL                (LL_HRTIM_TIMER_MASTER | LL_HRTIM_TIMER_X)
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUTPUT  OUTPUT ID
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 200


 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying an HRTIM output.
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TA1                HRTIM_OENR_TA1OEN  /*!< Timer A - Output 1 identifier */
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TA2                HRTIM_OENR_TA2OEN  /*!< Timer A - Output 2 identifier */
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TB1                HRTIM_OENR_TB1OEN  /*!< Timer B - Output 1 identifier */
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TB2                HRTIM_OENR_TB2OEN  /*!< Timer B - Output 2 identifier */
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TC1                HRTIM_OENR_TC1OEN  /*!< Timer C - Output 1 identifier */
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TC2                HRTIM_OENR_TC2OEN  /*!< Timer C - Output 2 identifier */
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TD1                HRTIM_OENR_TD1OEN  /*!< Timer D - Output 1 identifier */
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TD2                HRTIM_OENR_TD2OEN  /*!< Timer D - Output 2 identifier */
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TE1                HRTIM_OENR_TE1OEN  /*!< Timer E - Output 1 identifier */
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TE2                HRTIM_OENR_TE2OEN  /*!< Timer E - Output 2 identifier */
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TF1                HRTIM_OENR_TF1OEN  /*!< Timer F - Output 1 identifier */
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TF2                HRTIM_OENR_TF2OEN  /*!< Timer F - Output 2 identifier */
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_COMPAREUNIT  COMPARE UNIT ID
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying a compare unit.
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COMPAREUNIT_2             HRTIM_TIMCR_DELCMP2  /*!< Compare unit 2 identifier */
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COMPAREUNIT_4             HRTIM_TIMCR_DELCMP4  /*!< Compare unit 4 identifier */
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CAPTUREUNIT  CAPTURE UNIT ID
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying a capture unit.
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTUREUNIT_1             0  /*!< Capture unit 1 identifier */
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTUREUNIT_2             1  /*!< Capture unit 2 identifier */
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FAULT  FAULT ID
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying a fault channel.
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FAULT_1      HRTIM_FLTR_FLT1EN     /*!< Fault channel 1 identifier */
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FAULT_2      HRTIM_FLTR_FLT2EN     /*!< Fault channel 2 identifier */
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FAULT_3      HRTIM_FLTR_FLT3EN     /*!< Fault channel 3 identifier */
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FAULT_4      HRTIM_FLTR_FLT4EN     /*!< Fault channel 4 identifier */
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FAULT_5      HRTIM_FLTR_FLT5EN     /*!< Fault channel 5 identifier */
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FAULT_6      HRTIM_FLTR_FLT6EN     /*!< Fault channel 6 identifier */
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EVENT  EXTERNAL EVENT ID
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying an external event channel.
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_1        ((uint32_t)0x00000001U)     /*!< External event channel 1 identifie
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 201


 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_2        ((uint32_t)0x00000002U)     /*!< External event channel 2 identifie
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_3        ((uint32_t)0x00000004U)     /*!< External event channel 3 identifie
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_4        ((uint32_t)0x00000008U)     /*!< External event channel 4 identifie
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_5        ((uint32_t)0x00000010U)     /*!< External event channel 5 identifie
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_6        ((uint32_t)0x00000020U)     /*!< External event channel 6 identifie
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_7        ((uint32_t)0x00000040U)     /*!< External event channel 7 identifie
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_8        ((uint32_t)0x00000080U)     /*!< External event channel 8 identifie
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_9        ((uint32_t)0x00000100U)     /*!< External event channel 9 identifie
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_10       ((uint32_t)0x00000200U)     /*!< External event channel 10 identifi
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUTPUTSTATE  OUTPUT STATE
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the state of an HRTIM output.
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSTATE_IDLE          ((uint32_t)0x00000001U) /*!< Main operating mode, where 
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSTATE_RUN           ((uint32_t)0x00000002U) /*!< Default operating state (e.
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSTATE_FAULT         ((uint32_t)0x00000003U) /*!< Safety state, entered in ca
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_ADCTRIG  ADC TRIGGER
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying an ADC trigger.
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_1              ((uint32_t)0x00000000U) /*!< ADC trigger 1 identifier */
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_2              ((uint32_t)0x00000001U)  /*!< ADC trigger 2 identifier */
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_3              ((uint32_t)0x00000002U)  /*!< ADC trigger 3 identifier */
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_4              ((uint32_t)0x00000003U)  /*!< ADC trigger 4 identifier */
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_5              ((uint32_t)0x00000004U)  /*!< ADC trigger 5 identifier */
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_6              ((uint32_t)0x00000005U)  /*!< ADC trigger 6 identifier */
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_7              ((uint32_t)0x00000006U)  /*!< ADC trigger 7 identifier */
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_8              ((uint32_t)0x00000007U)  /*!< ADC trigger 8 identifier */
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_9              ((uint32_t)0x00000008U)  /*!< ADC trigger 9 identifier */
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_10             ((uint32_t)0x00000009U)  /*!< ADC trigger 10 identifier */
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_ADCTRIG_UPDATE ADC TRIGGER UPDATE
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief constants defining the source triggering the update of the HRTIM_ADCxR register (transfe
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_MASTER  0x00000000U  /*!< HRTIM_ADCxR register update is triggered 
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_TIMER_A 0x00000001U  /*!< HRTIM_ADCxR register update is triggered 
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_TIMER_B 0x00000002U  /*!< HRTIM_ADCxR register update is triggered 
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_TIMER_C 0x00000003U  /*!< HRTIM_ADCxR register update is triggered 
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_TIMER_D 0x00000004U  /*!< HRTIM_ADCxR register update is triggered 
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_TIMER_E 0x00000005U  /*!< HRTIM_ADCxR register update is triggered 
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_TIMER_F 0x00000006U  /*!< HRTIM_ADCxR register update is triggered 
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 202


 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_ADCTRIG_SRC13  ADC TRIGGER 1/3 SOURCE
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief constants defining the events triggering ADC conversion for ADC Triggers 1 and 3.
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_NONE           0x00000000U              /*!< No ADC trigger event */
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_MCMP1          HRTIM_ADC1R_AD1MC1       /*!< ADC Trigger on master c
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_MCMP2          HRTIM_ADC1R_AD1MC2       /*!< ADC Trigger on master c
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_MCMP3          HRTIM_ADC1R_AD1MC3       /*!< ADC Trigger on master c
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_MCMP4          HRTIM_ADC1R_AD1MC4       /*!< ADC Trigger on master c
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_MPER           HRTIM_ADC1R_AD1MPER      /*!< ADC Trigger on master p
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_EEV1           HRTIM_ADC1R_AD1EEV1      /*!< ADC Trigger on external
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_EEV2           HRTIM_ADC1R_AD1EEV2      /*!< ADC Trigger on external
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_EEV3           HRTIM_ADC1R_AD1EEV3      /*!< ADC Trigger on external
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_EEV4           HRTIM_ADC1R_AD1EEV4      /*!< ADC Trigger on external
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_EEV5           HRTIM_ADC1R_AD1EEV5      /*!< ADC Trigger on external
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMFCMP2       HRTIM_ADC1R_AD1TFC2      /*!< ADC Trigger on Timer F 
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMACMP3       HRTIM_ADC1R_AD1TAC3      /*!< ADC Trigger on Timer A 
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMACMP4       HRTIM_ADC1R_AD1TAC4      /*!< ADC Trigger on Timer A 
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMAPER        HRTIM_ADC1R_AD1TAPER     /*!< ADC Trigger on Timer A 
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMARST        HRTIM_ADC1R_AD1TARST     /*!< ADC Trigger on Timer A 
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMFCMP3       HRTIM_ADC1R_AD1TFC3      /*!< ADC Trigger on Timer F 
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMBCMP3       HRTIM_ADC1R_AD1TBC3      /*!< ADC Trigger on Timer B 
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMBCMP4       HRTIM_ADC1R_AD1TBC4      /*!< ADC Trigger on Timer B 
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMBPER        HRTIM_ADC1R_AD1TBPER     /*!< ADC Trigger on Timer B 
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMBRST        HRTIM_ADC1R_AD1TBRST     /*!< ADC Trigger on Timer B 
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMFCMP4       HRTIM_ADC1R_AD1TFC4      /*!< ADC Trigger on Timer F 
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMCCMP3       HRTIM_ADC1R_AD1TCC3      /*!< ADC Trigger on Timer C 
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMCCMP4       HRTIM_ADC1R_AD1TCC4      /*!< ADC Trigger on Timer C 
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMCPER        HRTIM_ADC1R_AD1TCPER     /*!< ADC Trigger on Timer C 
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMFPER        HRTIM_ADC1R_AD1TFPER     /*!< ADC Trigger on Timer F 
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMDCMP3       HRTIM_ADC1R_AD1TDC3      /*!< ADC Trigger on Timer D 
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMDCMP4       HRTIM_ADC1R_AD1TDC4      /*!< ADC Trigger on Timer D 
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMDPER        HRTIM_ADC1R_AD1TDPER     /*!< ADC Trigger on Timer D 
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMFRST        HRTIM_ADC1R_AD1TFRST     /*!< ADC Trigger on Timer F 
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMECMP3       HRTIM_ADC1R_AD1TEC3      /*!< ADC Trigger on Timer E 
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMECMP4       HRTIM_ADC1R_AD1TEC4      /*!< ADC Trigger on Timer E 
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMEPER        HRTIM_ADC1R_AD1TEPER     /*!< ADC Trigger on Timer E 
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_ADCTRIG_SRC24  ADC TRIGGER 2/4 SOURCE
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief constants defining the events triggering ADC conversion for ADC Triggers 2 and 4.
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_NONE           0x00000000U            /*!< No ADC trigger event */
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_MCMP1          HRTIM_ADC2R_AD2MC1     /*!< ADC Trigger on master com
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_MCMP2          HRTIM_ADC2R_AD2MC2     /*!< ADC Trigger on master com
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_MCMP3          HRTIM_ADC2R_AD2MC3     /*!< ADC Trigger on master com
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_MCMP4          HRTIM_ADC2R_AD2MC4     /*!< ADC Trigger on master com
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_MPER           HRTIM_ADC2R_AD2MPER    /*!< ADC Trigger on master per
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_EEV6           HRTIM_ADC2R_AD2EEV6    /*!< ADC Trigger on external e
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_EEV7           HRTIM_ADC2R_AD2EEV7    /*!< ADC Trigger on external e
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_EEV8           HRTIM_ADC2R_AD2EEV8    /*!< ADC Trigger on external e
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_EEV9           HRTIM_ADC2R_AD2EEV9    /*!< ADC Trigger on external e
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_EEV10          HRTIM_ADC2R_AD2EEV10   /*!< ADC Trigger on external e
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMACMP2       HRTIM_ADC2R_AD2TAC2    /*!< ADC Trigger on Timer A co
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 203


 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMFCMP2       HRTIM_ADC2R_AD2TFC2    /*!< ADC Trigger on Timer F co
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMACMP4       HRTIM_ADC2R_AD2TAC4    /*!< ADC Trigger on Timer A co
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMAPER        HRTIM_ADC2R_AD2TAPER   /*!< ADC Trigger on Timer A pe
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMBCMP2       HRTIM_ADC2R_AD2TBC2    /*!< ADC Trigger on Timer B co
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMFCMP3       HRTIM_ADC2R_AD2TFC3    /*!< ADC Trigger on Timer F co
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMBCMP4       HRTIM_ADC2R_AD2TBC4    /*!< ADC Trigger on Timer B co
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMBPER        HRTIM_ADC2R_AD2TBPER   /*!< ADC Trigger on Timer B pe
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMCCMP2       HRTIM_ADC2R_AD2TCC2    /*!< ADC Trigger on Timer C co
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMFCMP4       HRTIM_ADC2R_AD2TFC4    /*!< ADC Trigger on Timer F co
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMCCMP4       HRTIM_ADC2R_AD2TCC4    /*!< ADC Trigger on Timer C co
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMCPER        HRTIM_ADC2R_AD2TCPER   /*!< ADC Trigger on Timer C pe
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMCRST        HRTIM_ADC2R_AD2TCRST   /*!< ADC Trigger on Timer C re
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMDCMP2       HRTIM_ADC2R_AD2TDC2    /*!< ADC Trigger on Timer D co
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMFPER        HRTIM_ADC2R_AD2TFPER   /*!< ADC Trigger on Timer F pe
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMDCMP4       HRTIM_ADC2R_AD2TDC4    /*!< ADC Trigger on Timer D co
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMDPER        HRTIM_ADC2R_AD2TDPER   /*!< ADC Trigger on Timer D pe
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMDRST        HRTIM_ADC2R_AD2TDRST   /*!< ADC Trigger on Timer D re
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMECMP2       HRTIM_ADC2R_AD2TEC2    /*!< ADC Trigger on Timer E co
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMECMP3       HRTIM_ADC2R_AD2TEC3    /*!< ADC Trigger on Timer E co
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMECMP4       HRTIM_ADC2R_AD2TEC4    /*!< ADC Trigger on Timer E co
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMERST        HRTIM_ADC2R_AD2TERST   /*!< ADC Trigger on Timer E re
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_ADC_TRIG HRTIM ADC TRIGGER SELECTION
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the selection that can be used as ADC trigger source for extended ADC
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_MCMP1        (uint32_t)0x00                        /*!<  ADC exten
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_MCMP2        (uint32_t)0x01                        /*!<  ADC exten
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_MCMP3        (uint32_t)0x02                        /*!<  ADC exten
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_MCMP4        (uint32_t)0x03                        /*!<  ADC exten
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_MPER         (uint32_t)0x04                        /*!<  ADC exten
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_EEV6         (uint32_t)0x05                        /*!<  ADC exten
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_EEV7         (uint32_t)0x06                        /*!<  ADC exten
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_EEV8         (uint32_t)0x07                        /*!<  ADC exten
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_EEV9         (uint32_t)0x08                        /*!<  ADC exten
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_EEV10        (uint32_t)0x09                        /*!<  ADC exten
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP2    (uint32_t)0x0A                        /*!<  ADC exten
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP4    (uint32_t)0x0B                        /*!<  ADC exten
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMA_PER     (uint32_t)0x0C                        /*!<  ADC exten
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP2    (uint32_t)0x0D                        /*!<  ADC exten
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP4    (uint32_t)0x0E                        /*!<  ADC exten
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMB_PER     (uint32_t)0x0F                        /*!<  ADC exten
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP2    (uint32_t)0x10                        /*!<  ADC exten
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP4    (uint32_t)0x11                        /*!<  ADC exten
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMC_PER     (uint32_t)0x12                        /*!<  ADC exten
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMC_RST     (uint32_t)0x13                        /*!<  ADC exten
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP2    (uint32_t)0x14                        /*!<  ADC exten
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP4    (uint32_t)0x15                        /*!<  ADC exten
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMD_PER     (uint32_t)0x16                        /*!<  ADC exten
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMD_RST     (uint32_t)0x17                        /*!<  ADC exten
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP2    (uint32_t)0x18                        /*!<  ADC exten
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP3    (uint32_t)0x19                        /*!<  ADC exten
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP4    (uint32_t)0x1A                        /*!<  ADC exten
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIME_RST     (uint32_t)0x1B                        /*!<  ADC exten
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 204


 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP2    (uint32_t)0x1C                        /*!<  ADC exten
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP3    (uint32_t)0x1D                        /*!<  ADC exten
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP4    (uint32_t)0x1E                        /*!<  ADC exten
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMF_PER     (uint32_t)0x1F                        /*!<  ADC exten
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_ADC_TRIG HRTIM ADC TRIGGER SELECTION
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the selection that can be used as ADC trigger source for extended ADC
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_MCMP1           (uint32_t)0x00                        /*!<  ADC ext
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_MCMP2           (uint32_t)0x01                        /*!<  ADC ext
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_MCMP3           (uint32_t)0x02                        /*!<  ADC ext
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_MCMP4           (uint32_t)0x03                        /*!<  ADC ext
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_MPER            (uint32_t)0x04                        /*!<  ADC ext
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_EEV1            (uint32_t)0x05                        /*!<  ADC ext
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_EEV2            (uint32_t)0x06                        /*!<  ADC ext
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_EEV3            (uint32_t)0x07                        /*!<  ADC ext
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_EEV4            (uint32_t)0x08                        /*!<  ADC ext
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_EEV5            (uint32_t)0x09                        /*!<  ADC ext
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP3       (uint32_t)0x0A                        /*!<  ADC ext
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP4       (uint32_t)0x0B                        /*!<  ADC ext
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMA_PER        (uint32_t)0x0C                        /*!<  ADC ext
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMA_RST        (uint32_t)0x0D                        /*!<  ADC ext
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP3       (uint32_t)0x0E                        /*!<  ADC ext
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP4       (uint32_t)0x0F                        /*!<  ADC ext
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMB_PER        (uint32_t)0x10                        /*!<  ADC ext
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMB_RST        (uint32_t)0x11                        /*!<  ADC ext
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP3       (uint32_t)0x12                        /*!<  ADC ext
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP4       (uint32_t)0x13                        /*!<  ADC ext
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMC_PER        (uint32_t)0x14                        /*!<  ADC ext
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP3       (uint32_t)0x15                        /*!<  ADC ext
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP4       (uint32_t)0x16                        /*!<  ADC ext
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMD_PER        (uint32_t)0x17                        /*!<  ADC ext
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIME_CMP3       (uint32_t)0x18                        /*!<  ADC ext
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIME_CMP4       (uint32_t)0x19                        /*!<  ADC ext
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIME_PER        (uint32_t)0x1A                        /*!<  ADC ext
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP2       (uint32_t)0x1B                        /*!<  ADC ext
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP3       (uint32_t)0x1C                        /*!<  ADC ext
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP4       (uint32_t)0x1D                        /*!<  ADC ext
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMF_PER        (uint32_t)0x1E                        /*!<  ADC ext
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMF_RST        (uint32_t)0x1F                        /*!<  ADC ext
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_DLLCALIBRATION_MODE  DLL CALIBRATION MODE
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the DLL calibration mode.
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLLCALIBRATION_MODE_SINGLESHOT   0x00000000U            /*!<Calibration is perfome
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLLCALIBRATION_MODE_CONTINUOUS   HRTIM_DLLCR_CALEN      /*!<Calibration is perform
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 205


 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CALIBRATIONRATE  DLL CALIBRATION RATE
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the DLL calibration periods (in micro seconds).
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLLCALIBRATION_RATE_0         0x00000000U                                    /*!< 
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLLCALIBRATION_RATE_1         (HRTIM_DLLCR_CALRTE_0)                         /*!< 
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLLCALIBRATION_RATE_2         (HRTIM_DLLCR_CALRTE_1)                         /*!< 
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLLCALIBRATION_RATE_3         (HRTIM_DLLCR_CALRTE_1 | HRTIM_DLLCR_CALRTE_0)  /*!< 
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_PRESCALERRATIO  PRESCALER RATIO
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining timer high-resolution clock prescaler ratio.
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_MUL32      0x00000000U              /*!< fHRCK: fHRTIM x 32 = 4.608
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_MUL16      ((uint32_t)0x00000001U)  /*!< fHRCK: fHRTIM x 16 = 2.304
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_MUL8       ((uint32_t)0x00000002U)  /*!< fHRCK: fHRTIM x 8 = 1.152 
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_MUL4       ((uint32_t)0x00000003U)  /*!< fHRCK: fHRTIM x 4 = 576 MH
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_MUL2       ((uint32_t)0x00000004U)  /*!< fHRCK: fHRTIM x 2 = 288 MH
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_DIV1       ((uint32_t)0x00000005U)  /*!< fHRCK: fHRTIM = 144 MHz - 
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_DIV2       ((uint32_t)0x00000006U)  /*!< fHRCK: fHRTIM / 2 = 72 MHz
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_DIV4       ((uint32_t)0x00000007U)  /*!< fHRCK: fHRTIM / 4 = 36 MHz
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_MODE  COUNTER MODE
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining timer counter operating mode.
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MODE_CONTINUOUS           ((uint32_t)0x00000008U)  /*!< The timer operates in cont
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MODE_SINGLESHOT           0x00000000U              /*!< The timer operates in non 
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MODE_RETRIGGERABLE        ((uint32_t)0x00000010U)  /*!< The timer operates in retr
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_DACTRIG  DAC TRIGGER
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining on which output the DAC synchronization event is sent.
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DACTRIG_NONE           0x00000000U                     /*!< No DAC synchronization
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DACTRIG_DACTRIGOUT_1   (HRTIM_MCR_DACSYNC_0)                       /*!< DAC synchr
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DACTRIG_DACTRIGOUT_2   (HRTIM_MCR_DACSYNC_1)                       /*!< DAC synchr
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DACTRIG_DACTRIGOUT_3   (HRTIM_MCR_DACSYNC_1 | HRTIM_MCR_DACSYNC_0) /*!< DAC synchr
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_UPDATETRIG  UPDATE TRIGGER
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether the registers update is done synchronously with any other tim
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_NONE        0x00000000U            /*!< Register update is disabled */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 206


 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_MASTER      HRTIM_TIMCR_MSTU       /*!< Register update is triggered by
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_TIMER_A     HRTIM_TIMCR_TAU        /*!< Register update is triggered by
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_TIMER_B     HRTIM_TIMCR_TBU        /*!< Register update is triggered by
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_TIMER_C     HRTIM_TIMCR_TCU        /*!< Register update is triggered by
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_TIMER_D     HRTIM_TIMCR_TDU        /*!< Register update is triggered by
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_TIMER_E     HRTIM_TIMCR_TEU        /*!< Register update is triggered by
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_TIMER_F     HRTIM_TIMCR_TFU        /*!< Register update is triggered by
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_REPETITION  HRTIM_TIMCR_TREPU      /*!< Register update is triggered wh
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_RESET       HRTIM_TIMCR_TRSTU      /*!< Register update is triggered by
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_UPDATEGATING  UPDATE GATING
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining how the update occurs relatively to the burst DMA transaction and the
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_INDEPENDENT     0x00000000U                                          
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_DMABURST        (HRTIM_TIMCR_UPDGAT_0)                               
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_DMABURST_UPDATE (HRTIM_TIMCR_UPDGAT_1)                               
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_UPDEN1          (HRTIM_TIMCR_UPDGAT_1 | HRTIM_TIMCR_UPDGAT_0)        
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_UPDEN2          (HRTIM_TIMCR_UPDGAT_2)                               
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_UPDEN3          (HRTIM_TIMCR_UPDGAT_2 | HRTIM_TIMCR_UPDGAT_0)        
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_UPDEN1_UPDATE   (HRTIM_TIMCR_UPDGAT_2 | HRTIM_TIMCR_UPDGAT_1)        
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_UPDEN2_UPDATE   (HRTIM_TIMCR_UPDGAT_2 | HRTIM_TIMCR_UPDGAT_1 | HRTIM_
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_UPDEN3_UPDATE   (HRTIM_TIMCR_UPDGAT_3)                               
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_COMPAREMODE  COMPARE MODE
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether the compare register is behaving in regular mode (compare mat
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COMPAREMODE_REGULAR          0x00000000U                         /*!< standard com
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COMPAREMODE_DELAY_NOTIMEOUT  (HRTIM_TIMCR_DELCMP2_0)                         /*!< 
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COMPAREMODE_DELAY_CMP1       (HRTIM_TIMCR_DELCMP2_1)                         /*!< 
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COMPAREMODE_DELAY_CMP3       (HRTIM_TIMCR_DELCMP2_1 | HRTIM_TIMCR_DELCMP2_0) /*!< 
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_RESETTRIG  RESET TRIGGER
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the events that can be selected to trigger the reset of the timer cou
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_NONE        0x00000000U            /*!< No counter reset trigger */
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_UPDATE      HRTIM_RSTR_UPDATE      /*!< The timer counter is reset upon 
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_CMP2        HRTIM_RSTR_CMP2        /*!< The timer counter is reset upon 
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_CMP4        HRTIM_RSTR_CMP4        /*!< The timer counter is reset upon 
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_MASTER_PER  HRTIM_RSTR_MSTPER      /*!< The timer counter is reset upon 
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_MASTER_CMP1 HRTIM_RSTR_MSTCMP1     /*!< The timer counter is reset upon 
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_MASTER_CMP2 HRTIM_RSTR_MSTCMP2     /*!< The timer counter is reset upon 
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_MASTER_CMP3 HRTIM_RSTR_MSTCMP3     /*!< The timer counter is reset upon 
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_MASTER_CMP4 HRTIM_RSTR_MSTCMP4     /*!< The timer counter is reset upon 
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_1       HRTIM_RSTR_EXTEVNT1    /*!< The timer counter is reset upon 
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_2       HRTIM_RSTR_EXTEVNT2    /*!< The timer counter is reset upon 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 207


1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_3       HRTIM_RSTR_EXTEVNT3    /*!< The timer counter is reset upon 
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_4       HRTIM_RSTR_EXTEVNT4    /*!< The timer counter is reset upon 
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_5       HRTIM_RSTR_EXTEVNT5    /*!< The timer counter is reset upon 
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_6       HRTIM_RSTR_EXTEVNT6    /*!< The timer counter is reset upon 
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_7       HRTIM_RSTR_EXTEVNT7    /*!< The timer counter is reset upon 
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_8       HRTIM_RSTR_EXTEVNT8    /*!< The timer counter is reset upon 
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_9       HRTIM_RSTR_EXTEVNT9    /*!< The timer counter is reset upon 
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_10      HRTIM_RSTR_EXTEVNT10   /*!< The timer counter is reset upon 
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER1_CMP1 HRTIM_RSTR_TIMBCMP1    /*!< The timer counter is reset upon 
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER1_CMP2 HRTIM_RSTR_TIMBCMP2    /*!< The timer counter is reset upon 
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER1_CMP4 HRTIM_RSTR_TIMBCMP4    /*!< The timer counter is reset upon 
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER2_CMP1 HRTIM_RSTR_TIMCCMP1    /*!< The timer counter is reset upon 
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER2_CMP2 HRTIM_RSTR_TIMCCMP2    /*!< The timer counter is reset upon 
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER2_CMP4 HRTIM_RSTR_TIMCCMP4    /*!< The timer counter is reset upon 
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER3_CMP1 HRTIM_RSTR_TIMDCMP1    /*!< The timer counter is reset upon 
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER3_CMP2 HRTIM_RSTR_TIMDCMP2    /*!< The timer counter is reset upon 
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER3_CMP4 HRTIM_RSTR_TIMDCMP4    /*!< The timer counter is reset upon 
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER4_CMP1 HRTIM_RSTR_TIMECMP1    /*!< The timer counter is reset upon 
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER4_CMP2 HRTIM_RSTR_TIMECMP2    /*!< The timer counter is reset upon 
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER4_CMP4 HRTIM_RSTR_TIMECMP4    /*!< The timer counter is reset upon 
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER5_CMP1 HRTIM_RSTR_TIMFCMP1    /*!< The timer counter is reset upon 
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER5_CMP2 HRTIM_RSTR_TIMFCMP2    /*!< The timer counter is reset upon 
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER5_CMP4 HRTIM_RSTR_TIMFCMP4    /*!< The timer counter is reset upon 
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CAPTURETRIG  CAPTURE TRIGGER
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the events that can be selected to trigger the capture of the timing 
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_NONE       (uint64_t)0                               /*!< Capture trig
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_SW         (uint64_t)HRTIM_CPT1CR_SWCPT              /*!< The sw event
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_UPDATE     (uint64_t)HRTIM_CPT1CR_UPDCPT             /*!< The update e
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_1      (uint64_t)HRTIM_CPT1CR_EXEV1CPT           /*!< The External
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_2      (uint64_t)HRTIM_CPT1CR_EXEV2CPT           /*!< The External
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_3      (uint64_t)HRTIM_CPT1CR_EXEV3CPT           /*!< The External
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_4      (uint64_t)HRTIM_CPT1CR_EXEV4CPT           /*!< The External
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_5      (uint64_t)HRTIM_CPT1CR_EXEV5CPT           /*!< The External
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_6      (uint64_t)HRTIM_CPT1CR_EXEV6CPT           /*!< The External
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_7      (uint64_t)HRTIM_CPT1CR_EXEV7CPT           /*!< The External
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_8      (uint64_t)HRTIM_CPT1CR_EXEV8CPT           /*!< The External
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_9      (uint64_t)HRTIM_CPT1CR_EXEV9CPT           /*!< The External
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_10     (uint64_t)HRTIM_CPT1CR_EXEV10CPT          /*!< The External
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TA1_SET     (uint64_t)(HRTIM_CPT1CR_TA1SET   ) <<32  /*!< Capture is t
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TA1_RESET   (uint64_t)(HRTIM_CPT1CR_TA1RST   ) <<32  /*!< Capture is t
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMA_CMP1   (uint64_t)(HRTIM_CPT1CR_TIMACMP1 ) <<32  /*!< Timer A Comp
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMA_CMP2   (uint64_t)(HRTIM_CPT1CR_TIMACMP2 ) <<32  /*!< Timer A Comp
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TB1_SET     (uint64_t)(HRTIM_CPT1CR_TB1SET   ) <<32  /*!< Capture is t
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TB1_RESET   (uint64_t)(HRTIM_CPT1CR_TB1RST   ) <<32  /*!< Capture is t
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMB_CMP1   (uint64_t)(HRTIM_CPT1CR_TIMBCMP1 ) <<32  /*!< Timer B Comp
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMB_CMP2   (uint64_t)(HRTIM_CPT1CR_TIMBCMP2 ) <<32  /*!< Timer B Comp
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TC1_SET     (uint64_t)(HRTIM_CPT1CR_TC1SET   ) <<32  /*!< Capture is t
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TC1_RESET   (uint64_t)(HRTIM_CPT1CR_TC1RST   ) <<32  /*!< Capture is t
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMC_CMP1   (uint64_t)(HRTIM_CPT1CR_TIMCCMP1 ) <<32  /*!< Timer C Comp
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMC_CMP2   (uint64_t)(HRTIM_CPT1CR_TIMCCMP2 ) <<32  /*!< Timer C Comp
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TD1_SET     (uint64_t)(HRTIM_CPT1CR_TD1SET   ) <<32  /*!< Capture is t
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 208


1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TD1_RESET   (uint64_t)(HRTIM_CPT1CR_TD1RST   ) <<32  /*!< Capture is t
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMD_CMP1   (uint64_t)(HRTIM_CPT1CR_TIMDCMP1 ) <<32  /*!< Timer D Comp
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMD_CMP2   (uint64_t)(HRTIM_CPT1CR_TIMDCMP2 ) <<32  /*!< Timer D Comp
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TE1_SET     (uint64_t)(HRTIM_CPT1CR_TE1SET   ) <<32  /*!< Capture is t
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TE1_RESET   (uint64_t)(HRTIM_CPT1CR_TE1RST   ) <<32  /*!< Capture is t
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIME_CMP1   (uint64_t)(HRTIM_CPT1CR_TIMECMP1 ) <<32  /*!< Timer E Comp
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIME_CMP2   (uint64_t)(HRTIM_CPT1CR_TIMECMP2 ) <<32  /*!< Timer E Comp
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TF1_SET     (uint64_t)(HRTIM_CPT1CR_TF1SET   ) <<32  /*!< Capture is t
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TF1_RESET   (uint64_t)(HRTIM_CPT1CR_TF1RST   ) <<32  /*!< Capture is t
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMF_CMP1   (uint64_t)(HRTIM_CPT1CR_TIMFCMP1 ) <<32  /*!< Timer F Comp
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMF_CMP2   (uint64_t)(HRTIM_CPT1CR_TIMFCMP2 ) <<32  /*!< Timer F Comp
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_DLYPRT  DELAYED PROTECTION (DLYPRT) MODE
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining all possible delayed protection modes for a timer (also define the so
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT1_EEV6  0x00000000U                                            /*!<
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT2_EEV6  (HRTIM_OUTR_DLYPRT_0)                                      
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYBOTH_EEV6  (HRTIM_OUTR_DLYPRT_1)                                      
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_BALANCED_EEV6   (HRTIM_OUTR_DLYPRT_1 | HRTIM_OUTR_DLYPRT_0)                
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT1_EEV7  (HRTIM_OUTR_DLYPRT_2)                                      
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT2_EEV7  (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_0)                
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYBOTH_EEV7  (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_1)                
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_BALANCED_EEV7   (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_1 | HRTIM_OUTR_DLY
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT1_EEV8  0x00000000U                                             /*!
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT2_EEV8  (HRTIM_OUTR_DLYPRT_0)                                      
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYBOTH_EEV8  (HRTIM_OUTR_DLYPRT_1)                                      
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_BALANCED_EEV8   (HRTIM_OUTR_DLYPRT_1 | HRTIM_OUTR_DLYPRT_0)                
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT1_EEV9  (HRTIM_OUTR_DLYPRT_2)                                      
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT2_EEV9  (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_0)                
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYBOTH_EEV9  (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_1)                
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_BALANCED_EEV9   (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_1 | HRTIM_OUTR_DLY
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BURSTMODE  BURST MODE
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining how the timer behaves during a burst mode operation.
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTMODE_MAINTAINCLOCK (uint32_t)0x000000 /*!< Timer counter clock is maintained 
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTMODE_RESETCOUNTER  (HRTIM_BMCR_MTBM)  /*!< Timer counter clock is stopped and
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BURSTDMA  BURST DMA
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the registers that can be written during a burst DMA operation.
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_NONE     0x00000000U               /*!< No register is updated by Burst D
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MCR      (HRTIM_BDMUPR_MCR)        /*!< MCR  register is updated by Burst
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MICR     (HRTIM_BDMUPR_MICR)       /*!< MICR register is updated by Burst
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 209


1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MDIER    (HRTIM_BDMUPR_MDIER)      /*!< MDIER register is updated by Burs
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MCNT     (HRTIM_BDMUPR_MCNT)       /*!< MCNTR register is updated by Burs
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MPER     (HRTIM_BDMUPR_MPER)       /*!< MPER register is updated by Burst
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MREP     (HRTIM_BDMUPR_MREP)       /*!< MREPR register is updated by Burs
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MCMP1    (HRTIM_BDMUPR_MCMP1)      /*!< MCMP1R register is updated by Bur
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MCMP2    (HRTIM_BDMUPR_MCMP2)      /*!< MCMP2R register is updated by Bur
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MCMP3    (HRTIM_BDMUPR_MCMP3)      /*!< MCMP3R register is updated by Bur
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MCMP4    (HRTIM_BDMUPR_MCMP4)      /*!< MCMP4R register is updated by Bur
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMMCR   (HRTIM_BDTUPR_TIMCR)      /*!< TIMxCR register is updated by Bur
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMICR   (HRTIM_BDTUPR_TIMICR)     /*!< TIMxICR register is updated by Bu
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMDIER  (HRTIM_BDTUPR_TIMDIER)    /*!< TIMxDIER register is updated by B
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMCNT   (HRTIM_BDTUPR_TIMCNT)     /*!< CNTxCR register is updated by Bur
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMPER   (HRTIM_BDTUPR_TIMPER)     /*!< PERxR register is updated by Burs
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMREP   (HRTIM_BDTUPR_TIMREP)     /*!< REPxR register is updated by Burs
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMCMP1  (HRTIM_BDTUPR_TIMCMP1)    /*!< CMP1xR register is updated by Bur
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMCMP2  (HRTIM_BDTUPR_TIMCMP2)    /*!< CMP2xR register is updated by Bur
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMCMP3  (HRTIM_BDTUPR_TIMCMP3)    /*!< CMP3xR register is updated by Bur
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMCMP4  (HRTIM_BDTUPR_TIMCMP4)    /*!< CMP4xR register is updated by Bur
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMDTR   (HRTIM_BDTUPR_TIMDTR)     /*!< DTxR register is updated by Burst
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMSET1R (HRTIM_BDTUPR_TIMSET1R)   /*!< SET1R register is updated by Burs
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMRST1R (HRTIM_BDTUPR_TIMRST1R)   /*!< RST1R register is updated by Burs
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMSET2R (HRTIM_BDTUPR_TIMSET2R)   /*!< SET2R register is updated by Burs
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMRST2R (HRTIM_BDTUPR_TIMRST2R)   /*!< RST1R register is updated by Burs
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMEEFR1 (HRTIM_BDTUPR_TIMEEFR1)   /*!< EEFxR1 register is updated by Bur
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMEEFR2 (HRTIM_BDTUPR_TIMEEFR2)   /*!< EEFxR2 register is updated by Bur
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMRSTR  (HRTIM_BDTUPR_TIMRSTR)    /*!< RSTxR register is updated by Burs
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMCHPR  (HRTIM_BDTUPR_TIMCHPR)    /*!< CHPxR register is updated by Burs
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMOUTR  (HRTIM_BDTUPR_TIMOUTR)    /*!< OUTxR register is updated by Burs
1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMFLTR  (HRTIM_BDTUPR_TIMFLTR)    /*!< FLTxR register is updated by Burs
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_CR2      (HRTIM_BDTUPR_TIMCR2)     /*!< TIMxCR2 register is updated by Bu
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_EEFR3    (HRTIM_BDTUPR_TIMEEFR3)   /*!< EEFxR3 register is updated by Bur
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CPPSTAT  CURRENT PUSH-PULL STATUS
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining on which output the signal is currently applied in push-pull mode.
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CPPSTAT_OUTPUT1   ((uint32_t) 0x00000000U) /*!< Signal applied on output 1 and out
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CPPSTAT_OUTPUT2   (HRTIM_TIMISR_CPPSTAT)  /*!< Signal applied on output 2 and outp
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_IPPSTAT  IDLE PUSH-PULL STATUS
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining on which output the signal was applied, in push-pull mode balanced fa
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IPPSTAT_OUTPUT1   ((uint32_t) 0x00000000U)    /*!< Protection occurred when the ou
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IPPSTAT_OUTPUT2   (HRTIM_TIMISR_IPPSTAT)     /*!< Protection occurred when the out
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_TIM_EEFLTR TIMER EXTERNAL EVENT FILTER
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 210


1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the event filtering applied to external events by a timer.
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_NONE                            (0x00000000U)
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKINGCMP1                    (HRTIM_EEFR1_EE1FLTR_0)                    
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKINGCMP2                    (HRTIM_EEFR1_EE1FLTR_1)                    
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKINGCMP3                    (HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLT
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKINGCMP4                    (HRTIM_EEFR1_EE1FLTR_2)                    
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Blanking Filter for TIMER A */
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF1_TIMBCMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF2_TIMBCMP4      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF3_TIMBOUT2      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF4_TIMCCMP1      (HRTIM_EEFR1_EE1FLTR_3)                    
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF5_TIMCCMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF6_TIMFCMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF7_TIMDCMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF8_TIMECMP2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Blanking Filter for TIMER B */
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF1_TIMACMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF2_TIMACMP4      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF3_TIMAOUT2      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF4_TIMCCMP1      (HRTIM_EEFR1_EE1FLTR_3)                    
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF5_TIMCCMP2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF6_TIMFCMP2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF7_TIMDCMP2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF8_TIMECMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Blanking Filter for TIMER C */
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF1_TIMACMP2      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF2_TIMBCMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF3_TIMBCMP4      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF4_TIMFCMP1      (HRTIM_EEFR1_EE1FLTR_3)                    
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF5_TIMDCMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF6_TIMDCMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF7_TIMDOUT2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF8_TIMECMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Blanking Filter for TIMER D */
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF1_TIMACMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF2_TIMBCMP2      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF3_TIMCCMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF4_TIMCCMP2      (HRTIM_EEFR1_EE1FLTR_3)                    
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF5_TIMCOUT2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF6_TIMECMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF7_TIMECMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF8_TIMFCMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Blanking Filter for TIMER E */
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF1_TIMACMP2      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF2_TIMBCMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF3_TIMCCMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF4_TIMFCMP4      (HRTIM_EEFR1_EE1FLTR_3)                    
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF5_TIMFOUT2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF6_TIMDCMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF7_TIMDCMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF8_TIMDOUT2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Blanking Filter for TIMER F */
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF1_TIMACMP4      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF2_TIMBCMP2      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF3_TIMCCMP4      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF4_TIMDCMP2      (HRTIM_EEFR1_EE1FLTR_3)                    
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 211


1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF5_TIMDCMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF6_TIMECMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF7_TIMECMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF8_TIMEOUT2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_WINDOWINGCMP2                   (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_WINDOWINGCMP3                   (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_WINDOWINGTIM                    (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                          | HRTIM_EEFR1_EE1FLTR_0)   /*!< Windowing 
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_TIM_LATCHSTATUS TIMER EXTERNAL EVENT LATCH STATUS
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether or not the external event is memorized (latched) and generate
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EELATCH_DISABLED    0x00000000U             /*!< Event is ignored if it happens du
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EELATCH_ENABLED     HRTIM_EEFR1_EE1LTCH     /*!< Event is latched and delayed till
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_DT_PRESCALER DEADTIME PRESCALER
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining division ratio between the timer clock frequency (fHRTIM) and the dea
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_MUL8    0x00000000U                                         /*!< fDTG
1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_MUL4    (HRTIM_DTR_DTPRSC_0)                                         
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_MUL2    (HRTIM_DTR_DTPRSC_1)                                         
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_DIV1    (HRTIM_DTR_DTPRSC_1 | HRTIM_DTR_DTPRSC_0)                    
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_DIV2    (HRTIM_DTR_DTPRSC_2)                                         
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_DIV4    (HRTIM_DTR_DTPRSC_2 | HRTIM_DTR_DTPRSC_0)                    
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_DIV8    (HRTIM_DTR_DTPRSC_2 | HRTIM_DTR_DTPRSC_1)                    
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_DIV16   (HRTIM_DTR_DTPRSC_2 | HRTIM_DTR_DTPRSC_1 | HRTIM_DTR_DTPRSC_0
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_DT_RISING_SIGN DEADTIME RISING SIGN
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether the deadtime is positive or negative (overlapping signal) on 
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_RISING_POSITIVE    0x00000000U             /*!< Positive deadtime on rising edg
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_RISING_NEGATIVE    (HRTIM_DTR_SDTR)        /*!< Negative deadtime on rising edg
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_DT_FALLING_SIGN DEADTIME FALLING SIGN
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether the deadtime is positive or negative (overlapping signal) on 
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_FALLING_POSITIVE    0x00000000U             /*!< Positive deadtime on falling e
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_FALLING_NEGATIVE    (HRTIM_DTR_SDTF)        /*!< Negative deadtime on falling e
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 212


1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CHP_PRESCALER CHOPPER MODE PRESCALER
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the frequency of the generated high frequency carrier (fCHPFRQ).
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV16  0x00000000U                                                  
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV32  (HRTIM_CHPR_CARFRQ_0)                                        
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV48  (HRTIM_CHPR_CARFRQ_1)                                        
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV64  (HRTIM_CHPR_CARFRQ_1 | HRTIM_CHPR_CARFRQ_0)                  
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV80  (HRTIM_CHPR_CARFRQ_2)                                        
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV96  (HRTIM_CHPR_CARFRQ_2 | HRTIM_CHPR_CARFRQ_0)                  
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV112 (HRTIM_CHPR_CARFRQ_2 | HRTIM_CHPR_CARFRQ_1)                  
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV128 (HRTIM_CHPR_CARFRQ_2 | HRTIM_CHPR_CARFRQ_1 | HRTIM_CHPR_CARFR
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV144 (HRTIM_CHPR_CARFRQ_3)                                        
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV160 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_0)                  
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV176 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_1)                  
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV192 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_1 | HRTIM_CHPR_CARFR
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV208 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_2)                  
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV224 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_2 | HRTIM_CHPR_CARFR
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV240 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_2 | HRTIM_CHPR_CARFR
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV256 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_2 | HRTIM_CHPR_CARFR
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CHP_DUTYCYCLE CHOPPER MODE DUTY CYCLE
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the duty cycle of the generated high frequency carrier. Duty cycle ca
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_0    0x00000000U                                              /*!< O
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_125  (HRTIM_CHPR_CARDTY_0)                                          
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_250  (HRTIM_CHPR_CARDTY_1)                                          
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_375  (HRTIM_CHPR_CARDTY_1 | HRTIM_CHPR_CARDTY_0)                    
1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_500  (HRTIM_CHPR_CARDTY_2)                                          
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_625  (HRTIM_CHPR_CARDTY_2 | HRTIM_CHPR_CARDTY_0)                    
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_750  (HRTIM_CHPR_CARDTY_2 | HRTIM_CHPR_CARDTY_1)                    
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_875  (HRTIM_CHPR_CARDTY_2 | HRTIM_CHPR_CARDTY_1 | HRTIM_CHPR_CARDTY_
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CHP_PULSEWIDTH CHOPPER MODE PULSE WIDTH
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the pulse width of the first pulse of the generated high frequency ca
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_16   0x00000000U                                                   
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_32   (HRTIM_CHPR_STRPW_0)                                          
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_48   (HRTIM_CHPR_STRPW_1)                                          
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_64   (HRTIM_CHPR_STRPW_1 | HRTIM_CHPR_STRPW_0)                     
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_80   (HRTIM_CHPR_STRPW_2)                                          
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_96   (HRTIM_CHPR_STRPW_2 | HRTIM_CHPR_STRPW_0)                     
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_112  (HRTIM_CHPR_STRPW_2 | HRTIM_CHPR_STRPW_1)                     
1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_128  (HRTIM_CHPR_STRPW_2 | HRTIM_CHPR_STRPW_1 | HRTIM_CHPR_STRPW_0)
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_144  (HRTIM_CHPR_STRPW_3)                                          
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_160  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_0)                     
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_176  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_1)                     
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 213


1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_192  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_1 | HRTIM_CHPR_STRPW_0)
1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_208  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_2)                     
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_224  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_2 | HRTIM_CHPR_STRPW_0)
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_240  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_2 | HRTIM_CHPR_STRPW_1)
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_256  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_2 | HRTIM_CHPR_STRPW_1 
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUTPUTSET_INPUT OUTPUTSET INPUT
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the events that can be selected to configure the set/reset crossbar o
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_NONE                0x00000000U             /*!< Reset the output set cr
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_RESYNC              (HRTIM_SET1R_RESYNC)    /*!< Timer reset event comin
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMPER              (HRTIM_SET1R_PER)       /*!< Timer period event forc
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCMP1             (HRTIM_SET1R_CMP1)      /*!< Timer compare 1 event f
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCMP2             (HRTIM_SET1R_CMP2)      /*!< Timer compare 2 event f
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCMP3             (HRTIM_SET1R_CMP3)      /*!< Timer compare 3 event f
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCMP4             (HRTIM_SET1R_CMP4)      /*!< Timer compare 4 event f
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_MASTERPER           (HRTIM_SET1R_MSTPER)    /*!< The master timer period
1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_MASTERCMP1          (HRTIM_SET1R_MSTCMP1)   /*!< Master Timer compare 1 
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_MASTERCMP2          (HRTIM_SET1R_MSTCMP2)   /*!< Master Timer compare 2 
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_MASTERCMP3          (HRTIM_SET1R_MSTCMP3)   /*!< Master Timer compare 3 
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_MASTERCMP4          (HRTIM_SET1R_MSTCMP4)   /*!< Master Timer compare 4 
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer A */
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1    (HRTIM_SET1R_TIMEVNT1)  /*!< Timer event 1 forces th
1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2    (HRTIM_SET1R_TIMEVNT2)  /*!< Timer event 2 forces th
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV3_TIMFCMP4    (HRTIM_SET1R_TIMEVNT3)  /*!< Timer event 3 forces th
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP2    (HRTIM_SET1R_TIMEVNT4)  /*!< Timer event 4 forces th
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV5_TIMCCMP3    (HRTIM_SET1R_TIMEVNT5)  /*!< Timer event 5 forces th
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP1    (HRTIM_SET1R_TIMEVNT6)  /*!< Timer event 6 forces th
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV7_TIMDCMP2    (HRTIM_SET1R_TIMEVNT7)  /*!< Timer event 7 forces th
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV8_TIMECMP3    (HRTIM_SET1R_TIMEVNT8)  /*!< Timer event 8 forces th
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV9_TIMECMP4    (HRTIM_SET1R_TIMEVNT9)  /*!< Timer event 9 forces th
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer B */
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1    (HRTIM_SET1R_TIMEVNT1)  /*!< Timer event 1 forces th
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2    (HRTIM_SET1R_TIMEVNT2)  /*!< Timer event 2 forces th
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV3_TIMFCMP3    (HRTIM_SET1R_TIMEVNT3)  /*!< Timer event 3 forces th
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP3    (HRTIM_SET1R_TIMEVNT4)  /*!< Timer event 4 forces th
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV5_TIMCCMP4    (HRTIM_SET1R_TIMEVNT5)  /*!< Timer event 5 forces th
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP3    (HRTIM_SET1R_TIMEVNT6)  /*!< Timer event 6 forces th
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV7_TIMDCMP4    (HRTIM_SET1R_TIMEVNT7)  /*!< Timer event 7 forces th
1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV8_TIMECMP1    (HRTIM_SET1R_TIMEVNT8)  /*!< Timer event 8 forces th
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV9_TIMECMP2    (HRTIM_SET1R_TIMEVNT9)  /*!< Timer event 9 forces th
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer C */
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV1_TIMACMP2    (HRTIM_SET1R_TIMEVNT1)  /*!< Timer event 1 forces th
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV2_TIMACMP3    (HRTIM_SET1R_TIMEVNT2)  /*!< Timer event 2 forces th
1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2    (HRTIM_SET1R_TIMEVNT3)  /*!< Timer event 3 forces th
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3    (HRTIM_SET1R_TIMEVNT4)  /*!< Timer event 4 forces th
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2    (HRTIM_SET1R_TIMEVNT5)  /*!< Timer event 5 forces th
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4    (HRTIM_SET1R_TIMEVNT6)  /*!< Timer event 6 forces th
1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV7_TIMFCMP2    (HRTIM_SET1R_TIMEVNT7)  /*!< Timer event 7 forces th
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV8_TIMECMP3    (HRTIM_SET1R_TIMEVNT8)  /*!< Timer event 8 forces th
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV9_TIMECMP4    (HRTIM_SET1R_TIMEVNT9)  /*!< Timer event 9 forces th
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer D */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 214


1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1    (HRTIM_SET1R_TIMEVNT1)  /*!< Timer event 1 forces th
1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4    (HRTIM_SET1R_TIMEVNT2)  /*!< Timer event 2 forces th
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2    (HRTIM_SET1R_TIMEVNT3)  /*!< Timer event 3 forces th
1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4    (HRTIM_SET1R_TIMEVNT4)  /*!< Timer event 4 forces th
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV5_TIMFCMP1    (HRTIM_SET1R_TIMEVNT5)  /*!< Timer event 5 forces th
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV6_TIMFCMP3    (HRTIM_SET1R_TIMEVNT6)  /*!< Timer event 6 forces th
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV7_TIMCCMP4    (HRTIM_SET1R_TIMEVNT7)  /*!< Timer event 7 forces th
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV8_TIMECMP1    (HRTIM_SET1R_TIMEVNT8)  /*!< Timer event 8 forces th
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV9_TIMECMP4    (HRTIM_SET1R_TIMEVNT9)  /*!< Timer event 9 forces th
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer E */
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV1_TIMFCMP3    (HRTIM_SET1R_TIMEVNT1)  /*!< Timer event 1 forces th
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV2_TIMACMP4    (HRTIM_SET1R_TIMEVNT2)  /*!< Timer event 2 forces th
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP3    (HRTIM_SET1R_TIMEVNT3)  /*!< Timer event 3 forces th
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV4_TIMBCMP4    (HRTIM_SET1R_TIMEVNT4)  /*!< Timer event 4 forces th
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV5_TIMCCMP1    (HRTIM_SET1R_TIMEVNT5)  /*!< Timer event 5 forces th
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV6_TIMCCMP2    (HRTIM_SET1R_TIMEVNT6)  /*!< Timer event 6 forces th
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP1    (HRTIM_SET1R_TIMEVNT7)  /*!< Timer event 7 forces th
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV8_TIMDCMP2    (HRTIM_SET1R_TIMEVNT8)  /*!< Timer event 8 forces th
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4    (HRTIM_SET1R_TIMEVNT9)  /*!< Timer event 9 forces th
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer F */
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3    (HRTIM_SET1R_TIMEVNT1)  /*!< Timer event 1 forces th
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1    (HRTIM_SET1R_TIMEVNT2)  /*!< Timer event 2 forces th
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4    (HRTIM_SET1R_TIMEVNT3)  /*!< Timer event 3 forces th
1437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1    (HRTIM_SET1R_TIMEVNT4)  /*!< Timer event 4 forces th
1438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4    (HRTIM_SET1R_TIMEVNT5)  /*!< Timer event 5 forces th
1439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3    (HRTIM_SET1R_TIMEVNT6)  /*!< Timer event 6 forces th
1440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4    (HRTIM_SET1R_TIMEVNT7)  /*!< Timer event 7 forces th
1441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2    (HRTIM_SET1R_TIMEVNT8)  /*!< Timer event 8 forces th
1442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3    (HRTIM_SET1R_TIMEVNT9)  /*!< Timer event 9 forces th
1443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_1               (HRTIM_SET1R_EXTVNT1)   /*!< External event 1 forces
1444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_2               (HRTIM_SET1R_EXTVNT2)   /*!< External event 2 forces
1445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_3               (HRTIM_SET1R_EXTVNT3)   /*!< External event 3 forces
1446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_4               (HRTIM_SET1R_EXTVNT4)   /*!< External event 4 forces
1447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_5               (HRTIM_SET1R_EXTVNT5)   /*!< External event 5 forces
1448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_6               (HRTIM_SET1R_EXTVNT6)   /*!< External event 6 forces
1449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_7               (HRTIM_SET1R_EXTVNT7)   /*!< External event 7 forces
1450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_8               (HRTIM_SET1R_EXTVNT8)   /*!< External event 8 forces
1451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_9               (HRTIM_SET1R_EXTVNT9)   /*!< External event 9 forces
1452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_10              (HRTIM_SET1R_EXTVNT10)  /*!< External event 10 force
1453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_UPDATE              (HRTIM_SET1R_UPDATE)    /*!< Timer register update e
1454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_Output_Reset_Source HRTIM Output Reset Source
1459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the events that can be selected to configure the
1461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *        set crossbar of a timer output
1462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_NONE                0x00000000U             /*!< Reset the output rese
1464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_RESYNC              (HRTIM_RST1R_RESYNC)    /*!< Timer reset event com
1465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMPER              (HRTIM_RST1R_PER)       /*!< Timer period event fo
1466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCMP1             (HRTIM_RST1R_CMP1)      /*!< Timer compare 1 event
1467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCMP2             (HRTIM_RST1R_CMP2)      /*!< Timer compare 2 event
1468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCMP3             (HRTIM_RST1R_CMP3)      /*!< Timer compare 3 event
1469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCMP4             (HRTIM_RST1R_CMP4)      /*!< Timer compare 4 event
1470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_MASTERPER           (HRTIM_RST1R_MSTPER)    /*!< The master timer peri
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 215


1471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_MASTERCMP1          (HRTIM_RST1R_MSTCMP1)   /*!< Master Timer compare 
1472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_MASTERCMP2          (HRTIM_RST1R_MSTCMP2)   /*!< Master Timer compare 
1473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_MASTERCMP3          (HRTIM_RST1R_MSTCMP3)   /*!< Master Timer compare 
1474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_MASTERCMP4          (HRTIM_RST1R_MSTCMP4)   /*!< Master Timer compare 
1475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer A */
1476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1    (HRTIM_RST1R_TIMEVNT1)  /*!< Timer event 1 forces 
1477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2    (HRTIM_RST1R_TIMEVNT2)  /*!< Timer event 2 forces 
1478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV3_TIMFCMP4    (HRTIM_RST1R_TIMEVNT3)  /*!< Timer event 3 forces 
1479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP2    (HRTIM_RST1R_TIMEVNT4)  /*!< Timer event 4 forces 
1480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV5_TIMCCMP3    (HRTIM_RST1R_TIMEVNT5)  /*!< Timer event 5 forces 
1481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP1    (HRTIM_RST1R_TIMEVNT6)  /*!< Timer event 6 forces 
1482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV7_TIMDCMP2    (HRTIM_RST1R_TIMEVNT7)  /*!< Timer event 7 forces 
1483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP3    (HRTIM_RST1R_TIMEVNT8)  /*!< Timer event 8 forces 
1484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV9_TIMECMP4    (HRTIM_RST1R_TIMEVNT9)  /*!< Timer event 9 forces 
1485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer B */
1486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1    (HRTIM_RST1R_TIMEVNT1)  /*!< Timer event 1 forces 
1487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2    (HRTIM_RST1R_TIMEVNT2)  /*!< Timer event 2 forces 
1488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV3_TIMFCMP3    (HRTIM_RST1R_TIMEVNT3)  /*!< Timer event 3 forces 
1489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP3    (HRTIM_RST1R_TIMEVNT4)  /*!< Timer event 4 forces 
1490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV5_TIMCCMP4    (HRTIM_RST1R_TIMEVNT5)  /*!< Timer event 5 forces 
1491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP3    (HRTIM_RST1R_TIMEVNT6)  /*!< Timer event 6 forces 
1492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV7_TIMDCMP4    (HRTIM_RST1R_TIMEVNT7)  /*!< Timer event 7 forces 
1493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP1    (HRTIM_RST1R_TIMEVNT8)  /*!< Timer event 8 forces 
1494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV9_TIMECMP2    (HRTIM_RST1R_TIMEVNT9)  /*!< Timer event 9 forces 
1495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer C */
1496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP2    (HRTIM_RST1R_TIMEVNT1)  /*!< Timer event 1 forces 
1497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP3    (HRTIM_RST1R_TIMEVNT2)  /*!< Timer event 2 forces 
1498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2    (HRTIM_RST1R_TIMEVNT3)  /*!< Timer event 3 forces 
1499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3    (HRTIM_RST1R_TIMEVNT4)  /*!< Timer event 4 forces 
1500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2    (HRTIM_RST1R_TIMEVNT5)  /*!< Timer event 5 forces 
1501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4    (HRTIM_RST1R_TIMEVNT6)  /*!< Timer event 6 forces 
1502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV7_TIMFCMP2    (HRTIM_RST1R_TIMEVNT7)  /*!< Timer event 7 forces 
1503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP3    (HRTIM_RST1R_TIMEVNT8)  /*!< Timer event 8 forces 
1504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV9_TIMECMP4    (HRTIM_RST1R_TIMEVNT9)  /*!< Timer event 9 forces 
1505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer D */
1506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1    (HRTIM_RST1R_TIMEVNT1)  /*!< Timer event 1 forces 
1507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4    (HRTIM_RST1R_TIMEVNT2)  /*!< Timer event 2 forces 
1508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2    (HRTIM_RST1R_TIMEVNT3)  /*!< Timer event 3 forces 
1509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4    (HRTIM_RST1R_TIMEVNT4)  /*!< Timer event 4 forces 
1510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV5_TIMFCMP1    (HRTIM_RST1R_TIMEVNT5)  /*!< Timer event 5 forces 
1511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV6_TIMFCMP3    (HRTIM_RST1R_TIMEVNT6)  /*!< Timer event 6 forces 
1512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV7_TIMCCMP4    (HRTIM_RST1R_TIMEVNT7)  /*!< Timer event 7 forces 
1513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV8_TIMECMP1    (HRTIM_RST1R_TIMEVNT8)  /*!< Timer event 8 forces 
1514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV9_TIMECMP4    (HRTIM_RST1R_TIMEVNT9)  /*!< Timer event 9 forces 
1515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer E */
1516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV1_TIMFCMP3    (HRTIM_RST1R_TIMEVNT1)  /*!< Timer event 1 forces 
1517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV2_TIMACMP4    (HRTIM_RST1R_TIMEVNT2)  /*!< Timer event 2 forces 
1518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP3    (HRTIM_RST1R_TIMEVNT3)  /*!< Timer event 3 forces 
1519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV4_TIMBCMP4    (HRTIM_RST1R_TIMEVNT4)  /*!< Timer event 4 forces 
1520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV5_TIMCCMP1    (HRTIM_RST1R_TIMEVNT5)  /*!< Timer event 5 forces 
1521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV6_TIMCCMP2    (HRTIM_RST1R_TIMEVNT6)  /*!< Timer event 6 forces 
1522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP1    (HRTIM_RST1R_TIMEVNT7)  /*!< Timer event 7 forces 
1523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV8_TIMDCMP2    (HRTIM_RST1R_TIMEVNT8)  /*!< Timer event 8 forces 
1524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4    (HRTIM_RST1R_TIMEVNT9)  /*!< Timer event 9 forces 
1525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer F */
1526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3    (HRTIM_RST1R_TIMEVNT1)  /*!< Timer event 1 forces 
1527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1    (HRTIM_RST1R_TIMEVNT2)  /*!< Timer event 2 forces 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 216


1528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4    (HRTIM_RST1R_TIMEVNT3)  /*!< Timer event 3 forces 
1529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1    (HRTIM_RST1R_TIMEVNT4)  /*!< Timer event 4 forces 
1530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4    (HRTIM_RST1R_TIMEVNT5)  /*!< Timer event 5 forces 
1531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3    (HRTIM_RST1R_TIMEVNT6)  /*!< Timer event 6 forces 
1532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4    (HRTIM_RST1R_TIMEVNT7)  /*!< Timer event 7 forces 
1533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2    (HRTIM_RST1R_TIMEVNT8)  /*!< Timer event 8 forces 
1534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3    (HRTIM_RST1R_TIMEVNT9)  /*!< Timer event 9 forces 
1535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_1               (HRTIM_RST1R_EXTVNT1)   /*!< External event 1 forc
1536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_2               (HRTIM_RST1R_EXTVNT2)   /*!< External event 2 forc
1537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_3               (HRTIM_RST1R_EXTVNT3)   /*!< External event 3 forc
1538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_4               (HRTIM_RST1R_EXTVNT4)   /*!< External event 4 forc
1539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_5               (HRTIM_RST1R_EXTVNT5)   /*!< External event 5 forc
1540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_6               (HRTIM_RST1R_EXTVNT6)   /*!< External event 6 forc
1541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_7               (HRTIM_RST1R_EXTVNT7)   /*!< External event 7 forc
1542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_8               (HRTIM_RST1R_EXTVNT8)   /*!< External event 8 forc
1543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_9               (HRTIM_RST1R_EXTVNT9)   /*!< External event 9 forc
1544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_10              (HRTIM_RST1R_EXTVNT10)  /*!< External event 10 for
1545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_UPDATE              (HRTIM_RST1R_UPDATE)    /*!< Timer register update
1546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_POLARITY OUPUT_POLARITY
1551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the polarity of a timer output.
1553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_POSITIVE_POLARITY    0x00000000U             /*!< Output is acitve HIGH */
1555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_NEGATIVE_POLARITY    (HRTIM_OUTR_POL1)       /*!< Output is active LOW */
1556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_IDLEMODE OUTPUT IDLE MODE
1561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether or not the timer output transition to its IDLE state when bur
1563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_NO_IDLE             0x00000000U            /*!< The output is not affected by 
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_IDLE_WHEN_BURST     (HRTIM_OUTR_IDLM1)     /*!< The output is in idle state wh
1566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_INTLVD_MODE INTLVD MODE
1571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the interleaved mode of an HRTIM Timer instance.
1573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_INTERLEAVED_MODE_DISABLED   0x000U              /*!< HRTIM interleaved Mode is dis
1575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_INTERLEAVED_MODE_DUAL       HRTIM_MCR_HALF      /*!< HRTIM interleaved Mode is Dua
1576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_INTERLEAVED_MODE_TRIPLE     HRTIM_MCR_INTLVD_0  /*!< HRTIM interleaved Mode is Tri
1577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_INTERLEAVED_MODE_QUAD       HRTIM_MCR_INTLVD_1  /*!< HRTIM interleaved Mode is Qua
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_HALF_MODE HALF MODE
1582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the half mode of an HRTIM Timer instance.
1584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 217


1585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_HALF_MODE_DISABLED          0x000U              /*!< HRTIM Half Mode is disabled *
1586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_HALF_MODE_ENABLE            HRTIM_MCR_HALF      /*!< HRTIM Half Mode is Half */
1587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_IDLELEVEL OUTPUT IDLE LEVEL
1592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the output level when output is in IDLE state
1594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_IDLELEVEL_INACTIVE   0x00000000U           /*!< Output at inactive level when 
1596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_IDLELEVEL_ACTIVE     (HRTIM_OUTR_IDLES1)   /*!< Output at active level when in
1597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_FAULTSTATE OUTPUT FAULT STATE
1602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the output level when output is in FAULT state.
1604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_FAULTSTATE_NO_ACTION 0x00000000U                      /*!< The output is not a
1606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_FAULTSTATE_ACTIVE    (HRTIM_OUTR_FAULT1_0)                        /*!< Output 
1607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_FAULTSTATE_INACTIVE  (HRTIM_OUTR_FAULT1_1)                        /*!< Output 
1608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_FAULTSTATE_HIGHZ     (HRTIM_OUTR_FAULT1_1 | HRTIM_OUTR_FAULT1_0)  /*!< Output 
1609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_CHOPPERMODE OUTPUT CHOPPER MODE
1614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether or not chopper mode is enabled for a timer output.
1616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_CHOPPERMODE_DISABLED   0x00000000U             /*!< Output signal is not alter
1618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_CHOPPERMODE_ENABLED    (HRTIM_OUTR_CHP1)       /*!< Output signal is chopped b
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_BM_ENTRYMODE OUTPUT BURST MODE ENTRY MODE
1624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the idle state entry mode during a burst mode operation. It is possib
1626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** during a programmable period before the output takes its idle state.
1627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_BM_ENTRYMODE_REGULAR   0x00000000U            /*!< The programmed Idle state i
1629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_BM_ENTRYMODE_DELAYED   (HRTIM_OUTR_DIDL1)     /*!< Deadtime is inserted on out
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_LEVEL OUTPUT LEVEL
1634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the level of a timer output.
1636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_LEVEL_INACTIVE   0x00000000U            /*!< Corresponds to a logic level 0 fo
1638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_LEVEL_ACTIVE     ((uint32_t)0x00000001) /*!< Corresponds to a logic level 1 fo
1639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 218


1642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_SRC EXTERNAL EVENT SOURCE
1644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining available sources associated to external events.
1646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV1SRC_GPIO        0x00000000U                                   /*!< External ev
1648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV2SRC_GPIO        0x00000000U                                   /*!< External ev
1649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV3SRC_GPIO        0x00000000U                                   /*!< External ev
1650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV4SRC_GPIO        0x00000000U                                   /*!< External ev
1651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV5SRC_GPIO        0x00000000U                                   /*!< External ev
1652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV6SRC_GPIO        0x00000000U                                   /*!< External ev
1653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV7SRC_GPIO        0x00000000U                                   /*!< External ev
1654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV8SRC_GPIO        0x00000000U                                   /*!< External ev
1655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV9SRC_GPIO        0x00000000U                                   /*!< External ev
1656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV10SRC_GPIO       0x00000000U                                   /*!< External ev
1657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV1SRC_COMP2_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV2SRC_COMP4_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV3SRC_COMP6_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV4SRC_COMP1_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV5SRC_COMP3_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV6SRC_COMP2_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV7SRC_COMP4_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV8SRC_COMP6_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV9SRC_COMP5_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV10SRC_COMP7_OUT  (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV1SRC_TIM1_TRGO   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV2SRC_TIM2_TRGO   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV3SRC_TIM3_TRGO   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV4SRC_COMP5_OUT   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV5SRC_COMP7_OUT   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV6SRC_COMP1_OUT   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV7SRC_TIM7_TRGO   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV8SRC_COMP3_OUT   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV9SRC_TIM15_TRGO  (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV10SRC_TIM6_TRGO  (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV1SRC_ADC1_AWD1   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV2SRC_ADC1_AWD2   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV3SRC_ADC1_AWD3   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV4SRC_ADC2_AWD1   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV5SRC_ADC2_AWD2   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV6SRC_ADC2_AWD3   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV7SRC_ADC3_AWD1   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV8SRC_ADC4_AWD1   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV9SRC_COMP4_OUT   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV10SRC_ADC5_AWD1  (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_POLARITY EXTERNAL EVENT POLARITY
1691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the polarity of an external event.
1693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_POLARITY_HIGH    0x00000000U             /*!< External event is active high */
1695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_POLARITY_LOW     (HRTIM_EECR1_EE1POL)    /*!< External event is active low */
1696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 219


1699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_SENSITIVITY EXTERNAL EVENT SENSITIVITY
1701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the sensitivity (level-sensitive or edge-sensitive) of an external ev
1703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_SENSITIVITY_LEVEL          0x00000000U                        /*!< External eve
1705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_SENSITIVITY_RISINGEDGE     (HRTIM_EECR1_EE1SNS_0)                         /*!< 
1706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_SENSITIVITY_FALLINGEDGE    (HRTIM_EECR1_EE1SNS_1)                         /*!< 
1707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_SENSITIVITY_BOTHEDGES      (HRTIM_EECR1_EE1SNS_1 | HRTIM_EECR1_EE1SNS_0)  /*!< 
1708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_FASTMODE EXTERNAL EVENT FAST MODE
1713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether or not an external event is programmed in fast mode.
1715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FASTMODE_DISABLE         0x00000000U              /*!< External Event is re-syn
1717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FASTMODE_ENABLE          (HRTIM_EECR1_EE1FAST)    /*!< External Event is acting
1718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_FILTER EXTERNAL EVENT DIGITAL FILTER
1723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the frequency used to sample an external event input (fSAMPLING) and 
1725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_NONE      0x00000000U                                                   
1727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_1         (HRTIM_EECR3_EE6F_0)                                          
1728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_2         (HRTIM_EECR3_EE6F_1)                                          
1729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_3         (HRTIM_EECR3_EE6F_1 | HRTIM_EECR3_EE6F_0)                     
1730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_4         (HRTIM_EECR3_EE6F_2)                                          
1731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_5         (HRTIM_EECR3_EE6F_2 | HRTIM_EECR3_EE6F_0)                     
1732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_6         (HRTIM_EECR3_EE6F_2 | HRTIM_EECR3_EE6F_1)                     
1733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_7         (HRTIM_EECR3_EE6F_2 | HRTIM_EECR3_EE6F_1 | HRTIM_EECR3_EE6F_0)
1734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_8         (HRTIM_EECR3_EE6F_3)                                          
1735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_9         (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_0)                     
1736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_10        (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_1)                     
1737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_11        (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_1 | HRTIM_EECR3_EE6F_0)
1738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_12        (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_2)                     
1739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_13        (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_2  | HRTIM_EECR3_EE6F_0
1740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_14        (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_2  | HRTIM_EECR3_EE6F_1
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_15        (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_2  | HRTIM_EECR3_EE6F_1
1742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_PRESCALER EXTERNAL EVENT PRESCALER
1747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining division ratio between the timer clock frequency (fHRTIM) and the ext
1749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_PRESCALER_DIV1    0x00000000U                     /*!< fEEVS = fHRTIM */
1751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_PRESCALER_DIV2    (HRTIM_EECR3_EEVSD_0)                       /*!< fEEVS = fHRT
1752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_PRESCALER_DIV4    (HRTIM_EECR3_EEVSD_1)                       /*!< fEEVS = fHRT
1753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_PRESCALER_DIV8    (HRTIM_EECR3_EEVSD_1 | HRTIM_EECR3_EEVSD_0) /*!< fEEVS = fHRT
1754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 220


1756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_COUNTER EXTERNAL EVENT A or B COUNTER
1759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the external event counter.
1761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_COUNTER_A    ((uint32_t)0U)                     /*!< External Event A Counte
1763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_COUNTER_B    ((uint32_t)16U)                    /*!< External Event B Counte
1764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_COUNTERRSTMODE EXTERNAL EVENT A or B RESET MODE
1769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the external event reset mode.
1771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_COUNTERRSTMODE_UNCONDITIONAL   ((uint32_t)0U)                     /*!< Exter
1773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_COUNTERRSTMODE_CONDITIONAL     ((uint32_t)HRTIM_EEFR3_EEVARSTM)   /*!< Exter
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FLT_SRC FAULT SOURCE
1779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether a faults is be triggered by any external or internal fault so
1781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_SRC_DIGITALINPUT         0x00000000U                /*!< Fault input is FLT in
1783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_SRC_INTERNAL             HRTIM_FLTINR1_FLT1SRC_0    /*!< Fault input is FLT_In
1784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_SRC_EEVINPUT             HRTIM_FLTINR2_FLT1SRC_1    /*!< Fault input is extern
1785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FLT_POLARITY FAULT POLARITY
1790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the polarity of a fault event.
1792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_POLARITY_LOW     0x00000000U                /*!< Fault input is active low */
1794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_POLARITY_HIGH    (HRTIM_FLTINR1_FLT1P)      /*!< Fault input is active high */
1795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FLT_FILTER FAULT DIGITAL FILTER
1800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the frequency used to sample the fault input (fSAMPLING) and the leng
1802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_NONE      0x00000000U                                                  
1804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_1         (HRTIM_FLTINR1_FLT1F_0)                                      
1805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_2         (HRTIM_FLTINR1_FLT1F_1)                                      
1806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_3         (HRTIM_FLTINR1_FLT1F_1 | HRTIM_FLTINR1_FLT1F_0)              
1807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_4         (HRTIM_FLTINR1_FLT1F_2)                                      
1808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_5         (HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR1_FLT1F_0)              
1809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_6         (HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR1_FLT1F_1)              
1810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_7         (HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR1_FLT1F_1 | HRTIM_FLTINR
1811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_8         (HRTIM_FLTINR1_FLT1F_3)                                      
1812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_9         (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_0)              
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 221


1813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_10        (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_1)              
1814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_11        (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_1 | HRTIM_FLTINR
1815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_12        (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_2)              
1816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_13        (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR
1817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_14        (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR
1818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_15        (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR
1819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FLT_PRESCALER BURST FAULT PRESCALER
1824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the division ratio between the timer clock frequency (fHRTIM) and the
1826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_PRESCALER_DIV1    0x00000000U                                     /*!< fFLTS =
1828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_PRESCALER_DIV2    (HRTIM_FLTINR2_FLTSD_0)                         /*!< fFLTS =
1829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_PRESCALER_DIV4    (HRTIM_FLTINR2_FLTSD_1)                         /*!< fFLTS =
1830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_PRESCALER_DIV8    (HRTIM_FLTINR2_FLTSD_1 | HRTIM_FLTINR2_FLTSD_0) /*!< fFLTS =
1831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FLT_BLKS FAULT BLANKING Source
1836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the Blanking Source of a fault event.
1838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_BLANKING_RSTALIGNED            0x00000000U                /*!< Fault blanking 
1840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_BLANKING_MOVING                (HRTIM_FLTINR3_FLT1BLKS)   /*!< Fault blanking 
1841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FLT_RSTM FAULT Counter RESET Mode
1846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the Counter RESet Mode of a fault event.
1848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_COUNTERRST_UNCONDITIONAL    0x00000000U                    /*!< Fault counter 
1850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_COUNTERRST_CONDITIONAL      (HRTIM_FLTINR3_FLT1RSTM)       /*!< Fault counter 
1851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** period. */
1852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BM_MODE BURST MODE OPERATING MODE
1857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining if the burst mode is entered once or if it is continuously operating.
1859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_MODE_SINGLESHOT  0x00000000U            /*!< Burst mode operates in single shot
1861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_MODE_CONTINOUS   (HRTIM_BMCR_BMOM)      /*!< Burst mode operates in continuous 
1862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BM_CLKSRC BURST MODE CLOCK SOURCE
1867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the clock source for the burst mode counter.
1869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 222


1870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_MASTER     0x00000000U                                         /*!< Mast
1871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIMER_A    (HRTIM_BMCR_BMCLK_0)                                         
1872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIMER_B    (HRTIM_BMCR_BMCLK_1)                                         
1873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIMER_C    (HRTIM_BMCR_BMCLK_1 | HRTIM_BMCR_BMCLK_0)                    
1874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIMER_D    (HRTIM_BMCR_BMCLK_2)                                         
1875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIMER_E    (HRTIM_BMCR_BMCLK_2 | HRTIM_BMCR_BMCLK_0)                    
1876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIMER_F    (HRTIM_BMCR_BMCLK_3 | HRTIM_BMCR_BMCLK_1 | HRTIM_BMCR_BMCLK_0
1877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIM16_OC   (HRTIM_BMCR_BMCLK_2 | HRTIM_BMCR_BMCLK_1)                    
1878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIM17_OC   (HRTIM_BMCR_BMCLK_2 | HRTIM_BMCR_BMCLK_1 | HRTIM_BMCR_BMCLK_0
1879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIM7_TRGO  (HRTIM_BMCR_BMCLK_3)                                         
1880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_FHRTIM     (HRTIM_BMCR_BMCLK_3 | HRTIM_BMCR_BMCLK_1)                    
1881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BM_PRESCALER BURST MODE PRESCALER
1886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the prescaling ratio of the fHRTIM clock for the burst mode controlle
1888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV1     0x00000000U                                                 
1890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV2     (HRTIM_BMCR_BMPRSC_0)                                       
1891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV4     (HRTIM_BMCR_BMPRSC_1)                                       
1892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV8     (HRTIM_BMCR_BMPRSC_1 | HRTIM_BMCR_BMPRSC_0)                 
1893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV16    (HRTIM_BMCR_BMPRSC_2)                                       
1894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV32    (HRTIM_BMCR_BMPRSC_2 | HRTIM_BMCR_BMPRSC_0)                 
1895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV64    (HRTIM_BMCR_BMPRSC_2 | HRTIM_BMCR_BMPRSC_1)                 
1896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV128   (HRTIM_BMCR_BMPRSC_2 | HRTIM_BMCR_BMPRSC_1 | HRTIM_BMCR_BMPR
1897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV256   (HRTIM_BMCR_BMPRSC_3)                                       
1898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV512   (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_0)                 
1899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV1024  (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_1)                 
1900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV2048  (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_1 | HRTIM_BMCR_BMPR
1901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV4096  (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_2)                 
1902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV8192  (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_2 | HRTIM_BMCR_BMPR
1903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV16384 (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_2 | HRTIM_BMCR_BMPR
1904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV32768 (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_2 | HRTIM_BMCR_BMPR
1905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BM_TRIG HRTIM BURST MODE TRIGGER
1910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the events that can be used to trig the burst mode operation.
1912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_NONE               0x00000000U             /*!<  No trigger */
1914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_MASTER_RESET       (HRTIM_BMTRGR_MSTRST)   /*!<  Master timer reset event 
1915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_MASTER_REPETITION  (HRTIM_BMTRGR_MSTREP)   /*!<  Master timer repetition e
1916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_MASTER_CMP1        (HRTIM_BMTRGR_MSTCMP1)  /*!<  Master timer compare 1 ev
1917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_MASTER_CMP2        (HRTIM_BMTRGR_MSTCMP2)  /*!<  Master timer compare 2 ev
1918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_MASTER_CMP3        (HRTIM_BMTRGR_MSTCMP3)  /*!<  Master timer compare 3 ev
1919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_MASTER_CMP4        (HRTIM_BMTRGR_MSTCMP4)  /*!<  Master timer compare 4 ev
1920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMA_RESET         (HRTIM_BMTRGR_TARST)    /*!< Timer A reset event is sta
1921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMA_REPETITION    (HRTIM_BMTRGR_TAREP)    /*!< Timer A repetition event i
1922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMA_CMP1          (HRTIM_BMTRGR_TACMP1)   /*!< Timer A compare 1 event is
1923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMA_CMP2          (HRTIM_BMTRGR_TACMP2)   /*!< Timer A compare 2 event is
1924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMB_RESET         (HRTIM_BMTRGR_TBRST)    /*!< Timer B reset event is sta
1925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMB_REPETITION    (HRTIM_BMTRGR_TBREP)    /*!< Timer B repetition event i
1926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMB_CMP1          (HRTIM_BMTRGR_TBCMP1)   /*!< Timer B compare 1 event is
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 223


1927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMB_CMP2          (HRTIM_BMTRGR_TBCMP2)   /*!< Timer B compare 2 event is
1928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMC_RESET         (HRTIM_BMTRGR_TCRST)    /*!< Timer C resetevent is star
1929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMC_REPETITION    (HRTIM_BMTRGR_TCREP)    /*!< Timer C repetition event i
1930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMC_CMP1          (HRTIM_BMTRGR_TCCMP1)   /*!< Timer C compare 1 event is
1931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMC_CMP2          (HRTIM_BMTRGR_TCCMP2)   /*!< Timer C compare 2 event is
1932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMD_RESET         (HRTIM_BMTRGR_TDRST)    /*!< Timer D reset event is sta
1933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMD_REPETITION    (HRTIM_BMTRGR_TDREP)    /*!< Timer D repetition event i
1934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMD_CMP1          (HRTIM_BMTRGR_TDCMP1)   /*!< Timer D compare 1 event is
1935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMD_CMP2          (HRTIM_BMTRGR_TDCMP2)   /*!< Timer D compare 2 event is
1936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIME_RESET         (HRTIM_BMTRGR_TERST)    /*!< Timer E reset event is sta
1937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIME_REPETITION    (HRTIM_BMTRGR_TEREP)    /*!< Timer E repetition event i
1938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIME_CMP1          (HRTIM_BMTRGR_TECMP1)   /*!< Timer E compare 1 event is
1939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIME_CMP2          (HRTIM_BMTRGR_TECMP2)   /*!< Timer E compare 2 event is
1940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMF_RESET         (HRTIM_BMTRGR_TFRST)    /*!< Timer F reset event is sta
1941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMF_REPETITION    (HRTIM_BMTRGR_TFREP)    /*!< Timer F repetition event i
1942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMF_CMP1          (HRTIM_BMTRGR_TFCMP1)   /*!< Timer F compare 1 event is
1943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMF_CMP2          (HRTIM_BMTRGR_TFCMP2)   /*!< Timer F compare 2 event is
1944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMA_EVENT7        (HRTIM_BMTRGR_TAEEV7)   /*!< Timer A period following a
1945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMD_EVENT8        (HRTIM_BMTRGR_TDEEV8)   /*!< Timer D period following a
1946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_EVENT_7            (HRTIM_BMTRGR_EEV7)     /*!< External event 7 condition
1947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_EVENT_8            (HRTIM_BMTRGR_EEV8)     /*!< External event 8 condition
1948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_EVENT_ONCHIP       (HRTIM_BMTRGR_OCHPEV)   /*!< A rising edge on an on-chi
1949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BM_STATUS HRTIM BURST MODE STATUS
1954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the operating state of the burst mode controller.
1956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_STATUS_NORMAL             0x00000000U           /*!< Normal operation */
1958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_STATUS_BURST_ONGOING      HRTIM_BMCR_BMSTAT     /*!< Burst operation on-going *
1959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_COUNTER_MODE Counter Mode
1964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the Counter Up Down Mode.
1966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COUNTING_MODE_UP                    0x00000000U           /*!< counter is operatin
1968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COUNTING_MODE_UP_DOWN               HRTIM_TIMCR2_UDM      /*!< counter is operatin
1969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_COUNTER_Roll-Over counter Mode
1974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the Roll-Over counter Mode.
1976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ROLLOVER_MODE_PER            2U                        /*!< Event generated when c
1978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ROLLOVER_MODE_RST            1U                        /*!< Event generated when c
1979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ROLLOVER_MODE_BOTH           0U                        /*!< Event generated when c
1980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 224


1984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_Timer_TrigHalf_Mode HRTIM Timer Triggered-Half Mode
1985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining how the timer counter operates.
1987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TRIGHALF_DISABLED        0x00000000U            /*!< Timer Compare 2 register is b
1989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TRIGHALF_ENABLED         HRTIM_TIMCR2_TRGHLF    /*!< Timer Compare 2 register is b
1990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_COUNTER_Compare Greater than compare PWM Mode
1995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the greater than compare 1 or 3 PWM Mode.
1997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_GTCMP1_EQUAL             0x00000000U            /*!< event is generated when count
1999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_GTCMP1_GREATER           HRTIM_TIMCR2_GTCMP1    /*!< event is generated when count
2000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_GTCMP3_EQUAL             0x00000000U            /*!< event is generated when count
2001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_GTCMP3_GREATER           HRTIM_TIMCR2_GTCMP3    /*!< event is generated when count
2002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_COUNTER_DCDE Enabling the Dual Channel DAC Triggering
2007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants enabling the Dual Channel DAC Reset trigger mechanism.
2009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DCDE_DISABLED      0x00000000U              /*!<  Dual Channel DAC trigger is gene
2011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DCDE_ENABLED       HRTIM_TIMCR2_DCDE        /*!<  Dual Channel DAC trigger is gene
2012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_COUNTER_DCDR Dual Channel DAC Reset Trigger
2017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the Dual Channel DAC Reset trigger.
2019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DCDR_COUNTER       0x00000000U              /*!< Dual Channel DAC trigger is gener
2021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DCDR_OUT1SET       HRTIM_TIMCR2_DCDR        /*!< Dual Channel DAC trigger is gener
2022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_COUNTER_DCDS Dual Channel DAC Step trigger
2027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the Dual Channel DAC Step trigger.
2029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DCDS_CMP2          0x00000000U              /*!< trigger is generated on compare 2
2031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DCDS_OUT1RST       HRTIM_TIMCR2_DCDS        /*!< trigger is generated on output 1 
2032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Exported macro ------------------------------------------------------------*/
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 225


2041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_Exported_Macros HRTIM Exported Macros
2042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EM_WRITE_READ Common Write and read registers Macros
2046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Write a value in HRTIM register
2051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __INSTANCE__ HRTIM Instance
2052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __REG__ Register to be written
2053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __VALUE__ Value to be written in the register
2054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VAL
2057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Read a value in HRTIM register
2060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __INSTANCE__ HRTIM Instance
2061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __REG__ Register to be read
2062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Register value
2063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
2065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EM_Exported_Macros Exported_Macros
2070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  HELPER macro returning the output state from output enable/disable status
2074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __OUTPUT_STATUS_EN__ output enable status
2075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __OUTPUT_STATUS_DIS__ output Disable status
2076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Returned value can be one of the following values:
2077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUTSTATE_IDLE
2078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUTSTATE_RUN
2079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUTSTATE_FAULT
2080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define __LL_HRTIM_GET_OUTPUT_STATE(__OUTPUT_STATUS_EN__, __OUTPUT_STATUS_DIS__)\
2082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   (((__OUTPUT_STATUS_EN__) == 1) ?  LL_HRTIM_OUTPUTSTATE_RUN :\
2083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****    ((__OUTPUT_STATUS_DIS__) == 0) ? LL_HRTIM_OUTPUTSTATE_IDLE : LL_HRTIM_OUTPUTSTATE_FAULT)
2084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Exported functions --------------------------------------------------------*/
2093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_Exported_Functions HRTIM Exported Functions
2094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EF_HRTIM_Control HRTIM_Control
2097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 226


2098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Select the HRTIM synchronization input source.
2102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note This function must not be called when  the concerned timer(s) is (are) enabled .
2103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCIN        LL_HRTIM_SetSyncInSrc
2104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  SyncInSrc This parameter can be one of the following values:
2106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCIN_SRC_NONE
2107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCIN_SRC_TIM_EVENT
2108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCIN_SRC_EXTERNAL_EVENT
2109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SetSyncInSrc(HRTIM_TypeDef *HRTIMx, uint32_t SyncInSrc)
2112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sMasterRegs.MCR, HRTIM_MCR_SYNC_IN, SyncInSrc);
2114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get actual HRTIM synchronization input source.
2118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCIN        LL_HRTIM_SetSyncInSrc
2119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval SyncInSrc Returned value can be one of the following values:
2121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCIN_SRC_NONE
2122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCIN_SRC_TIM_EVENT
2123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCIN_SRC_EXTERNAL_EVENT
2124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_GetSyncInSrc(HRTIM_TypeDef *HRTIMx)
2126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(HRTIMx->sMasterRegs.MCR, HRTIM_MCR_SYNC_IN));
2128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Configure the HRTIM synchronization output.
2132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCSRC      LL_HRTIM_ConfigSyncOut\n
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MCR          SYNCOUT      LL_HRTIM_ConfigSyncOut
2134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Config This parameter can be one of the following values:
2136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_DISABLED
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_POSITIVE_PULSE
2138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_NEGATIVE_PULSE
2139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Src This parameter can be one of the following values:
2140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_MASTER_START
2141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_MASTER_CMP1
2142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_TIMA_START
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_TIMA_CMP1
2144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_ConfigSyncOut(HRTIM_TypeDef *HRTIMx, uint32_t Config, uint32_t Src)
2147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sMasterRegs.MCR, (HRTIM_MCR_SYNC_OUT | HRTIM_MCR_SYNC_SRC), (Config | Src));
2149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the routing and conditioning of the synchronization output event.
2153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCOUT      LL_HRTIM_SetSyncOutConfig
2154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note This function can be called only when the master timer is enabled.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 227


2155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  SyncOutConfig This parameter can be one of the following values:
2157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_DISABLED
2158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_POSITIVE_PULSE
2159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_NEGATIVE_PULSE
2160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SetSyncOutConfig(HRTIM_TypeDef *HRTIMx, uint32_t SyncOutConfig)
2163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sMasterRegs.MCR, HRTIM_MCR_SYNC_OUT, SyncOutConfig);
2165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get actual routing and conditioning of the synchronization output event.
2169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCOUT      LL_HRTIM_GetSyncOutConfig
2170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval SyncOutConfig Returned value can be one of the following values:
2172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_DISABLED
2173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_POSITIVE_PULSE
2174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_NEGATIVE_PULSE
2175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_GetSyncOutConfig(HRTIM_TypeDef *HRTIMx)
2177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(HRTIMx->sMasterRegs.MCR, HRTIM_MCR_SYNC_OUT));
2179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the source and event to be sent on the HRTIM synchronization output.
2183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCSRC      LL_HRTIM_SetSyncOutSrc
2184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  SyncOutSrc This parameter can be one of the following values:
2186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_MASTER_START
2187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_MASTER_CMP1
2188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_TIMA_START
2189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_TIMA_CMP1
2190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SetSyncOutSrc(HRTIM_TypeDef *HRTIMx, uint32_t SyncOutSrc)
2193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sMasterRegs.MCR, HRTIM_MCR_SYNC_SRC, SyncOutSrc);
2195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get actual  source and event sent on the HRTIM synchronization output.
2199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCSRC      LL_HRTIM_GetSyncOutSrc
2200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval SyncOutSrc Returned value can be one of the following values:
2202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_MASTER_START
2203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_MASTER_CMP1
2204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_TIMA_START
2205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_TIMA_CMP1
2206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_GetSyncOutSrc(HRTIM_TypeDef *HRTIMx)
2208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(HRTIMx->sMasterRegs.MCR, HRTIM_MCR_SYNC_SRC));
2210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 228


2212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable (temporarily) update event generation.
2214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR1          MUDIS         LL_HRTIM_SuspendUpdate\n
2215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TAUDIS        LL_HRTIM_SuspendUpdate\n
2216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TBUDIS        LL_HRTIM_SuspendUpdate\n
2217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TCUDIS        LL_HRTIM_SuspendUpdate\n
2218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TDUDIS        LL_HRTIM_SuspendUpdate\n
2219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TEUDIS        LL_HRTIM_SuspendUpdate\n
2220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TFUDIS        LL_HRTIM_SuspendUpdate
2221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note Allow to temporarily disable the transfer from preload to active
2222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *      registers, whatever the selected update event. This allows to modify
2223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *      several registers in multiple timers.
2224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timers This parameter can be a combination of the following values:
2226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SuspendUpdate(HRTIM_TypeDef *HRTIMx, uint32_t Timers)
2236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   /* clear register before applying the new value */
2238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(HRTIMx->sCommonRegs.CR1, ((LL_HRTIM_TIMER_ALL >> HRTIM_MCR_MCEN_Pos) & HRTIM_CR1_UDIS_M
2239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.CR1, ((Timers >> HRTIM_MCR_MCEN_Pos) & HRTIM_CR1_UDIS_MASK));
2240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable update event generation.
2244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR1          MUDIS         LL_HRTIM_ResumeUpdate\n
2245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TAUDIS        LL_HRTIM_ResumeUpdate\n
2246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TBUDIS        LL_HRTIM_ResumeUpdate\n
2247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TCUDIS        LL_HRTIM_ResumeUpdate\n
2248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TDUDIS        LL_HRTIM_ResumeUpdate\n
2249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TEUDIS        LL_HRTIM_ResumeUpdate\n
2250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TFUDIS        LL_HRTIM_ResumeUpdate
2251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note The regular update event takes place.
2252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timers This parameter can be a combination of the following values:
2254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
2255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_ResumeUpdate(HRTIM_TypeDef *HRTIMx, uint32_t Timers)
2264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(HRTIMx->sCommonRegs.CR1, ((Timers >> HRTIM_MCR_MCEN_Pos) & HRTIM_CR1_UDIS_MASK));
2266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 229


2269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Force an immediate transfer from the preload to the active register .
2270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR2          MSWU          LL_HRTIM_ForceUpdate\n
2271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TASWU         LL_HRTIM_ForceUpdate\n
2272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TBSWU         LL_HRTIM_ForceUpdate\n
2273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TCSWU         LL_HRTIM_ForceUpdate\n
2274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TDSWU         LL_HRTIM_ForceUpdate\n
2275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TESWU         LL_HRTIM_ForceUpdate\n
2276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TFSWU         LL_HRTIM_ForceUpdate
2277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note Any pending update request is cancelled.
2278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timers This parameter can be a combination of the following values:
2280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
2281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_ForceUpdate(HRTIM_TypeDef *HRTIMx, uint32_t Timers)
2290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.CR2, ((Timers >> HRTIM_MCR_MCEN_Pos) & HRTIM_CR2_SWUPD_MASK));
2292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Reset the HRTIM timer(s) counter.
2296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR2          MRST          LL_HRTIM_CounterReset\n
2297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TARST         LL_HRTIM_CounterReset\n
2298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TBRST         LL_HRTIM_CounterReset\n
2299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TCRST         LL_HRTIM_CounterReset\n
2300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TDRST         LL_HRTIM_CounterReset\n
2301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TERST         LL_HRTIM_CounterReset\n
2302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TFRST         LL_HRTIM_CounterReset
2303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timers This parameter can be a combination of the following values:
2305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
2306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_CounterReset(HRTIM_TypeDef *HRTIMx, uint32_t Timers)
2315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.CR2, (((Timers >> HRTIM_MCR_MCEN_Pos) << HRTIM_CR2_MRST_Pos) & HRTIM_
2317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  enable the swap of the Timer Output.
2321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   the HRTIM_SETA1R and HRTIM_RSTA1R are coding for the output A2,
2322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         and the HRTIM_SETA2R and HRTIM_RSTA2R are coding for the output A1
2323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   This bit is not significant when the Push-pull mode is enabled (PSHPLL = 1)
2324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR2          SWPA         LL_HRTIM_EnableSwapOutputs\n
2325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPB         LL_HRTIM_EnableSwapOutputs\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 230


2326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPC         LL_HRTIM_EnableSwapOutputs\n
2327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPD         LL_HRTIM_EnableSwapOutputs\n
2328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPE         LL_HRTIM_EnableSwapOutputs\n
2329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPF         LL_HRTIM_EnableSwapOutputs
2330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
2332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_EnableSwapOutputs(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
2341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
2343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.CR2, (uint32_t)(HRTIM_CR2_SWPA) << iTimer);
2345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  disable the swap of the Timer Output.
2349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   the HRTIM_SETA1R and HRTIM_RSTA1R are coding for the output A1,
2350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         and the HRTIM_SETA2R and HRTIM_RSTA2R are coding for the output A2
2351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   This bit is not significant when the Push-pull mode is enabled (PSHPLL = 1)
2352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR2          SWPA         LL_HRTIM_DisableSwapOutputs\n
2353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPB         LL_HRTIM_DisableSwapOutputs\n
2354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPC         LL_HRTIM_DisableSwapOutputs\n
2355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPD         LL_HRTIM_DisableSwapOutputs\n
2356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPE         LL_HRTIM_DisableSwapOutputs\n
2357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPF         LL_HRTIM_DisableSwapOutputs
2358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
2360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_DisableSwapOutputs(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
2369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
2371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(HRTIMx->sCommonRegs.CR2, (HRTIM_CR2_SWPA << iTimer));
2373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  reports the Timer Outputs swap position.
2377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   This bit is not significant when the Push-pull mode is enabled (PSHPLL = 1)
2378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR2          SWPA         LL_HRTIM_IsEnabledSwapOutputs\n
2379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPB         LL_HRTIM_IsEnabledSwapOutputs\n
2380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPC         LL_HRTIM_IsEnabledSwapOutputs\n
2381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPD         LL_HRTIM_IsEnabledSwapOutputs\n
2382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPE         LL_HRTIM_IsEnabledSwapOutputs\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 231


2383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPF         LL_HRTIM_IsEnabledSwapOutputs
2384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
2386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval
2393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         1: HRTIM_SETA1R and HRTIM_RSTA1R are coding for the output A2,
2394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *            HRTIM_SETA2R and HRTIM_RSTA2R are coding for the output A1
2395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         0: HRTIM_SETA1R and HRTIM_RSTA1R are coding for the output A1,
2396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *            HRTIM_SETA2R and HRTIM_RSTA2R are coding for the output A2
2397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_IsEnabledSwapOutputs(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
2399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)((POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos) & 0x1FU);
2401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(HRTIMx->sCommonRegs.CR2, (uint32_t)(HRTIM_CR2_SWPA) << iTimer) >> ((HRTIM_CR2_SW
2403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the HRTIM timer(s) output(s) .
2407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll OENR         TA1OEN        LL_HRTIM_EnableOutput\n
2408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TA2OEN        LL_HRTIM_EnableOutput\n
2409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TB1OEN        LL_HRTIM_EnableOutput\n
2410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TB2OEN        LL_HRTIM_EnableOutput\n
2411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TC1OEN        LL_HRTIM_EnableOutput\n
2412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TC2OEN        LL_HRTIM_EnableOutput\n
2413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TD1OEN        LL_HRTIM_EnableOutput\n
2414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TD2OEN        LL_HRTIM_EnableOutput\n
2415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TE1OEN        LL_HRTIM_EnableOutput\n
2416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TE2OEN        LL_HRTIM_EnableOutput\n
2417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TF1OEN        LL_HRTIM_EnableOutput\n
2418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TF2OEN        LL_HRTIM_EnableOutput
2419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Outputs This parameter can be a combination of the following values:
2421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA1
2422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA2
2423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB1
2424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB2
2425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC1
2426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC2
2427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD1
2428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD2
2429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE1
2430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE2
2431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF1
2432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF2
2433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_EnableOutput(HRTIM_TypeDef *HRTIMx, uint32_t Outputs)
2436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 628              		.loc 4 2436 1
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 8
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 232


 631              		@ frame_needed = 1, uses_anonymous_args = 0
 632              		@ link register save eliminated.
 633 0000 80B4     		push	{r7}
 634              	.LCFI20:
 635              		.cfi_def_cfa_offset 4
 636              		.cfi_offset 7, -4
 637 0002 83B0     		sub	sp, sp, #12
 638              	.LCFI21:
 639              		.cfi_def_cfa_offset 16
 640 0004 00AF     		add	r7, sp, #0
 641              	.LCFI22:
 642              		.cfi_def_cfa_register 7
 643 0006 7860     		str	r0, [r7, #4]
 644 0008 3960     		str	r1, [r7]
2437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.OENR, (Outputs & HRTIM_OENR_OEN_MASK));
 645              		.loc 4 2437 3
 646 000a 7B68     		ldr	r3, [r7, #4]
 647 000c D3F89423 		ldr	r2, [r3, #916]
 648 0010 3B68     		ldr	r3, [r7]
 649 0012 C3F30B03 		ubfx	r3, r3, #0, #12
 650 0016 1A43     		orrs	r2, r2, r3
 651 0018 7B68     		ldr	r3, [r7, #4]
 652 001a C3F89423 		str	r2, [r3, #916]
2438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
 653              		.loc 4 2438 1
 654 001e 00BF     		nop
 655 0020 0C37     		adds	r7, r7, #12
 656              	.LCFI23:
 657              		.cfi_def_cfa_offset 4
 658 0022 BD46     		mov	sp, r7
 659              	.LCFI24:
 660              		.cfi_def_cfa_register 13
 661              		@ sp needed
 662 0024 5DF8047B 		ldr	r7, [sp], #4
 663              	.LCFI25:
 664              		.cfi_restore 7
 665              		.cfi_def_cfa_offset 0
 666 0028 7047     		bx	lr
 667              		.cfi_endproc
 668              	.LFE339:
 670              		.section	.text.LL_HRTIM_DisableOutput,"ax",%progbits
 671              		.align	1
 672              		.syntax unified
 673              		.thumb
 674              		.thumb_func
 675              		.fpu fpv4-sp-d16
 677              	LL_HRTIM_DisableOutput:
 678              	.LFB340:
2439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the HRTIM timer(s) output(s) .
2442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll OENR         TA1OEN        LL_HRTIM_DisableOutput\n
2443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TA2OEN        LL_HRTIM_DisableOutput\n
2444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TB1OEN        LL_HRTIM_DisableOutput\n
2445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TB2OEN        LL_HRTIM_DisableOutput\n
2446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TC1OEN        LL_HRTIM_DisableOutput\n
2447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TC2OEN        LL_HRTIM_DisableOutput\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 233


2448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TD1OEN        LL_HRTIM_DisableOutput\n
2449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TD2OEN        LL_HRTIM_DisableOutput\n
2450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TE1OEN        LL_HRTIM_DisableOutput\n
2451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TE2OEN        LL_HRTIM_DisableOutput\n
2452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TF1OEN        LL_HRTIM_DisableOutput\n
2453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TF2OEN        LL_HRTIM_DisableOutput
2454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Outputs This parameter can be a combination of the following values:
2456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA1
2457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA2
2458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB1
2459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB2
2460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC1
2461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC2
2462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD1
2463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD2
2464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE1
2465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE2
2466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF1
2467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF2
2468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_DisableOutput(HRTIM_TypeDef *HRTIMx, uint32_t Outputs)
2471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 679              		.loc 4 2471 1
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 8
 682              		@ frame_needed = 1, uses_anonymous_args = 0
 683              		@ link register save eliminated.
 684 0000 80B4     		push	{r7}
 685              	.LCFI26:
 686              		.cfi_def_cfa_offset 4
 687              		.cfi_offset 7, -4
 688 0002 83B0     		sub	sp, sp, #12
 689              	.LCFI27:
 690              		.cfi_def_cfa_offset 16
 691 0004 00AF     		add	r7, sp, #0
 692              	.LCFI28:
 693              		.cfi_def_cfa_register 7
 694 0006 7860     		str	r0, [r7, #4]
 695 0008 3960     		str	r1, [r7]
2472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.ODISR, (Outputs & HRTIM_OENR_ODIS_MASK));
 696              		.loc 4 2472 3
 697 000a 7B68     		ldr	r3, [r7, #4]
 698 000c D3F89823 		ldr	r2, [r3, #920]
 699 0010 3B68     		ldr	r3, [r7]
 700 0012 C3F30B03 		ubfx	r3, r3, #0, #12
 701 0016 1A43     		orrs	r2, r2, r3
 702 0018 7B68     		ldr	r3, [r7, #4]
 703 001a C3F89823 		str	r2, [r3, #920]
2473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
 704              		.loc 4 2473 1
 705 001e 00BF     		nop
 706 0020 0C37     		adds	r7, r7, #12
 707              	.LCFI29:
 708              		.cfi_def_cfa_offset 4
 709 0022 BD46     		mov	sp, r7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 234


 710              	.LCFI30:
 711              		.cfi_def_cfa_register 13
 712              		@ sp needed
 713 0024 5DF8047B 		ldr	r7, [sp], #4
 714              	.LCFI31:
 715              		.cfi_restore 7
 716              		.cfi_def_cfa_offset 0
 717 0028 7047     		bx	lr
 718              		.cfi_endproc
 719              	.LFE340:
 721              		.section	.text.LL_HRTIM_TIM_GetPeriod,"ax",%progbits
 722              		.align	1
 723              		.syntax unified
 724              		.thumb
 725              		.thumb_func
 726              		.fpu fpv4-sp-d16
 728              	LL_HRTIM_TIM_GetPeriod:
 729              	.LFB390:
2474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicates whether the HRTIM timer output is enabled.
2477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll OENR         TA1OEN        LL_HRTIM_IsEnabledOutput\n
2478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TA2OEN        LL_HRTIM_IsEnabledOutput\n
2479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TB1OEN        LL_HRTIM_IsEnabledOutput\n
2480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TB2OEN        LL_HRTIM_IsEnabledOutput\n
2481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TC1OEN        LL_HRTIM_IsEnabledOutput\n
2482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TC2OEN        LL_HRTIM_IsEnabledOutput\n
2483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TD1OEN        LL_HRTIM_IsEnabledOutput\n
2484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TD2OEN        LL_HRTIM_IsEnabledOutput\n
2485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TE1OEN        LL_HRTIM_IsEnabledOutput\n
2486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TE2OEN        LL_HRTIM_IsEnabledOutput\n
2487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TF1OEN        LL_HRTIM_IsEnabledOutput\n
2488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TF2OEN        LL_HRTIM_IsEnabledOutput
2489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Output This parameter can be one of the following values:
2491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA1
2492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA2
2493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB1
2494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB2
2495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC1
2496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC2
2497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD1
2498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD2
2499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE1
2500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE2
2501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF1
2502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF2
2503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of TxyOEN bit in HRTIM_OENR register (1 or 0).
2504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_IsEnabledOutput(HRTIM_TypeDef *HRTIMx, uint32_t Output)
2506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(HRTIMx->sCommonRegs.OENR, Output) == Output) ? 1UL : 0UL);
2508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicates whether the HRTIM timer output is disabled.
2512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll ODISR        TA1ODIS        LL_HRTIM_IsDisabledOutput\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 235


2513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TA2ODIS        LL_HRTIM_IsDisabledOutput\n
2514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TB1ODIS        LL_HRTIM_IsDisabledOutput\n
2515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TB2ODIS        LL_HRTIM_IsDisabledOutput\n
2516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TC1ODIS        LL_HRTIM_IsDisabledOutput\n
2517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TC2ODIS        LL_HRTIM_IsDisabledOutput\n
2518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TD1ODIS        LL_HRTIM_IsDisabledOutput\n
2519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TD2ODIS        LL_HRTIM_IsDisabledOutput\n
2520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TE1ODIS        LL_HRTIM_IsDisabledOutput\n
2521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TE2ODIS        LL_HRTIM_IsDisabledOutput\n
2522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TF1ODIS        LL_HRTIM_IsDisabledOutput\n
2523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TF2ODIS        LL_HRTIM_IsDisabledOutput
2524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Output This parameter can be one of the following values:
2526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA1
2527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA2
2528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB1
2529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB2
2530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC1
2531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC2
2532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD1
2533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD2
2534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE1
2535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE2
2536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF1
2537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF2
2538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of TxyODS bit in HRTIM_OENR register (1 or 0).
2539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_IsDisabledOutput(HRTIM_TypeDef *HRTIMx, uint32_t Output)
2541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(HRTIMx->sCommonRegs.OENR, Output) == 0U) ? 1UL : 0UL);
2543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Configure an ADC trigger.
2547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR1          ADC1USRC        LL_HRTIM_ConfigADCTrig\n
2548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC2USRC        LL_HRTIM_ConfigADCTrig\n
2549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC3USRC        LL_HRTIM_ConfigADCTrig\n
2550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC4USRC        LL_HRTIM_ConfigADCTrig\n
2551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC1         LL_HRTIM_ConfigADCTrig\n
2552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC2         LL_HRTIM_ConfigADCTrig\n
2553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC3         LL_HRTIM_ConfigADCTrig\n
2554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC4         LL_HRTIM_ConfigADCTrig\n
2555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MPER        LL_HRTIM_ConfigADCTrig\n
2556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV1        LL_HRTIM_ConfigADCTrig\n
2557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV2        LL_HRTIM_ConfigADCTrig\n
2558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV3        LL_HRTIM_ConfigADCTrig\n
2559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV4        LL_HRTIM_ConfigADCTrig\n
2560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV5        LL_HRTIM_ConfigADCTrig\n
2561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC2        LL_HRTIM_ConfigADCTrig\n
2562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAC3        LL_HRTIM_ConfigADCTrig\n
2563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAC4        LL_HRTIM_ConfigADCTrig\n
2564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAPER       LL_HRTIM_ConfigADCTrig\n
2565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TARST       LL_HRTIM_ConfigADCTrig\n
2566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC3        LL_HRTIM_ConfigADCTrig\n
2567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBC3        LL_HRTIM_ConfigADCTrig\n
2568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBC4        LL_HRTIM_ConfigADCTrig\n
2569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBPER       LL_HRTIM_ConfigADCTrig\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 236


2570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBRST       LL_HRTIM_ConfigADCTrig\n
2571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC4        LL_HRTIM_ConfigADCTrig\n
2572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCC3        LL_HRTIM_ConfigADCTrig\n
2573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCC4        LL_HRTIM_ConfigADCTrig\n
2574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCPER       LL_HRTIM_ConfigADCTrig\n
2575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFPER       LL_HRTIM_ConfigADCTrig\n
2576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDC3        LL_HRTIM_ConfigADCTrig\n
2577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDC4        LL_HRTIM_ConfigADCTrig\n
2578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDPER       LL_HRTIM_ConfigADCTrig\n
2579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFRST       LL_HRTIM_ConfigADCTrig\n
2580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEC3        LL_HRTIM_ConfigADCTrig\n
2581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEC4        LL_HRTIM_ConfigADCTrig\n
2582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEPER       LL_HRTIM_ConfigADCTrig\n
2583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC1         LL_HRTIM_ConfigADCTrig\n
2584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC2         LL_HRTIM_ConfigADCTrig\n
2585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC3         LL_HRTIM_ConfigADCTrig\n
2586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC4         LL_HRTIM_ConfigADCTrig\n
2587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MPER        LL_HRTIM_ConfigADCTrig\n
2588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV6        LL_HRTIM_ConfigADCTrig\n
2589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV7        LL_HRTIM_ConfigADCTrig\n
2590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV8        LL_HRTIM_ConfigADCTrig\n
2591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV9        LL_HRTIM_ConfigADCTrig\n
2592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV10       LL_HRTIM_ConfigADCTrig\n
2593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAC2        LL_HRTIM_ConfigADCTrig\n
2594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC2        LL_HRTIM_ConfigADCTrig\n
2595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAC4        LL_HRTIM_ConfigADCTrig\n
2596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAPER       LL_HRTIM_ConfigADCTrig\n
2597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBC2        LL_HRTIM_ConfigADCTrig\n
2598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC3        LL_HRTIM_ConfigADCTrig\n
2599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBC4        LL_HRTIM_ConfigADCTrig\n
2600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBPER       LL_HRTIM_ConfigADCTrig\n
2601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCC2        LL_HRTIM_ConfigADCTrig\n
2602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC4        LL_HRTIM_ConfigADCTrig\n
2603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCC4        LL_HRTIM_ConfigADCTrig\n
2604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCPER       LL_HRTIM_ConfigADCTrig\n
2605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCRST       LL_HRTIM_ConfigADCTrig\n
2606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDC2        LL_HRTIM_ConfigADCTrig\n
2607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFPER       LL_HRTIM_ConfigADCTrig\n
2608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDC4        LL_HRTIM_ConfigADCTrig\n
2609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDPER       LL_HRTIM_ConfigADCTrig\n
2610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDRST       LL_HRTIM_ConfigADCTrig\n
2611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC2        LL_HRTIM_ConfigADCTrig\n
2612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC3        LL_HRTIM_ConfigADCTrig\n
2613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC4        LL_HRTIM_ConfigADCTrig\n
2614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TERST       LL_HRTIM_ConfigADCTrig\n
2615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC1         LL_HRTIM_ConfigADCTrig\n
2616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC2         LL_HRTIM_ConfigADCTrig\n
2617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC3         LL_HRTIM_ConfigADCTrig\n
2618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC4         LL_HRTIM_ConfigADCTrig\n
2619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MPER        LL_HRTIM_ConfigADCTrig\n
2620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV1        LL_HRTIM_ConfigADCTrig\n
2621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV2        LL_HRTIM_ConfigADCTrig\n
2622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV3        LL_HRTIM_ConfigADCTrig\n
2623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV4        LL_HRTIM_ConfigADCTrig\n
2624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV5        LL_HRTIM_ConfigADCTrig\n
2625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC2        LL_HRTIM_ConfigADCTrig\n
2626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAC3        LL_HRTIM_ConfigADCTrig\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 237


2627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAC4        LL_HRTIM_ConfigADCTrig\n
2628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAPER       LL_HRTIM_ConfigADCTrig\n
2629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TARST       LL_HRTIM_ConfigADCTrig\n
2630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC3        LL_HRTIM_ConfigADCTrig\n
2631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBC3        LL_HRTIM_ConfigADCTrig\n
2632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBC4        LL_HRTIM_ConfigADCTrig\n
2633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBPER       LL_HRTIM_ConfigADCTrig\n
2634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBRST       LL_HRTIM_ConfigADCTrig\n
2635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC4        LL_HRTIM_ConfigADCTrig\n
2636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCC3        LL_HRTIM_ConfigADCTrig\n
2637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCC4        LL_HRTIM_ConfigADCTrig\n
2638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCPER       LL_HRTIM_ConfigADCTrig\n
2639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFPER       LL_HRTIM_ConfigADCTrig\n
2640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDC3        LL_HRTIM_ConfigADCTrig\n
2641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDC4        LL_HRTIM_ConfigADCTrig\n
2642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDPER       LL_HRTIM_ConfigADCTrig\n
2643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFRST       LL_HRTIM_ConfigADCTrig\n
2644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEC3        LL_HRTIM_ConfigADCTrig\n
2645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEC4        LL_HRTIM_ConfigADCTrig\n
2646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEPER       LL_HRTIM_ConfigADCTrig\n
2647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC1         LL_HRTIM_ConfigADCTrig\n
2648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC2         LL_HRTIM_ConfigADCTrig\n
2649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC3         LL_HRTIM_ConfigADCTrig\n
2650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC4         LL_HRTIM_ConfigADCTrig\n
2651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MPER        LL_HRTIM_ConfigADCTrig\n
2652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV6        LL_HRTIM_ConfigADCTrig\n
2653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV7        LL_HRTIM_ConfigADCTrig\n
2654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV8        LL_HRTIM_ConfigADCTrig\n
2655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV9        LL_HRTIM_ConfigADCTrig\n
2656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV10       LL_HRTIM_ConfigADCTrig\n
2657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAC2        LL_HRTIM_ConfigADCTrig\n
2658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC2        LL_HRTIM_ConfigADCTrig\n
2659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAC4        LL_HRTIM_ConfigADCTrig\n
2660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAPER       LL_HRTIM_ConfigADCTrig\n
2661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBC2        LL_HRTIM_ConfigADCTrig\n
2662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC3        LL_HRTIM_ConfigADCTrig\n
2663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBC4        LL_HRTIM_ConfigADCTrig\n
2664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBPER       LL_HRTIM_ConfigADCTrig\n
2665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCC2        LL_HRTIM_ConfigADCTrig\n
2666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC4        LL_HRTIM_ConfigADCTrig\n
2667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCC4        LL_HRTIM_ConfigADCTrig\n
2668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCPER       LL_HRTIM_ConfigADCTrig\n
2669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCRST       LL_HRTIM_ConfigADCTrig\n
2670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDC2        LL_HRTIM_ConfigADCTrig\n
2671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFPER       LL_HRTIM_ConfigADCTrig\n
2672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDC4        LL_HRTIM_ConfigADCTrig\n
2673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDPER       LL_HRTIM_ConfigADCTrig\n
2674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDRST       LL_HRTIM_ConfigADCTrig\n
2675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC2        LL_HRTIM_ConfigADCTrig\n
2676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC3        LL_HRTIM_ConfigADCTrig\n
2677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC4        LL_HRTIM_ConfigADCTrig\n
2678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TERST       LL_HRTIM_ConfigADCTrig
2679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
2681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
2682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
2683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 238


2684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
2685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Update This parameter can be one of the following values:
2686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_MASTER
2687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_A
2688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_B
2689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_C
2690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_D
2691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_E
2692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_F
2693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Src This parameter can be a combination of the following values:
2694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
2695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 1 and ADC trigger 3:
2696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_NONE
2697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP1
2698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP2
2699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP3
2700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP4
2701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MPER
2702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV1
2703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV2
2704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV3
2705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV4
2706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV5
2707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMACMP3
2708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMACMP4
2709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMAPER
2710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMARST
2711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBCMP3
2712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBCMP4
2713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBPER
2714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBRST
2715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCCMP3
2716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCCMP4
2717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCPER
2718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDCMP3
2719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDCMP4
2720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDPER
2721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMECMP3
2722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMECMP4
2723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMEPER
2724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP2
2725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP3
2726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP4
2727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFPER
2728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFRST
2729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
2730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 2 and ADC trigger 4:
2731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_NONE
2732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP1
2733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP2
2734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP3
2735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP4
2736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MPER
2737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV6
2738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV7
2739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV8
2740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV9
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 239


2741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV10
2742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMACMP2
2743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMACMP4
2744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMAPER
2745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBCMP2
2746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBCMP4
2747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBPER
2748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCCMP2
2749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCCMP4
2750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCPER
2751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCRST
2752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDCMP2
2753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDCMP4
2754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDPER
2755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDRST
2756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP2
2757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP3
2758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP4
2759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMERST
2760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP2
2761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP3
2762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP4
2763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFPER
2764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
2765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 5, ADC trigger 7 and ADC trigger 9 this parameter
2766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         can be one of the following values:
2767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP1
2768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP2
2769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP3
2770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP4
2771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MPER
2772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV1
2773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV2
2774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV3
2775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV4
2776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV5
2777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP3
2778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP4
2779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_PER
2780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_RST
2781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP3
2782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP4
2783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_PER
2784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_RST
2785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP3
2786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP4
2787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_PER
2788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP3
2789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP4
2790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_PER
2791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_CMP3
2792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_CMP4
2793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_PER
2794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP2
2795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP3
2796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP4
2797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_PER
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 240


2798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_RST
2799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
2800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 6, ADC trigger 8 and ADC trigger 10 this parameter
2801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         can be one of the following values:
2802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP1
2803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP2
2804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP3
2805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP4
2806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MPER
2807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV6
2808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV7
2809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV8
2810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV9
2811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV10
2812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP2
2813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP4
2814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_PER
2815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP2
2816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP4
2817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_PER
2818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP2
2819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP4
2820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_PER
2821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_RST
2822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP2
2823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP4
2824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_PER
2825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_RST
2826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP2
2827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP3
2828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP4
2829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_RST
2830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP2
2831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP3
2832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP4
2833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_PER
2834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_ConfigADCTrig(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig, uint32_t Updat
2837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *padcur = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sCommonRegs.CR1
2839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                 REG_OFFSET_TAB_ADCUR[ADCTrig]));
2840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *padcer = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sCommonRegs.ADC
2841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                 REG_OFFSET_TAB_ADCER[ADCTrig]));
2842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*padcur, REG_MASK_TAB_ADCUR[ADCTrig], (Update << REG_SHIFT_TAB_ADCUR[ADCTrig]));
2843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*padcer, REG_MASK_TAB_ADCER[ADCTrig], (Src << REG_SHIFT_TAB_ADCER[ADCTrig]));
2844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Associate the ADCx trigger to a timer triggering the update of the HRTIM_ADCxR register
2848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR1          ADC1USRC         LL_HRTIM_SetADCTrigUpdate\n
2849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC2USRC         LL_HRTIM_SetADCTrigUpdate\n
2850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC3USRC         LL_HRTIM_SetADCTrigUpdate\n
2851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC4USRC         LL_HRTIM_SetADCTrigUpdate\n
2852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC5USRC         LL_HRTIM_SetADCTrigUpdate\n
2853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC6USRC         LL_HRTIM_SetADCTrigUpdate\n
2854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC7USRC         LL_HRTIM_SetADCTrigUpdate\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 241


2855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC8USRC         LL_HRTIM_SetADCTrigUpdate\n
2856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC9USRC         LL_HRTIM_SetADCTrigUpdate\n
2857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC10USRC        LL_HRTIM_SetADCTrigUpdate
2858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note When the preload is disabled in the source timer, the HRTIM_ADCxR
2859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       registers are not preloaded either: a write access will result in an
2860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       immediate update of the trigger source.
2861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
2863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
2864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
2865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
2866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
2867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_5
2868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_6
2869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_7
2870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_8
2871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_9
2872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_10
2873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Update This parameter can be one of the following values:
2874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_MASTER
2875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_A
2876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_B
2877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_C
2878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_D
2879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_E
2880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_F
2881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SetADCTrigUpdate(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig, uint32_t Up
2884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *preg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sCommonRegs.CR1) 
2886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_ADCUR[ADCTrig]));
2887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*preg, REG_MASK_TAB_ADCUR[ADCTrig], (Update << REG_SHIFT_TAB_ADCUR[ADCTrig]));
2888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the source timer triggering the update of the HRTIM_ADCxR register.
2892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR1          ADC1USRC        LL_HRTIM_GetADCTrigUpdate\n
2893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC2USRC        LL_HRTIM_GetADCTrigUpdate\n
2894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC3USRC        LL_HRTIM_GetADCTrigUpdate\n
2895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC4USRC        LL_HRTIM_GetADCTrigUpdate\n
2896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC5USRC        LL_HRTIM_GetADCTrigUpdate\n
2897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC6USRC        LL_HRTIM_GetADCTrigUpdate\n
2898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC7USRC        LL_HRTIM_GetADCTrigUpdate\n
2899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC8USRC        LL_HRTIM_GetADCTrigUpdate\n
2900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC9USRC        LL_HRTIM_GetADCTrigUpdate\n
2901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC10USRC       LL_HRTIM_GetADCTrigUpdate
2902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
2904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
2905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
2906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
2907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
2908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_5
2909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_6
2910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_7
2911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_8
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 242


2912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_9
2913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_10
2914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Update Returned value can be one of the following values:
2915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_MASTER
2916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_A
2917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_B
2918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_C
2919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_D
2920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_E
2921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_F
2922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_GetADCTrigUpdate(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig)
2924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *preg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sCommonRegs
2926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_ADCUR[ADCTrig]))
2927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*preg, (REG_MASK_TAB_ADCUR[ADCTrig])) >> REG_SHIFT_TAB_ADCUR[ADCTrig]);
2928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Specify which events (timer events and/or external events) are used as triggers for ADC
2932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll ADC1R        ADC1MC1         LL_HRTIM_SetADCTrigSrc\n
2933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC2         LL_HRTIM_SetADCTrigSrc\n
2934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC3         LL_HRTIM_SetADCTrigSrc\n
2935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC4         LL_HRTIM_SetADCTrigSrc\n
2936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MPER        LL_HRTIM_SetADCTrigSrc\n
2937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV1        LL_HRTIM_SetADCTrigSrc\n
2938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV2        LL_HRTIM_SetADCTrigSrc\n
2939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV3        LL_HRTIM_SetADCTrigSrc\n
2940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV4        LL_HRTIM_SetADCTrigSrc\n
2941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV5        LL_HRTIM_SetADCTrigSrc\n
2942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC2        LL_HRTIM_SetADCTrigSrc\n
2943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAC3        LL_HRTIM_SetADCTrigSrc\n
2944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAC4        LL_HRTIM_SetADCTrigSrc\n
2945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAPER       LL_HRTIM_SetADCTrigSrc\n
2946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TARST       LL_HRTIM_SetADCTrigSrc\n
2947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC3        LL_HRTIM_SetADCTrigSrc\n
2948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBC3        LL_HRTIM_SetADCTrigSrc\n
2949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBC4        LL_HRTIM_SetADCTrigSrc\n
2950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBPER       LL_HRTIM_SetADCTrigSrc\n
2951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBRST       LL_HRTIM_SetADCTrigSrc\n
2952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC4        LL_HRTIM_SetADCTrigSrc\n
2953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCC3        LL_HRTIM_SetADCTrigSrc\n
2954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCC4        LL_HRTIM_SetADCTrigSrc\n
2955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCPER       LL_HRTIM_SetADCTrigSrc\n
2956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFPER       LL_HRTIM_SetADCTrigSrc\n
2957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDC3        LL_HRTIM_SetADCTrigSrc\n
2958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDC4        LL_HRTIM_SetADCTrigSrc\n
2959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDPER       LL_HRTIM_SetADCTrigSrc\n
2960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFRST       LL_HRTIM_SetADCTrigSrc\n
2961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEC3        LL_HRTIM_SetADCTrigSrc\n
2962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEC4        LL_HRTIM_SetADCTrigSrc\n
2963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEPER       LL_HRTIM_SetADCTrigSrc\n
2964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC1         LL_HRTIM_SetADCTrigSrc\n
2965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC2         LL_HRTIM_SetADCTrigSrc\n
2966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC3         LL_HRTIM_SetADCTrigSrc\n
2967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC4         LL_HRTIM_SetADCTrigSrc\n
2968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MPER        LL_HRTIM_SetADCTrigSrc\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 243


2969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV6        LL_HRTIM_SetADCTrigSrc\n
2970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV7        LL_HRTIM_SetADCTrigSrc\n
2971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV8        LL_HRTIM_SetADCTrigSrc\n
2972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV9        LL_HRTIM_SetADCTrigSrc\n
2973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV10       LL_HRTIM_SetADCTrigSrc\n
2974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAC2        LL_HRTIM_SetADCTrigSrc\n
2975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC2        LL_HRTIM_SetADCTrigSrc\n
2976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAC4        LL_HRTIM_SetADCTrigSrc\n
2977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAPER       LL_HRTIM_SetADCTrigSrc\n
2978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBC2        LL_HRTIM_SetADCTrigSrc\n
2979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC3        LL_HRTIM_SetADCTrigSrc\n
2980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBC4        LL_HRTIM_SetADCTrigSrc\n
2981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBPER       LL_HRTIM_SetADCTrigSrc\n
2982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCC2        LL_HRTIM_SetADCTrigSrc\n
2983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC4        LL_HRTIM_SetADCTrigSrc\n
2984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCC4        LL_HRTIM_SetADCTrigSrc\n
2985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCPER       LL_HRTIM_SetADCTrigSrc\n
2986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCRST       LL_HRTIM_SetADCTrigSrc\n
2987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDC2        LL_HRTIM_SetADCTrigSrc\n
2988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFPER       LL_HRTIM_SetADCTrigSrc\n
2989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDC4        LL_HRTIM_SetADCTrigSrc\n
2990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDPER       LL_HRTIM_SetADCTrigSrc\n
2991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDRST       LL_HRTIM_SetADCTrigSrc\n
2992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC2        LL_HRTIM_SetADCTrigSrc\n
2993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC3        LL_HRTIM_SetADCTrigSrc\n
2994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC4        LL_HRTIM_SetADCTrigSrc\n
2995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TERST       LL_HRTIM_SetADCTrigSrc\n
2996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC1         LL_HRTIM_SetADCTrigSrc\n
2997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC2         LL_HRTIM_SetADCTrigSrc\n
2998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC3         LL_HRTIM_SetADCTrigSrc\n
2999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC4         LL_HRTIM_SetADCTrigSrc\n
3000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MPER        LL_HRTIM_SetADCTrigSrc\n
3001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV1        LL_HRTIM_SetADCTrigSrc\n
3002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV2        LL_HRTIM_SetADCTrigSrc\n
3003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV3        LL_HRTIM_SetADCTrigSrc\n
3004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV4        LL_HRTIM_SetADCTrigSrc\n
3005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV5        LL_HRTIM_SetADCTrigSrc\n
3006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC2        LL_HRTIM_SetADCTrigSrc\n
3007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAC3        LL_HRTIM_SetADCTrigSrc\n
3008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAC4        LL_HRTIM_SetADCTrigSrc\n
3009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAPER       LL_HRTIM_SetADCTrigSrc\n
3010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TARST       LL_HRTIM_SetADCTrigSrc\n
3011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC3        LL_HRTIM_SetADCTrigSrc\n
3012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBC3        LL_HRTIM_SetADCTrigSrc\n
3013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBC4        LL_HRTIM_SetADCTrigSrc\n
3014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBPER       LL_HRTIM_SetADCTrigSrc\n
3015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBRST       LL_HRTIM_SetADCTrigSrc\n
3016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC4        LL_HRTIM_SetADCTrigSrc\n
3017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCC3        LL_HRTIM_SetADCTrigSrc\n
3018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCC4        LL_HRTIM_SetADCTrigSrc\n
3019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCPER       LL_HRTIM_SetADCTrigSrc\n
3020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFPER       LL_HRTIM_SetADCTrigSrc\n
3021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDC3        LL_HRTIM_SetADCTrigSrc\n
3022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDC4        LL_HRTIM_SetADCTrigSrc\n
3023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDPER       LL_HRTIM_SetADCTrigSrc\n
3024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFRST       LL_HRTIM_SetADCTrigSrc\n
3025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEC3        LL_HRTIM_SetADCTrigSrc\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 244


3026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEC4        LL_HRTIM_SetADCTrigSrc\n
3027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEPER       LL_HRTIM_SetADCTrigSrc\n
3028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC1         LL_HRTIM_SetADCTrigSrc\n
3029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC2         LL_HRTIM_SetADCTrigSrc\n
3030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC3         LL_HRTIM_SetADCTrigSrc\n
3031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC4         LL_HRTIM_SetADCTrigSrc\n
3032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MPER        LL_HRTIM_SetADCTrigSrc\n
3033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV6        LL_HRTIM_SetADCTrigSrc\n
3034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV7        LL_HRTIM_SetADCTrigSrc\n
3035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV8        LL_HRTIM_SetADCTrigSrc\n
3036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV9        LL_HRTIM_SetADCTrigSrc\n
3037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV10       LL_HRTIM_SetADCTrigSrc\n
3038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAC2        LL_HRTIM_SetADCTrigSrc\n
3039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC2        LL_HRTIM_SetADCTrigSrc\n
3040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAC4        LL_HRTIM_SetADCTrigSrc\n
3041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAPER       LL_HRTIM_SetADCTrigSrc\n
3042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBC2        LL_HRTIM_SetADCTrigSrc\n
3043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC3        LL_HRTIM_SetADCTrigSrc\n
3044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBC4        LL_HRTIM_SetADCTrigSrc\n
3045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBPER       LL_HRTIM_SetADCTrigSrc\n
3046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCC2        LL_HRTIM_SetADCTrigSrc\n
3047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC4        LL_HRTIM_SetADCTrigSrc\n
3048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCC4        LL_HRTIM_SetADCTrigSrc\n
3049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCPER       LL_HRTIM_SetADCTrigSrc\n
3050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCRST       LL_HRTIM_SetADCTrigSrc\n
3051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDC2        LL_HRTIM_SetADCTrigSrc\n
3052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFPER       LL_HRTIM_SetADCTrigSrc\n
3053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDC4        LL_HRTIM_SetADCTrigSrc\n
3054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDPER       LL_HRTIM_SetADCTrigSrc\n
3055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDRST       LL_HRTIM_SetADCTrigSrc\n
3056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC2        LL_HRTIM_SetADCTrigSrc\n
3057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC3        LL_HRTIM_SetADCTrigSrc\n
3058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC4        LL_HRTIM_SetADCTrigSrc\n
3059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TERST       LL_HRTIM_SetADCTrigSrc\n
3060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC5TRG         LL_HRTIM_SetADCTrigSrc\n
3061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC6TRG         LL_HRTIM_SetADCTrigSrc\n
3062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC7TRG         LL_HRTIM_SetADCTrigSrc\n
3063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC8TRG         LL_HRTIM_SetADCTrigSrc\n
3064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC9TRG         LL_HRTIM_SetADCTrigSrc\n
3065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC10TRG        LL_HRTIM_SetADCTrigSrc
3066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
3068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
3069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
3070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
3071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
3072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_5
3073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_6
3074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_7
3075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_8
3076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_9
3077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_10
3078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Src
3079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 1 and ADC trigger 3 this parameter can be a
3080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         combination of the following values:
3081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_NONE
3082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 245


3083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP2
3084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP3
3085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP4
3086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MPER
3087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV1
3088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV2
3089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV3
3090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV4
3091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV5
3092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMACMP3
3093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMACMP4
3094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMAPER
3095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMARST
3096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBCMP3
3097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBCMP4
3098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBPER
3099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBRST
3100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCCMP3
3101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCCMP4
3102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCPER
3103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDCMP3
3104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDCMP4
3105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDPER
3106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMECMP3
3107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMECMP4
3108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMEPER
3109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP2
3110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP3
3111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP4
3112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFPER
3113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFRST
3114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 2 and ADC trigger 4 this parameter can be a
3116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         combination of the following values:
3117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_NONE
3118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP1
3119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP2
3120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP3
3121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP4
3122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MPER
3123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV6
3124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV7
3125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV8
3126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV9
3127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV10
3128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMACMP2
3129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMACMP4
3130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMAPER
3131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBCMP2
3132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBCMP4
3133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBPER
3134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCCMP2
3135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCCMP4
3136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCPER
3137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCRST
3138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDCMP2
3139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDCMP4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 246


3140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDPER
3141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDRST
3142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP2
3143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP3
3144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP4
3145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMERST
3146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP2
3147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP3
3148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP4
3149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFPER
3150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 5, ADC trigger 7 and ADC trigger 9 this parameter
3152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         can be one of the following values:
3153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP1
3154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP2
3155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP3
3156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP4
3157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MPER
3158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV1
3159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV2
3160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV3
3161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV4
3162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV5
3163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP3
3164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP4
3165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_PER
3166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_RST
3167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP3
3168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP4
3169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_PER
3170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_RST
3171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP3
3172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP4
3173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_PER
3174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP3
3175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP4
3176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_PER
3177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_CMP3
3178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_CMP4
3179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_PER
3180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP2
3181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP3
3182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP4
3183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_PER
3184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_RST
3185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 6, ADC trigger 8 and ADC trigger 10 this parameter
3187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         can be one of the following values:
3188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP1
3189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP2
3190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP3
3191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP4
3192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MPER
3193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV6
3194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV7
3195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV8
3196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV9
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 247


3197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV10
3198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP2
3199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP4
3200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_PER
3201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP2
3202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP4
3203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_PER
3204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP2
3205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP4
3206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_PER
3207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_RST
3208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP2
3209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP4
3210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_PER
3211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_RST
3212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP2
3213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP3
3214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP4
3215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_RST
3216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP2
3217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP3
3218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP4
3219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_PER
3220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SetADCTrigSrc(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig, uint32_t Src)
3223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *preg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sCommonRegs.ADC1R
3225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_ADCER[ADCTrig]));
3226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*preg, REG_MASK_TAB_ADCER[ADCTrig], (Src << REG_SHIFT_TAB_ADCER[ADCTrig]));
3227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate which events (timer events and/or external events) are currently used as trigg
3231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll ADC1R        ADC1MC1         LL_HRTIM_GetADCTrigSrc\n
3232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC2         LL_HRTIM_GetADCTrigSrc\n
3233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC3         LL_HRTIM_GetADCTrigSrc\n
3234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC4         LL_HRTIM_GetADCTrigSrc\n
3235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MPER        LL_HRTIM_GetADCTrigSrc\n
3236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV1        LL_HRTIM_GetADCTrigSrc\n
3237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV2        LL_HRTIM_GetADCTrigSrc\n
3238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV3        LL_HRTIM_GetADCTrigSrc\n
3239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV4        LL_HRTIM_GetADCTrigSrc\n
3240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV5        LL_HRTIM_GetADCTrigSrc\n
3241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC2        LL_HRTIM_GetADCTrigSrc\n
3242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAC3        LL_HRTIM_GetADCTrigSrc\n
3243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAC4        LL_HRTIM_GetADCTrigSrc\n
3244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAPER       LL_HRTIM_GetADCTrigSrc\n
3245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TARST       LL_HRTIM_GetADCTrigSrc\n
3246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC3        LL_HRTIM_GetADCTrigSrc\n
3247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBC3        LL_HRTIM_GetADCTrigSrc\n
3248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBC4        LL_HRTIM_GetADCTrigSrc\n
3249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBPER       LL_HRTIM_GetADCTrigSrc\n
3250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBRST       LL_HRTIM_GetADCTrigSrc\n
3251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC4        LL_HRTIM_GetADCTrigSrc\n
3252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCC3        LL_HRTIM_GetADCTrigSrc\n
3253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCC4        LL_HRTIM_GetADCTrigSrc\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 248


3254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCPER       LL_HRTIM_GetADCTrigSrc\n
3255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFPER       LL_HRTIM_GetADCTrigSrc\n
3256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDC3        LL_HRTIM_GetADCTrigSrc\n
3257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDC4        LL_HRTIM_GetADCTrigSrc\n
3258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDPER       LL_HRTIM_GetADCTrigSrc\n
3259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFRST       LL_HRTIM_GetADCTrigSrc\n
3260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEC3        LL_HRTIM_GetADCTrigSrc\n
3261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEC4        LL_HRTIM_GetADCTrigSrc\n
3262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEPER       LL_HRTIM_GetADCTrigSrc\n
3263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC1         LL_HRTIM_GetADCTrigSrc\n
3264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC2         LL_HRTIM_GetADCTrigSrc\n
3265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC3         LL_HRTIM_GetADCTrigSrc\n
3266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC4         LL_HRTIM_GetADCTrigSrc\n
3267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MPER        LL_HRTIM_GetADCTrigSrc\n
3268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV6        LL_HRTIM_GetADCTrigSrc\n
3269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV7        LL_HRTIM_GetADCTrigSrc\n
3270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV8        LL_HRTIM_GetADCTrigSrc\n
3271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV9        LL_HRTIM_GetADCTrigSrc\n
3272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV10       LL_HRTIM_GetADCTrigSrc\n
3273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAC2        LL_HRTIM_GetADCTrigSrc\n
3274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC2        LL_HRTIM_GetADCTrigSrc\n
3275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAC4        LL_HRTIM_GetADCTrigSrc\n
3276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAPER       LL_HRTIM_GetADCTrigSrc\n
3277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBC2        LL_HRTIM_GetADCTrigSrc\n
3278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC3        LL_HRTIM_GetADCTrigSrc\n
3279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBC4        LL_HRTIM_GetADCTrigSrc\n
3280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBPER       LL_HRTIM_GetADCTrigSrc\n
3281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCC2        LL_HRTIM_GetADCTrigSrc\n
3282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC4        LL_HRTIM_GetADCTrigSrc\n
3283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCC4        LL_HRTIM_GetADCTrigSrc\n
3284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCPER       LL_HRTIM_GetADCTrigSrc\n
3285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCRST       LL_HRTIM_GetADCTrigSrc\n
3286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDC2        LL_HRTIM_GetADCTrigSrc\n
3287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFPER       LL_HRTIM_GetADCTrigSrc\n
3288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDC4        LL_HRTIM_GetADCTrigSrc\n
3289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDPER       LL_HRTIM_GetADCTrigSrc\n
3290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDRST       LL_HRTIM_GetADCTrigSrc\n
3291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC2        LL_HRTIM_GetADCTrigSrc\n
3292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC3        LL_HRTIM_GetADCTrigSrc\n
3293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC4        LL_HRTIM_GetADCTrigSrc\n
3294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TERST       LL_HRTIM_GetADCTrigSrc\n
3295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC1         LL_HRTIM_GetADCTrigSrc\n
3296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC2         LL_HRTIM_GetADCTrigSrc\n
3297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC3         LL_HRTIM_GetADCTrigSrc\n
3298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC4         LL_HRTIM_GetADCTrigSrc\n
3299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MPER        LL_HRTIM_GetADCTrigSrc\n
3300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV1        LL_HRTIM_GetADCTrigSrc\n
3301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV2        LL_HRTIM_GetADCTrigSrc\n
3302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV3        LL_HRTIM_GetADCTrigSrc\n
3303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV4        LL_HRTIM_GetADCTrigSrc\n
3304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV5        LL_HRTIM_GetADCTrigSrc\n
3305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC2        LL_HRTIM_GetADCTrigSrc\n
3306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAC3        LL_HRTIM_GetADCTrigSrc\n
3307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAC4        LL_HRTIM_GetADCTrigSrc\n
3308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAPER       LL_HRTIM_GetADCTrigSrc\n
3309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TARST       LL_HRTIM_GetADCTrigSrc\n
3310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC3        LL_HRTIM_GetADCTrigSrc\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 249


3311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBC3        LL_HRTIM_GetADCTrigSrc\n
3312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBC4        LL_HRTIM_GetADCTrigSrc\n
3313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBPER       LL_HRTIM_GetADCTrigSrc\n
3314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBRST       LL_HRTIM_GetADCTrigSrc\n
3315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC4        LL_HRTIM_GetADCTrigSrc\n
3316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCC3        LL_HRTIM_GetADCTrigSrc\n
3317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCC4        LL_HRTIM_GetADCTrigSrc\n
3318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCPER       LL_HRTIM_GetADCTrigSrc\n
3319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFPER       LL_HRTIM_GetADCTrigSrc\n
3320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDC3        LL_HRTIM_GetADCTrigSrc\n
3321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDC4        LL_HRTIM_GetADCTrigSrc\n
3322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDPER       LL_HRTIM_GetADCTrigSrc\n
3323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFRST       LL_HRTIM_GetADCTrigSrc\n
3324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEC3        LL_HRTIM_GetADCTrigSrc\n
3325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEC4        LL_HRTIM_GetADCTrigSrc\n
3326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEPER       LL_HRTIM_GetADCTrigSrc\n
3327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC1         LL_HRTIM_GetADCTrigSrc\n
3328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC2         LL_HRTIM_GetADCTrigSrc\n
3329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC3         LL_HRTIM_GetADCTrigSrc\n
3330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC4         LL_HRTIM_GetADCTrigSrc\n
3331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MPER        LL_HRTIM_GetADCTrigSrc\n
3332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV6        LL_HRTIM_GetADCTrigSrc\n
3333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV7        LL_HRTIM_GetADCTrigSrc\n
3334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV8        LL_HRTIM_GetADCTrigSrc\n
3335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV9        LL_HRTIM_GetADCTrigSrc\n
3336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV10       LL_HRTIM_GetADCTrigSrc\n
3337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAC2        LL_HRTIM_GetADCTrigSrc\n
3338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC2        LL_HRTIM_GetADCTrigSrc\n
3339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAC4        LL_HRTIM_GetADCTrigSrc\n
3340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAPER       LL_HRTIM_GetADCTrigSrc\n
3341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBC2        LL_HRTIM_GetADCTrigSrc\n
3342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC3        LL_HRTIM_GetADCTrigSrc\n
3343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBC4        LL_HRTIM_GetADCTrigSrc\n
3344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBPER       LL_HRTIM_GetADCTrigSrc\n
3345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCC2        LL_HRTIM_GetADCTrigSrc\n
3346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC4        LL_HRTIM_GetADCTrigSrc\n
3347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCC4        LL_HRTIM_GetADCTrigSrc\n
3348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCPER       LL_HRTIM_GetADCTrigSrc\n
3349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCRST       LL_HRTIM_GetADCTrigSrc\n
3350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDC2        LL_HRTIM_GetADCTrigSrc\n
3351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFPER       LL_HRTIM_GetADCTrigSrc\n
3352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDC4        LL_HRTIM_GetADCTrigSrc\n
3353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDPER       LL_HRTIM_GetADCTrigSrc\n
3354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDRST       LL_HRTIM_GetADCTrigSrc\n
3355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC2        LL_HRTIM_GetADCTrigSrc\n
3356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC3        LL_HRTIM_GetADCTrigSrc\n
3357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC4        LL_HRTIM_GetADCTrigSrc\n
3358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TERST       LL_HRTIM_GetADCTrigSrc
3359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC5TRG         LL_HRTIM_SetADCTrigSrc\n
3360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC6TRG         LL_HRTIM_SetADCTrigSrc\n
3361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC7TRG         LL_HRTIM_SetADCTrigSrc\n
3362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC8TRG         LL_HRTIM_SetADCTrigSrc\n
3363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC9TRG         LL_HRTIM_SetADCTrigSrc\n
3364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC10TRG        LL_HRTIM_SetADCTrigSrc
3365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 250


3368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
3369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
3370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
3371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
3372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_5
3373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_6
3374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_7
3375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_8
3376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_9
3377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_10
3378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Src This parameter can be a combination of the following values:
3379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 1 and ADC trigger 3 this parameter can be a
3381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         combination of the following values:
3382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_NONE
3383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP1
3384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP2
3385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP3
3386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP4
3387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MPER
3388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV1
3389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV2
3390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV3
3391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV4
3392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV5
3393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMACMP3
3394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMACMP4
3395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMAPER
3396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMARST
3397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBCMP3
3398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBCMP4
3399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBPER
3400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBRST
3401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCCMP3
3402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCCMP4
3403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCPER
3404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDCMP3
3405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDCMP4
3406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDPER
3407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMECMP3
3408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMECMP4
3409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMEPER
3410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP2
3411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP3
3412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP4
3413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFPER
3414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFRST
3415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 2 and ADC trigger 4 this parameter can be a
3417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         combination of the following values:
3418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_NONE
3419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP1
3420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP2
3421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP3
3422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP4
3423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MPER
3424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV6
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 251


3425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV7
3426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV8
3427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV9
3428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV10
3429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMACMP2
3430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMACMP4
3431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMAPER
3432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBCMP2
3433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBCMP4
3434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBPER
3435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCCMP2
3436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCCMP4
3437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCPER
3438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCRST
3439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDCMP2
3440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDCMP4
3441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDPER
3442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDRST
3443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP2
3444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP3
3445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP4
3446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMERST
3447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP2
3448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP3
3449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP4
3450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFPER
3451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 5, ADC trigger 7 and ADC trigger 9 this parameter
3453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         can be one of the following values:
3454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP1
3455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP2
3456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP3
3457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP4
3458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MPER
3459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV1
3460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV2
3461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV3
3462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV4
3463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV5
3464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP3
3465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP4
3466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_PER
3467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_RST
3468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP3
3469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP4
3470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_PER
3471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_RST
3472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP3
3473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP4
3474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_PER
3475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP3
3476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP4
3477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_PER
3478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_CMP3
3479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_CMP4
3480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_PER
3481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP2
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 252


3482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP3
3483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP4
3484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_PER
3485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_RST
3486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 6, ADC trigger 8 and ADC trigger 10 this parameter
3488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         can be one of the following values:
3489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP1
3490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP2
3491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP3
3492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP4
3493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MPER
3494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV6
3495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV7
3496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV8
3497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV9
3498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV10
3499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP2
3500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP4
3501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_PER
3502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP2
3503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP4
3504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_PER
3505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP2
3506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP4
3507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_PER
3508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_RST
3509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP2
3510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP4
3511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_PER
3512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_RST
3513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP2
3514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP3
3515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP4
3516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_RST
3517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP2
3518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP3
3519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP4
3520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_PER
3521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_GetADCTrigSrc(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig)
3523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *preg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sCommonRegs
3525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_ADCER[ADCTrig]))
3526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*preg, (REG_MASK_TAB_ADCER[ADCTrig])) >> REG_SHIFT_TAB_ADCER[ADCTrig]);
3527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Select the ADC post scaler.
3533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note This function allows to adjust each ADC trigger rate individually.
3534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note In center-aligned mode, the ADC trigger rate is also dependent on
3535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       ADROM[1:0] bitfield, programmed in the source timer
3536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       (see function @ref LL_HRTIM_TIM_SetADCRollOverMode)
3537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll ADCPS2       ADC10PSC        LL_HRTIM_SetADCPostScaler\n
3538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC9PSC         LL_HRTIM_SetADCPostScaler\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 253


3539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC8PSC         LL_HRTIM_SetADCPostScaler\n
3540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC7PSC         LL_HRTIM_SetADCPostScaler\n
3541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC6PSC         LL_HRTIM_SetADCPostScaler\n
3542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC5PSC         LL_HRTIM_SetADCPostScaler\n
3543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC4PSC         LL_HRTIM_SetADCPostScaler\n
3544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC3PSC         LL_HRTIM_SetADCPostScaler\n
3545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC2PSC         LL_HRTIM_SetADCPostScaler\n
3546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC1PSC         LL_HRTIM_SetADCPostScaler
3547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
3549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
3550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
3551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
3552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
3553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_5
3554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_6
3555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_7
3556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_8
3557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_9
3558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_10
3559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  PostScaler This parameter can be a number between Min_Data=0 and Max_Data=31
3560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SetADCPostScaler(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig, uint32_t Po
3563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint64_t mask = (uint64_t)(HRTIM_ADCPS1_AD1PSC) << (REG_OFFSET_TAB_ADCPSx[ADCTrig]);
3566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint64_t ratio = (uint64_t)(PostScaler) << (REG_OFFSET_TAB_ADCPSx[ADCTrig]);
3567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sCommonRegs.ADCPS1, (uint32_t)mask, (uint32_t)ratio);
3569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sCommonRegs.ADCPS2, (uint32_t)(mask >> 32U), (uint32_t)(ratio >> 32U));
3570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the selected ADC post scaler.
3575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll ADCPS2       ADC10PSC        LL_HRTIM_GetADCPostScaler\n
3576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC9PSC         LL_HRTIM_GetADCPostScaler\n
3577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC8PSC         LL_HRTIM_GetADCPostScaler\n
3578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC7PSC         LL_HRTIM_GetADCPostScaler\n
3579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC6PSC         LL_HRTIM_GetADCPostScaler\n
3580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC5PSC         LL_HRTIM_GetADCPostScaler\n
3581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC4PSC         LL_HRTIM_GetADCPostScaler\n
3582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC3PSC         LL_HRTIM_GetADCPostScaler\n
3583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC2PSC         LL_HRTIM_GetADCPostScaler\n
3584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC1PSC         LL_HRTIM_GetADCPostScaler
3585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
3587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
3588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
3589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
3590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
3591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_5
3592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_6
3593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_7
3594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_8
3595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_9
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 254


3596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_10
3597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval  PostScaler This parameter can be a number between Min_Data=0 and Max_Data=31
3598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_GetADCPostScaler(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig)
3600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint32_t reg1 = READ_REG(HRTIMx->sCommonRegs.ADCPS1);
3603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint32_t reg2 = READ_REG(HRTIMx->sCommonRegs.ADCPS2);
3604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint64_t mask = (uint64_t)(HRTIM_ADCPS1_AD1PSC) << (REG_OFFSET_TAB_ADCPSx[ADCTrig]);
3606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint64_t ratio = (uint64_t)(reg1) | ((uint64_t)(reg2) << 32U);
3607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (uint32_t)((ratio & mask) >> (REG_OFFSET_TAB_ADCPSx[ADCTrig])) ;
3609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Configure the DLL calibration mode.
3614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll DLLCR        CALEN         LL_HRTIM_ConfigDLLCalibration\n
3615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         DLLCR        CALRTE        LL_HRTIM_ConfigDLLCalibration
3616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Mode This parameter can be one of the following values:
3618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DLLCALIBRATION_MODE_SINGLESHOT
3619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DLLCALIBRATION_MODE_CONTINUOUS
3620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Period This parameter can be one of the following values:
3621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DLLCALIBRATION_RATE_0
3622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DLLCALIBRATION_RATE_1
3623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DLLCALIBRATION_RATE_2
3624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DLLCALIBRATION_RATE_3
3625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_ConfigDLLCalibration(HRTIM_TypeDef *HRTIMx, uint32_t Mode, uint32_t P
3628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sCommonRegs.DLLCR, (HRTIM_DLLCR_CALEN | HRTIM_DLLCR_CALRTE), (Mode | Period));
3630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Launch DLL calibration
3634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll DLLCR        CAL           LL_HRTIM_StartDLLCalibration
3635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_StartDLLCalibration(HRTIM_TypeDef *HRTIMx)
3639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
3641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
3645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EF_HRTIM_Timer_Control HRTIM_Timer_Control
3648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
3649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable timer(s) counter.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 255


3653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MDIER        TFCEN         LL_HRTIM_TIM_CounterEnable\n
3654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TECEN         LL_HRTIM_TIM_CounterEnable\n
3655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TDCEN         LL_HRTIM_TIM_CounterEnable\n
3656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TCCEN         LL_HRTIM_TIM_CounterEnable\n
3657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TBCEN         LL_HRTIM_TIM_CounterEnable\n
3658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TACEN         LL_HRTIM_TIM_CounterEnable\n
3659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        MCEN          LL_HRTIM_TIM_CounterEnable
3660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timers This parameter can be a combination of the following values:
3662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_CounterEnable(HRTIM_TypeDef *HRTIMx, uint32_t Timers)
3672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sMasterRegs.MCR, Timers);
3674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable timer(s) counter.
3678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MDIER        TFCEN         LL_HRTIM_TIM_CounterDisable\n
3679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TECEN         LL_HRTIM_TIM_CounterDisable\n
3680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TDCEN         LL_HRTIM_TIM_CounterDisable\n
3681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TCCEN         LL_HRTIM_TIM_CounterDisable\n
3682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TBCEN         LL_HRTIM_TIM_CounterDisable\n
3683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TACEN         LL_HRTIM_TIM_CounterDisable\n
3684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        MCEN          LL_HRTIM_TIM_CounterDisable
3685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timers This parameter can be a combination of the following values:
3687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_CounterDisable(HRTIM_TypeDef *HRTIMx, uint32_t Timers)
3697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(HRTIMx->sMasterRegs.MCR, Timers);
3699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether the timer counter is enabled.
3703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MDIER        TFCEN         LL_HRTIM_TIM_IsCounterEnabled\n
3704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TECEN         LL_HRTIM_TIM_IsCounterEnabled\n
3705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TDCEN         LL_HRTIM_TIM_IsCounterEnabled\n
3706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TCCEN         LL_HRTIM_TIM_IsCounterEnabled\n
3707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TBCEN         LL_HRTIM_TIM_IsCounterEnabled\n
3708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TACEN         LL_HRTIM_TIM_IsCounterEnabled\n
3709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        MCEN          LL_HRTIM_TIM_IsCounterEnabled
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 256


3710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of MCEN or TxCEN bit HRTIM_MCR register (1 or 0).
3720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsCounterEnabled(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(HRTIMx->sMasterRegs.MCR, Timer) == (Timer)) ? 1UL : 0UL);
3724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the timer clock prescaler ratio.
3728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        CKPSC         LL_HRTIM_TIM_SetPrescaler\n
3729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     CKPSC         LL_HRTIM_TIM_SetPrescaler
3730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note The counter clock equivalent frequency (CK_CNT) is equal to fHRCK / 2^CKPSC[2:0].
3731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note The prescaling ratio cannot be modified once the timer counter is enabled.
3732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Prescaler This parameter can be one of the following values:
3742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL32
3743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL16
3744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL8
3745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL4
3746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL2
3747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_DIV1
3748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_DIV2
3749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_DIV4
3750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetPrescaler(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Pres
3753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
3756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*pReg, HRTIM_MCR_CK_PSC, Prescaler);
3757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the timer clock prescaler ratio
3761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        CKPSC         LL_HRTIM_TIM_GetPrescaler\n
3762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     CKPSC         LL_HRTIM_TIM_GetPrescaler
3763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 257


3767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Prescaler Returned value can be one of the following values:
3773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL32
3774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL16
3775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL8
3776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL4
3777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL2
3778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_DIV1
3779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_DIV2
3780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_DIV4
3781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetPrescaler(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
3786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, HRTIM_MCR_CK_PSC));
3787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the counter operating mode mode (single-shot, continuous or re-triggerable).
3791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        CONT         LL_HRTIM_TIM_SetCounterMode\n
3792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MCR        RETRIG       LL_HRTIM_TIM_SetCounterMode\n
3793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     CONT         LL_HRTIM_TIM_SetCounterMode\n
3794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     RETRIG       LL_HRTIM_TIM_SetCounterMode
3795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Mode This parameter can be one of the following values:
3805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_MODE_CONTINUOUS
3806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_MODE_SINGLESHOT
3807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_MODE_RETRIGGERABLE
3808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetCounterMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Mo
3811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
3814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*pReg, (HRTIM_TIMCR_RETRIG | HRTIM_MCR_CONT), Mode);
3815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the counter operating mode mode
3819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        CONT         LL_HRTIM_TIM_GetCounterMode\n
3820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MCR        RETRIG       LL_HRTIM_TIM_GetCounterMode\n
3821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     CONT         LL_HRTIM_TIM_GetCounterMode\n
3822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     RETRIG       LL_HRTIM_TIM_GetCounterMode
3823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 258


3824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Mode Returned value can be one of the following values:
3833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_MODE_CONTINUOUS
3834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_MODE_SINGLESHOT
3835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_MODE_RETRIGGERABLE
3836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetCounterMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
3841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, (HRTIM_MCR_RETRIG | HRTIM_MCR_CONT)));
3842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the half duty-cycle mode.
3846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        HALF         LL_HRTIM_TIM_EnableHalfMode\n
3847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     HALF         LL_HRTIM_TIM_EnableHalfMode
3848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note When the half mode is enabled, HRTIM_MCMP1R (or HRTIM_CMP1xR)
3849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       active register is automatically updated with HRTIM_MPER/2
3850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       (or HRTIM_PERxR/2) value when HRTIM_MPER (or HRTIM_PERxR) register is written.
3851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_EnableHalfMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
3866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(*pReg, HRTIM_MCR_HALF);
3867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the half duty-cycle mode.
3871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        HALF         LL_HRTIM_TIM_DisableHalfMode\n
3872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     HALF         LL_HRTIM_TIM_DisableHalfMode
3873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 259


3881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_DisableHalfMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
3888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_MCR_HALF);
3889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_MCR_INTLVD << REG_SHIFT_TAB_INTLVD[iTimer]);
3890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether half duty-cycle mode is enabled for a given timer.
3894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        HALF         LL_HRTIM_TIM_IsEnabledHalfMode\n
3895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     HALF         LL_HRTIM_TIM_IsEnabledHalfMode
3896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of HALF bit to 1 in HRTIM_MCR or HRTIM_TIMxCR register (1 or 0).
3906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsEnabledHalfMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
3911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(*pReg, HRTIM_MCR_HALF) == (HRTIM_MCR_HALF)) ? 1UL : 0UL);
3913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the Re-Syncronisation Update.
3917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   The update coming from adjacent timers (when MSTU, TAU, TBU, TCU, TDU, TEU, TFU bit is 
3918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         or from a software update (TxSWU bit) is taken into account on the following reset/roll
3919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR     RSYNCU         LL_HRTIM_TIM_EnableResyncUpdate
3920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_EnableResyncUpdate(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
3933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs[0].TI
3934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
3935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(*pReg, HRTIM_TIMCR_RSYNCU);
3936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   /* This bit is significant only when UPDGAT[3:0] = 0000, it is ignored otherwise */
3937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 260


3938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the Re-Syncronisation Update.
3941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   The update coming from adjacent timers (when MSTU, TAU, TBU, TCU, TDU, TEU, TFU bit is 
3942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         or from a software update (TxSWU bit) is taken into account immediately.
3943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR     RSYNCU         LL_HRTIM_TIM_DisableResyncUpdate
3944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_DisableResyncUpdate(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
3957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs[0].TI
3958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
3959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_TIMCR_RSYNCU);
3961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   /* This bit is significant only when UPDGAT[3:0] = 0000, it is ignored otherwise */
3962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether the Re-Syncronisation Update is enabled.
3966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   This bit specifies whether update source coming outside
3967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         from the timing unit must be synchronized
3968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR     RSYNCU         LL_HRTIM_TIM_IsEnabledResyncUpdate
3969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of RSYNC bit in HRTIM_TIMxCR register (1 or 0).
3978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsEnabledResyncUpdate(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
3982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs
3983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_TIMER[iTimer]));
3984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(*pReg, HRTIM_TIMCR_RSYNCU) == (HRTIM_TIMCR_RSYNCU)) ? 1UL : 0UL);
3986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   /* This bit is significant only when UPDGAT[3:0] = 0000, it is ignored otherwise */
3987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note Interleaved mode complements the Half mode and helps the implementation of interleaved to
3991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note When interleaved mode is enabled, the content of the compare registers is overridden.
3992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        HALF      LL_HRTIM_TIM_SetInterleavedMode\n
3993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MCR        INTLVD    LL_HRTIM_TIM_SetInterleavedMode\n
3994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     HALF      LL_HRTIM_TIM_SetInterleavedMode\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 261


3995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     INTLVD    LL_HRTIM_TIM_SetInterleavedMode
3996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Mode This parameter can be one of the following values:
4006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_DISABLED
4007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_DUAL
4008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_TRIPLE
4009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_QUAD
4010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetInterleavedMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_
4013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*pReg, REG_MASK_TAB_INTLVD[iTimer],
4018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****              ((Mode & HRTIM_MCR_HALF) | ((Mode & HRTIM_MCR_INTLVD) << REG_SHIFT_TAB_INTLVD[iTimer])
4019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  get the Interleaved configuration.
4023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        INTLVD         LL_HRTIM_TIM_GetInterleavedMode\n
4024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     INTLVD         LL_HRTIM_TIM_GetInterleavedMode
4025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note The interleaved Mode is Triple or Quad if HALF bit is disabled
4026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *              the interleaved Mode is dual if HALF bit is set,
4027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *              HRTIM_MCMP1R (or HRTIM_CMP1xR) active register is automatically updated
4029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *              with HRTIM_MPER/2 or HRTIM_MPER/4
4030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       (or HRTIM_PERxR/2) value when HRTIM_MPER (or HRTIM_PERxR) register is written.
4031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval This parameter can be one of the following values:
4042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_DISABLED
4043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_DUAL
4044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_TRIPLE
4045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_QUAD
4046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetInterleavedMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 262


4052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint32_t Mode = READ_BIT(*pReg, (REG_MASK_TAB_INTLVD[iTimer]));
4053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((Mode & HRTIM_MCR_HALF) | ((Mode  >> REG_SHIFT_TAB_INTLVD[iTimer]) &  HRTIM_MCR_INTLVD));
4054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the timer start when receiving a synchronization input event.
4058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        SYNCSTRTM        LL_HRTIM_TIM_EnableStartOnSync\n
4059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     SYNSTRTA         LL_HRTIM_TIM_EnableStartOnSync
4060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_EnableStartOnSync(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(*pReg, HRTIM_MCR_SYNCSTRTM);
4076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the timer start when receiving a synchronization input event.
4080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        SYNCSTRTM        LL_HRTIM_TIM_DisableStartOnSync\n
4081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     SYNSTRTA         LL_HRTIM_TIM_DisableStartOnSync
4082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_DisableStartOnSync(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_MCR_SYNCSTRTM);
4098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether the timer start when receiving a synchronization input event.
4102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        SYNCSTRTM        LL_HRTIM_TIM_IsEnabledStartOnSync\n
4103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     SYNSTRTA         LL_HRTIM_TIM_IsEnabledStartOnSync
4104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 263


4109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of SYNCSTRTx bit in HRTIM_MCR or HRTIM_TIMxCR register (1 or 0).
4114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsEnabledStartOnSync(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(*pReg, HRTIM_MCR_SYNCSTRTM) == (HRTIM_MCR_SYNCSTRTM)) ? 1UL : 0UL);
4121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the timer reset when receiving a synchronization input event.
4125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        SYNCRSTM        LL_HRTIM_TIM_EnableResetOnSync\n
4126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     SYNCRSTA        LL_HRTIM_TIM_EnableResetOnSync
4127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_EnableResetOnSync(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(*pReg, HRTIM_MCR_SYNCRSTM);
4143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the timer reset when receiving a synchronization input event.
4147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        SYNCRSTM        LL_HRTIM_TIM_DisableResetOnSync\n
4148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     SYNCRSTA        LL_HRTIM_TIM_DisableResetOnSync
4149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_DisableResetOnSync(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_MCR_SYNCRSTM);
4165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 264


4166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether the timer reset when receiving a synchronization input event.
4169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        SYNCRSTM        LL_HRTIM_TIM_IsEnabledResetOnSync\n
4170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     SYNCRSTA        LL_HRTIM_TIM_IsEnabledResetOnSync
4171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsEnabledResetOnSync(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(*pReg, HRTIM_MCR_SYNCRSTM) == (HRTIM_MCR_SYNCRSTM)) ? 1UL : 0UL);
4188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the HRTIM output the DAC synchronization event is generated on (DACtrigOutx).
4192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        DACSYNC        LL_HRTIM_TIM_SetDACTrig\n
4193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     DACSYNC        LL_HRTIM_TIM_SetDACTrig
4194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  DACTrig This parameter can be one of the following values:
4204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_NONE
4205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_DACTRIGOUT_1
4206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_DACTRIGOUT_2
4207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_DACTRIGOUT_3
4208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetDACTrig(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t DACTri
4211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*pReg, HRTIM_MCR_DACSYNC, DACTrig);
4215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the HRTIM output the DAC synchronization event is generated on (DACtrigOutx).
4219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        DACSYNC        LL_HRTIM_TIM_GetDACTrig\n
4220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     DACSYNC        LL_HRTIM_TIM_GetDACTrig
4221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 265


4223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval DACTrig Returned value can be one of the following values:
4231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_NONE
4232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_DACTRIGOUT_1
4233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_DACTRIGOUT_2
4234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_DACTRIGOUT_3
4235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetDACTrig(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, HRTIM_MCR_DACSYNC));
4241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the timer registers preload mechanism.
4245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        PREEN        LL_HRTIM_TIM_EnablePreload\n
4246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     PREEN        LL_HRTIM_TIM_EnablePreload
4247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note When the preload mode is enabled, accessed registers are shadow registers.
4248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       Their content is transferred into the active register after an update request,
4249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       either software or synchronized with an event.
4250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_EnablePreload(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(*pReg, HRTIM_MCR_PREEN);
4266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the timer registers preload mechanism.
4270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        PREEN        LL_HRTIM_TIM_DisablePreload\n
4271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     PREEN        LL_HRTIM_TIM_DisablePreload
4272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 266


4280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_DisablePreload(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_MCR_PREEN);
4288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether the timer registers preload mechanism is enabled.
4292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        PREEN        LL_HRTIM_TIM_IsEnabledPreload\n
4293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     PREEN        LL_HRTIM_TIM_IsEnabledPreload
4294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of PREEN bit in HRTIM_MCR or HRTIM_TIMxCR register (1 or 0).
4304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsEnabledPreload(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(*pReg, HRTIM_MCR_PREEN) == (HRTIM_MCR_PREEN)) ? 1UL : 0UL);
4311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the timer register update trigger.
4315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR           MREPU      LL_HRTIM_TIM_SetUpdateTrig\n
4316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TAU        LL_HRTIM_TIM_SetUpdateTrig\n
4317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TBU        LL_HRTIM_TIM_SetUpdateTrig\n
4318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TCU        LL_HRTIM_TIM_SetUpdateTrig\n
4319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TDU        LL_HRTIM_TIM_SetUpdateTrig\n
4320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TEU        LL_HRTIM_TIM_SetUpdateTrig\n
4321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TFU        LL_HRTIM_TIM_SetUpdateTrig\n
4322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        MSTU       LL_HRTIM_TIM_SetUpdateTrig
4323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  UpdateTrig This parameter can be one of the following values:
4333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For the master timer this parameter can be one of the following values:
4335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_NONE
4336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_REPETITION
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 267


4337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For timer A..F this parameter can be:
4339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_NONE
4340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         or a combination of the following values:
4341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_MASTER
4342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_A
4343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_B
4344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_C
4345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_D
4346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_E
4347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_F
4348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_REPETITION
4349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_RESET
4350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetUpdateTrig(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Upd
4353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*pReg, REG_MASK_TAB_UPDATETRIG[iTimer], UpdateTrig << REG_SHIFT_TAB_UPDATETRIG[iTimer]
4357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the timer register update trigger.
4361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR           MREPU      LL_HRTIM_TIM_GetUpdateTrig\n
4362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TBU        LL_HRTIM_TIM_GetUpdateTrig\n
4363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TCU        LL_HRTIM_TIM_GetUpdateTrig\n
4364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TDU        LL_HRTIM_TIM_GetUpdateTrig\n
4365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TEU        LL_HRTIM_TIM_GetUpdateTrig\n
4366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TFU        LL_HRTIM_TIM_GetUpdateTrig\n
4367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        MSTU       LL_HRTIM_TIM_GetUpdateTrig
4368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval UpdateTrig Returned value can be one of the following values:
4378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For the master timer this parameter can be one of the following values:
4380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_NONE
4381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_REPETITION
4382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For timer A..F this parameter can be:
4384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_NONE
4385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         or a combination of the following values:
4386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_MASTER
4387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_A
4388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_B
4389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_C
4390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_D
4391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_E
4392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_F
4393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_REPETITION
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 268


4394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_RESET
4395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetUpdateTrig(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, REG_MASK_TAB_UPDATETRIG[iTimer]) >>  REG_SHIFT_TAB_UPDATETRIG[iTimer]);
4401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set  the timer registers update condition (how the registers update occurs relatively t
4405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR           BRSTDMA      LL_HRTIM_TIM_SetUpdateGating\n
4406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        UPDGAT       LL_HRTIM_TIM_SetUpdateGating
4407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  UpdateGating This parameter can be one of the following values:
4417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For the master timer this parameter can be one of the following values:
4419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_INDEPENDENT
4420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST
4421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST_UPDATE
4422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For the timer A..F this parameter can be one of the following values:
4424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_INDEPENDENT
4425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST
4426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST_UPDATE
4427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN1
4428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN2
4429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN3
4430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN1_UPDATE
4431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN2_UPDATE
4432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN3_UPDATE
4433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetUpdateGating(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t U
4436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*pReg, REG_MASK_TAB_UPDATEGATING[iTimer], (UpdateGating << REG_SHIFT_TAB_UPDATEGATING[
4440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get  the timer registers update condition.
4444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR           BRSTDMA      LL_HRTIM_TIM_GetUpdateGating\n
4445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        UPDGAT       LL_HRTIM_TIM_GetUpdateGating
4446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 269


4451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval UpdateGating Returned value can be one of the following values:
4456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For the master timer this parameter can be one of the following values:
4458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_INDEPENDENT
4459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST
4460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST_UPDATE
4461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For the timer A..F this parameter can be one of the following values:
4463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_INDEPENDENT
4464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST
4465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST_UPDATE
4466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN1
4467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN2
4468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN3
4469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN1_UPDATE
4470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN2_UPDATE
4471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN3_UPDATE
4472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetUpdateGating(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, REG_MASK_TAB_UPDATEGATING[iTimer]) >>  REG_SHIFT_TAB_UPDATEGATING[iTimer]
4478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the push-pull mode.
4482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR        PSHPLL       LL_HRTIM_TIM_EnablePushPullMode
4483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_EnablePushPullMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
4496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs[0].TI
4497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
4498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(*pReg, HRTIM_TIMCR_PSHPLL);
4499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the push-pull mode.
4503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR        PSHPLL       LL_HRTIM_TIM_DisablePushPullMode
4504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 270


4508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_DisablePushPullMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
4517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs[0].TI
4518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
4519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_TIMCR_PSHPLL);
4520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether the push-pull mode is enabled.
4524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR        PSHPLL       LL_HRTIM_TIM_IsEnabledPushPullMode\n
4525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of PSHPLL bit in HRTIM_TIMxCR register (1 or 0).
4534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsEnabledPushPullMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
4538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs
4539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_TIMER[iTimer]));
4540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(*pReg, HRTIM_TIMCR_PSHPLL) == (HRTIM_TIMCR_PSHPLL)) ? 1UL : 0UL);
4541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the functioning mode of the compare unit (CMP2 or CMP4 can operate in standard mode
4545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR        DELCMP2       LL_HRTIM_TIM_SetCompareMode\n
4546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        DELCMP4       LL_HRTIM_TIM_SetCompareMode
4547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note In auto-delayed mode  the compare match occurs independently from the timer counter value
4548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  CompareUnit This parameter can be one of the following values:
4557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREUNIT_2
4558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREUNIT_4
4559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Mode This parameter can be one of the following values:
4560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_REGULAR
4561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_DELAY_NOTIMEOUT
4562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_DELAY_CMP1
4563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_DELAY_CMP3
4564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 271


4565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetCompareMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Co
4567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                  uint32_t Mode)
4568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
4570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs[0].TI
4571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
4572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t shift = (((uint32_t)POSITION_VAL(CompareUnit) - (uint32_t)POSITION_VAL(LL_HRTIM
4573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(* pReg, (HRTIM_TIMCR_DELCMP2 << shift), (Mode << shift));
4574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the functioning mode of the compare unit.
4578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR        DELCMP2       LL_HRTIM_TIM_GetCompareMode\n
4579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        DELCMP4       LL_HRTIM_TIM_GetCompareMode
4580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  CompareUnit This parameter can be one of the following values:
4589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREUNIT_2
4590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREUNIT_4
4591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Mode Returned value can be one of the following values:
4592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_REGULAR
4593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_DELAY_NOTIMEOUT
4594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_DELAY_CMP1
4595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_DELAY_CMP3
4596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetCompareMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_
4598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
4600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs
4601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_TIMER[iTimer]));
4602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t shift = (((uint32_t)POSITION_VAL(CompareUnit) - (uint32_t)POSITION_VAL(LL_HRTIM
4603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, (HRTIM_TIMCR_DELCMP2 << shift)) >>  shift);
4604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the timer counter value.
4608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCNTR        MCNT       LL_HRTIM_TIM_SetCounter\n
4609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CNTxR        CNTx       LL_HRTIM_TIM_SetCounter
4610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note  This function can only be called when the timer is stopped.
4611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note  For HR clock prescaling ratio below 32 (CKPSC[2:0] < 5), the least
4612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *        significant bits of the counter are not significant. They cannot be
4613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *        written and return 0 when read.
4614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note The timer behavior is not guaranteed if the counter value is set above
4615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       the period.
4616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 272


4622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Counter Value between 0 and 0xFFFF
4626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetCounter(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Counte
4629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCNTR
4632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
4633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(* pReg, HRTIM_MCNTR_MCNTR, Counter);
4634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get actual timer counter value.
4638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCNTR        MCNT       LL_HRTIM_TIM_GetCounter\n
4639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CNTxR        CNTx       LL_HRTIM_TIM_GetCounter
4640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Counter Value between 0 and 0xFFFF
4650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetCounter(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_TIMER[iTimer]));
4656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, HRTIM_MCNTR_MCNTR));
4657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the timer period value.
4661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MPER        MPER       LL_HRTIM_TIM_SetPeriod\n
4662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         PERxR       PERx       LL_HRTIM_TIM_SetPeriod
4663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Period Value between 0 and 0xFFFF
4673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetPeriod(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Period)
4676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MPER)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 273


4679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
4680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(* pReg, HRTIM_MPER_MPER, Period);
4681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get actual timer period value.
4685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MPER        MPER       LL_HRTIM_TIM_GetPeriod\n
4686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         PERxR       PERx       LL_HRTIM_TIM_GetPeriod
4687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Period Value between 0 and 0xFFFF
4697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetPeriod(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 730              		.loc 4 4699 1
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 16
 733              		@ frame_needed = 1, uses_anonymous_args = 0
 734              		@ link register save eliminated.
 735 0000 90B4     		push	{r4, r7}
 736              	.LCFI32:
 737              		.cfi_def_cfa_offset 8
 738              		.cfi_offset 4, -8
 739              		.cfi_offset 7, -4
 740 0002 84B0     		sub	sp, sp, #16
 741              	.LCFI33:
 742              		.cfi_def_cfa_offset 24
 743 0004 00AF     		add	r7, sp, #0
 744              	.LCFI34:
 745              		.cfi_def_cfa_register 7
 746 0006 7860     		str	r0, [r7, #4]
 747 0008 3960     		str	r1, [r7]
 748 000a 3B68     		ldr	r3, [r7]
 749 000c FB60     		str	r3, [r7, #12]
 750              	.LBB14:
 751              	.LBB15:
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 274


 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 275


 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 752              		.loc 2 988 4
 753 000e FB68     		ldr	r3, [r7, #12]
 754              		.syntax unified
 755              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 756 0010 93FAA3F3 		rbit r3, r3
 757              	@ 0 "" 2
 758              		.thumb
 759              		.syntax unified
 760 0014 BB60     		str	r3, [r7, #8]
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 276


 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 761              		.loc 2 1001 10
 762 0016 BB68     		ldr	r3, [r7, #8]
 763              	.LBE15:
 764              	.LBE14:
4700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
 765              		.loc 4 4700 40
 766 0018 B3FA83F3 		clz	r3, r3
 767 001c DBB2     		uxtb	r3, r3
 768              		.loc 4 4700 30
 769 001e 103B     		subs	r3, r3, #16
 770 0020 DBB2     		uxtb	r3, r3
 771              		.loc 4 4700 21
 772 0022 1C46     		mov	r4, r3
4701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
 773              		.loc 4 4701 80
 774 0024 7B68     		ldr	r3, [r7, #4]
 775 0026 1433     		adds	r3, r3, #20
 776              		.loc 4 4701 69
 777 0028 1A46     		mov	r2, r3
4702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_TIMER[iTimer]));
 778              		.loc 4 4702 89
 779 002a 064B     		ldr	r3, .L15
 780 002c 33F81430 		ldrh	r3, [r3, r4, lsl #1]
4701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
 781              		.loc 4 4701 58
 782 0030 1344     		add	r3, r3, r2
4701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
 783              		.loc 4 4701 33
 784 0032 1C46     		mov	r4, r3
4703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, HRTIM_MPER_MPER));
 785              		.loc 4 4703 11
 786 0034 2368     		ldr	r3, [r4]
 787 0036 9BB2     		uxth	r3, r3
4704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
 788              		.loc 4 4704 1
 789 0038 1846     		mov	r0, r3
 790 003a 1037     		adds	r7, r7, #16
 791              	.LCFI35:
 792              		.cfi_def_cfa_offset 8
 793 003c BD46     		mov	sp, r7
 794              	.LCFI36:
 795              		.cfi_def_cfa_register 13
 796              		@ sp needed
 797 003e 90BC     		pop	{r4, r7}
 798              	.LCFI37:
 799              		.cfi_restore 7
 800              		.cfi_restore 4
 801              		.cfi_def_cfa_offset 0
 802 0040 7047     		bx	lr
 803              	.L16:
 804 0042 00BF     		.align	2
 805              	.L15:
 806 0044 00000000 		.word	REG_OFFSET_TAB_TIMER
 807              		.cfi_endproc
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 277


 808              	.LFE390:
 810              		.section	.text.LL_HRTIM_TIM_SetCompare1,"ax",%progbits
 811              		.align	1
 812              		.syntax unified
 813              		.thumb
 814              		.thumb_func
 815              		.fpu fpv4-sp-d16
 817              	LL_HRTIM_TIM_SetCompare1:
 818              	.LFB393:
4705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the timer repetition period value.
4708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MREP        MREP       LL_HRTIM_TIM_SetRepetition\n
4709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         REPxR       REPx       LL_HRTIM_TIM_SetRepetition
4710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Repetition Value between 0 and 0xFF
4720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetRepetition(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Rep
4723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MREP)
4726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
4727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(* pReg, HRTIM_MREP_MREP, Repetition);
4728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get actual timer repetition period value.
4732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MREP        MREP       LL_HRTIM_TIM_GetRepetition\n
4733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         REPxR       REPx       LL_HRTIM_TIM_GetRepetition
4734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Repetition Value between 0 and 0xFF
4744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetRepetition(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_TIMER[iTimer]));
4750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, HRTIM_MREP_MREP));
4751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 278


4753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the compare value of the compare unit 1.
4755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCMP1R      MCMP1       LL_HRTIM_TIM_SetCompare1\n
4756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CMP1xR      CMP1x       LL_HRTIM_TIM_SetCompare1
4757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  CompareValue Compare value must be above or equal to 3
4767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         periods of the fHRTIM clock, that is 0x60 if CKPSC[2:0] = 0,
4768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         0x30 if CKPSC[2:0] = 1, 0x18 if CKPSC[2:0] = 2,...
4769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetCompare1(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Compa
4772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 819              		.loc 4 4772 1
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 24
 822              		@ frame_needed = 1, uses_anonymous_args = 0
 823              		@ link register save eliminated.
 824 0000 90B4     		push	{r4, r7}
 825              	.LCFI38:
 826              		.cfi_def_cfa_offset 8
 827              		.cfi_offset 4, -8
 828              		.cfi_offset 7, -4
 829 0002 86B0     		sub	sp, sp, #24
 830              	.LCFI39:
 831              		.cfi_def_cfa_offset 32
 832 0004 00AF     		add	r7, sp, #0
 833              	.LCFI40:
 834              		.cfi_def_cfa_register 7
 835 0006 F860     		str	r0, [r7, #12]
 836 0008 B960     		str	r1, [r7, #8]
 837 000a 7A60     		str	r2, [r7, #4]
 838 000c BB68     		ldr	r3, [r7, #8]
 839 000e 7B61     		str	r3, [r7, #20]
 840              	.LBB16:
 841              	.LBB17:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 842              		.loc 2 988 4
 843 0010 7B69     		ldr	r3, [r7, #20]
 844              		.syntax unified
 845              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 846 0012 93FAA3F3 		rbit r3, r3
 847              	@ 0 "" 2
 848              		.thumb
 849              		.syntax unified
 850 0016 3B61     		str	r3, [r7, #16]
 851              		.loc 2 1001 10
 852 0018 3B69     		ldr	r3, [r7, #16]
 853              	.LBE17:
 854              	.LBE16:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 279


4773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
 855              		.loc 4 4773 40
 856 001a B3FA83F3 		clz	r3, r3
 857 001e DBB2     		uxtb	r3, r3
 858              		.loc 4 4773 30
 859 0020 103B     		subs	r3, r3, #16
 860 0022 DBB2     		uxtb	r3, r3
 861              		.loc 4 4773 21
 862 0024 1C46     		mov	r4, r3
4774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCMP1
 863              		.loc 4 4774 74
 864 0026 FB68     		ldr	r3, [r7, #12]
 865 0028 1C33     		adds	r3, r3, #28
 866              		.loc 4 4774 63
 867 002a 1A46     		mov	r2, r3
4775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
 868              		.loc 4 4775 83
 869 002c 074B     		ldr	r3, .L19
 870 002e 33F81430 		ldrh	r3, [r3, r4, lsl #1]
4774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCMP1
 871              		.loc 4 4774 52
 872 0032 1344     		add	r3, r3, r2
4774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCMP1
 873              		.loc 4 4774 27
 874 0034 1C46     		mov	r4, r3
4776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(* pReg, HRTIM_MCMP1R_MCMP1R, CompareValue);
 875              		.loc 4 4776 3
 876 0036 2368     		ldr	r3, [r4]
 877 0038 1B0C     		lsrs	r3, r3, #16
 878 003a 1B04     		lsls	r3, r3, #16
 879 003c 7A68     		ldr	r2, [r7, #4]
 880 003e 1343     		orrs	r3, r3, r2
 881 0040 2360     		str	r3, [r4]
4777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
 882              		.loc 4 4777 1
 883 0042 00BF     		nop
 884 0044 1837     		adds	r7, r7, #24
 885              	.LCFI41:
 886              		.cfi_def_cfa_offset 8
 887 0046 BD46     		mov	sp, r7
 888              	.LCFI42:
 889              		.cfi_def_cfa_register 13
 890              		@ sp needed
 891 0048 90BC     		pop	{r4, r7}
 892              	.LCFI43:
 893              		.cfi_restore 7
 894              		.cfi_restore 4
 895              		.cfi_def_cfa_offset 0
 896 004a 7047     		bx	lr
 897              	.L20:
 898              		.align	2
 899              	.L19:
 900 004c 00000000 		.word	REG_OFFSET_TAB_TIMER
 901              		.cfi_endproc
 902              	.LFE393:
 904              		.section	.text.LL_RCC_HSE_Enable,"ax",%progbits
 905              		.align	1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 280


 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 909              		.fpu fpv4-sp-d16
 911              	LL_RCC_HSE_Enable:
 912              	.LFB814:
 913              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @file    stm32g4xx_ll_rcc.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #ifndef STM32G4xx_LL_RCC_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define STM32G4xx_LL_RCC_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 281


  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Defines used to perform offsets*/
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Offset used to access to RCC_CCIPR and RCC_CCIPR2 registers */
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define RCC_OFFSET_CCIPR        0U
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define RCC_OFFSET_CCIPR2       0x14U
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** typedef struct
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 282


 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *           HW set-up.
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define HSE_VALUE    8000000U   /*!< Value of the HSE oscillator in Hz */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* HSE_VALUE */
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* HSI_VALUE */
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* LSE_VALUE */
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* LSI_VALUE */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define HSI48_VALUE  48000000U  /*!< Value of the HSI48 oscillator in Hz */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* HSI48_VALUE */
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (EXTERNAL_CLOCK_VALUE)
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define EXTERNAL_CLOCK_VALUE    48000U     /*!< Value of the I2S_CKIN, I2S and SAI1 external clock 
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* EXTERNAL_CLOCK_VALUE */
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   /*!< HSI48 Ready Interrupt Clear */
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 283


 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   /*!< HSI48 Ready Interrupt flag */
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   /*!< Low-Power reset flag */
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF    /*!< OBL reset flag */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    /*!< PIN reset flag */
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    /*!< Software Reset flag */
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   /*!< Independent Watchdog reset flag 
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   /*!< Window watchdog reset flag */
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    /*!< BOR reset flag */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    /*!< HSI48 Ready Interrupt Enable
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U                 /*!< LSI selection for low s
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL            /*!< LSE selection for low s
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 284


 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                            /*!< MCO output d
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 285


 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                      /*!< SYSCLK selec
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI16 select
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                      /*!< HSE selectio
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  /*!< Main PLL sel
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  /*!< LSI selectio
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) 
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_3                      /*!< HSI48 select
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1       /*!< MCO not divided */
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2       /*!< MCO divided by 2 */
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4       /*!< MCO divided by 4 */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8       /*!< MCO divided by 8 */
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16      /*!< MCO divided by 16 */
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx_CLKSOURCE  Peripheral USART clock source selection
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      (RCC_CCIPR_USART1SEL << 16U)                           /
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_0) /
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_1) /
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL)   /
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      (RCC_CCIPR_USART2SEL << 16U)                           /
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_0) /
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_1) /
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL)   /
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1      (RCC_CCIPR_USART3SEL << 16U)                           /
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_0) /
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_1) /
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL)   /
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UARTx_CLKSOURCE  Peripheral UART clock source selection
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART4SEL)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 286


 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_PCLK1       (RCC_CCIPR_UART4SEL << 16U)                           /*
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL_0)  /*
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_HSI         ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL_1)  /*
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_LSE         ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL)    /*
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART4SEL */
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART5SEL)
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_PCLK1       (RCC_CCIPR_UART5SEL << 16U)                           /*
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL_0)  /*
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_HSI         ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL_1)  /*
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_LSE         ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL)    /*
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART5SEL */
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE  Peripheral LPUART clock source selection
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U                     /*!< PCLK1 clock used as
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0          /*!< SYSCLK clock used a
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1          /*!< HSI clock used as L
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL            /*!< LSE clock used as L
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE  Peripheral I2C clock source selection
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 1
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 1
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 1
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 1
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 1
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 1
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 1
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 1
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 1
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_I2C4SEL)
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos <<
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos <<
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos <<
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_I2C4SEL */
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE  Peripheral LPTIM clock source selection
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      0x00000000U                                            /
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        RCC_CCIPR_LPTIM1SEL_0                                  /
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        RCC_CCIPR_LPTIM1SEL_1                                  /
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        RCC_CCIPR_LPTIM1SEL                                    /
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 287


 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1_CLKSOURCE  Peripheral SAI clock source selection
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_SYSCLK       0x00000000U                                           /*
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLL          RCC_CCIPR_SAI1SEL_0                                   /*
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PIN          RCC_CCIPR_SAI1SEL_1                                   /*
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_HSI          (RCC_CCIPR_SAI1SEL_0 | RCC_CCIPR_SAI1SEL_1)           /*
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S_CLKSOURCE  Peripheral I2S clock source selection
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_SYSCLK       0x00000000U                                          /*!<
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_PLL          RCC_CCIPR_I2S23SEL_0                                 /*!<
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_PIN          RCC_CCIPR_I2S23SEL_1                                 /*!<
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_HSI          (RCC_CCIPR_I2S23SEL_0 | RCC_CCIPR_I2S23SEL_1)        /*!<
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FDCAN_CLKSOURCE  Peripheral FDCAN clock source selection
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_HSE        0x00000000U             /*!< HSE clock used as FDCAN cloc
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_PLL        RCC_CCIPR_FDCANSEL_0    /*!< PLL clock used as FDCAN cloc
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_PCLK1      RCC_CCIPR_FDCANSEL_1    /*!< PCLK1 clock used as FDCAN cl
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE  Peripheral RNG clock source selection
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_HSI48        0x00000000U             /*!< HSI48 clock used as RNG cloc
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL          RCC_CCIPR_CLK48SEL_1    /*!< PLL clock used as RNG clock 
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48        0x00000000U             /*!< HSI48 clock used as USB cloc
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL          RCC_CCIPR_CLK48SEL_1    /*!< PLL clock used as USB clock 
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE  Peripheral ADC clock source selection
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE_NONE        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC12SEL_Pos << 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 288


 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE_PLL         ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC12SEL_Pos << 
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE_SYSCLK      ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC12SEL_Pos << 
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_ADC345SEL)
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE_NONE       ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC345SEL_Pos <<
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE_PLL        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC345SEL_Pos <<
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE_SYSCLK     ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC345SEL_Pos <<
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_ADC345SEL */
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_QUADSPI  Peripheral QUADSPI get clock source
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE_SYSCLK    0x00000000U              /*!< SYSCLK used as QuadSPI clo
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE_HSI       RCC_CCIPR2_QSPISEL_0     /*!< HSI used as QuadSPI clock 
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE_PLL       RCC_CCIPR2_QSPISEL_1     /*!< PLL used as QuadSPI clock 
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx Peripheral USART get clock source
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL /*!< USART1 Clock source selection *
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL /*!< USART2 Clock source selection *
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE            RCC_CCIPR_USART3SEL /*!< USART3 Clock source selection *
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UARTx Peripheral UART get clock source
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART4SEL)
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE             RCC_CCIPR_UART4SEL /*!< UART4 Clock source selection */
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART4SEL */
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART5SEL)
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE             RCC_CCIPR_UART5SEL /*!< UART5 Clock source selection */
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART5SEL */
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL /*!< LPUART1 Clock source selection
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 289


 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE              ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 1
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 1
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_I2C4SEL)
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE              ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos <<
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_I2C4SEL */
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL /*!< LPTIM1 Clock source selection *
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1  Peripheral SAI get clock source
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL /*!< SAI1 Clock source selection */
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S  Peripheral I2S get clock source
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE              RCC_CCIPR_I2S23SEL /*!< I2S Clock source selection */
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FDCAN  Peripheral FDCAN get clock source
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE             RCC_CCIPR_FDCANSEL /*!< FDCAN Clock source selection */
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG  Peripheral RNG get clock source
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_CLK48SEL /*!< RNG Clock source selection */
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_CLK48SEL /*!< USB Clock source selection */
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 290


 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC  Peripheral ADC get clock source
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE             ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC12SEL_Pos << 
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_ADC345SEL_Pos)
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE            ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC345SEL_Pos <<
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_ADC345SEL_Pos */
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_QUADSPI  Peripheral QUADSPI get clock source
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE           RCC_CCIPR2_QSPISEL    /*!< QuadSPI Clock source selectio
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL entry clock source
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U             /*!< No clock */
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  /*!< HSI16 clock selected as PLL
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  /*!< HSE clock selected as PLL e
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL division factor
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                             
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  RCC_PLLCFGR_PLLM_0                                      
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  RCC_PLLCFGR_PLLM_1                                      
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)               
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  RCC_PLLCFGR_PLLM_2                                      
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)               
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)               
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_9                  RCC_PLLCFGR_PLLM_3                                      
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0)               
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 291


 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1)               
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2)               
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  0x00000000U            /*!< Main PLL division factor for
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_0)   /*!< Main PLL division factor for
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_1)   /*!< Main PLL division factor for
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)     /*!< Main PLL division factor for
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLPDIV_1)                                 
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)           
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLPDIV_2)                                 
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)           
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)           
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLPDIV_3)                                 
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)           
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)           
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)           
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLPDIV_4)                                 
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_0)           
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1)           
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2)           
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3)           
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 292


 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  0x00000000U             /*!< Main PLL division factor fo
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_0)    /*!< Main PLL division factor fo
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_1)    /*!< Main PLL division factor fo
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)      /*!< Main PLL division factor fo
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, __VALUE__)
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Register value
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency on system domain
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 293


 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 127
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) * (
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****                    ((((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U))
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on ADC domain
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 127
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 294


 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****                    ((__PLLP__) >> RCC_PLLCFGR_PLLPDIV_Pos))
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on 48M domain
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 127
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 295


 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****                    ((((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U))
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__,__AHBPRESCALER__) ((__SYSCLKFREQ__) >> (AHBPrescTabl
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 296


 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 914              		.loc 5 947 1
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 0
 917              		@ frame_needed = 1, uses_anonymous_args = 0
 918              		@ link register save eliminated.
 919 0000 80B4     		push	{r7}
 920              	.LCFI44:
 921              		.cfi_def_cfa_offset 4
 922              		.cfi_offset 7, -4
 923 0002 00AF     		add	r7, sp, #0
 924              	.LCFI45:
 925              		.cfi_def_cfa_register 7
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 926              		.loc 5 948 3
 927 0004 054B     		ldr	r3, .L22
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 297


 928 0006 1B68     		ldr	r3, [r3]
 929 0008 044A     		ldr	r2, .L22
 930 000a 43F48033 		orr	r3, r3, #65536
 931 000e 1360     		str	r3, [r2]
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 932              		.loc 5 949 1
 933 0010 00BF     		nop
 934 0012 BD46     		mov	sp, r7
 935              	.LCFI46:
 936              		.cfi_def_cfa_register 13
 937              		@ sp needed
 938 0014 5DF8047B 		ldr	r7, [sp], #4
 939              	.LCFI47:
 940              		.cfi_restore 7
 941              		.cfi_def_cfa_offset 0
 942 0018 7047     		bx	lr
 943              	.L23:
 944 001a 00BF     		.align	2
 945              	.L22:
 946 001c 00100240 		.word	1073876992
 947              		.cfi_endproc
 948              	.LFE814:
 950              		.section	.text.LL_RCC_HSE_IsReady,"ax",%progbits
 951              		.align	1
 952              		.syntax unified
 953              		.thumb
 954              		.thumb_func
 955              		.fpu fpv4-sp-d16
 957              	LL_RCC_HSE_IsReady:
 958              	.LFB816:
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 959              		.loc 5 967 1
 960              		.cfi_startproc
 961              		@ args = 0, pretend = 0, frame = 0
 962              		@ frame_needed = 1, uses_anonymous_args = 0
 963              		@ link register save eliminated.
 964 0000 80B4     		push	{r7}
 965              	.LCFI48:
 966              		.cfi_def_cfa_offset 4
 967              		.cfi_offset 7, -4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 298


 968 0002 00AF     		add	r7, sp, #0
 969              	.LCFI49:
 970              		.cfi_def_cfa_register 7
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 971              		.loc 5 968 12
 972 0004 074B     		ldr	r3, .L28
 973 0006 1B68     		ldr	r3, [r3]
 974 0008 03F40033 		and	r3, r3, #131072
 975              		.loc 5 968 71
 976 000c B3F5003F 		cmp	r3, #131072
 977 0010 01D1     		bne	.L25
 978              		.loc 5 968 71 is_stmt 0 discriminator 1
 979 0012 0123     		movs	r3, #1
 980 0014 00E0     		b	.L27
 981              	.L25:
 982              		.loc 5 968 71 discriminator 2
 983 0016 0023     		movs	r3, #0
 984              	.L27:
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 985              		.loc 5 969 1 is_stmt 1 discriminator 5
 986 0018 1846     		mov	r0, r3
 987 001a BD46     		mov	sp, r7
 988              	.LCFI50:
 989              		.cfi_def_cfa_register 13
 990              		@ sp needed
 991 001c 5DF8047B 		ldr	r7, [sp], #4
 992              	.LCFI51:
 993              		.cfi_restore 7
 994              		.cfi_def_cfa_offset 0
 995 0020 7047     		bx	lr
 996              	.L29:
 997 0022 00BF     		.align	2
 998              	.L28:
 999 0024 00100240 		.word	1073876992
 1000              		.cfi_endproc
 1001              	.LFE816:
 1003              		.section	.text.LL_RCC_SetSysClkSource,"ax",%progbits
 1004              		.align	1
 1005              		.syntax unified
 1006              		.thumb
 1007              		.thumb_func
 1008              		.fpu fpv4-sp-d16
 1010              	LL_RCC_SetSysClkSource:
 1011              	.LFB846:
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 299


 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 300


1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 127
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 127
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSI48
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSI48
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 301


1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 302


1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_EnableCSS
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Clock security system can be disabled only after a LSE
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       failure detection. In that case it MUST be disabled by software.
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_DisableCSS
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 303


1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 304


1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSCO LSCO
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable Low speed clock
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Enable
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Enable(void)
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable Low speed clock
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Disable
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Disable(void)
1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure Low speed clock selection
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_SetSource
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source);
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Low speed clock selection
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_GetSource
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL));
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 305


1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure the system clock source
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1012              		.loc 5 1343 1
 1013              		.cfi_startproc
 1014              		@ args = 0, pretend = 0, frame = 8
 1015              		@ frame_needed = 1, uses_anonymous_args = 0
 1016              		@ link register save eliminated.
 1017 0000 80B4     		push	{r7}
 1018              	.LCFI52:
 1019              		.cfi_def_cfa_offset 4
 1020              		.cfi_offset 7, -4
 1021 0002 83B0     		sub	sp, sp, #12
 1022              	.LCFI53:
 1023              		.cfi_def_cfa_offset 16
 1024 0004 00AF     		add	r7, sp, #0
 1025              	.LCFI54:
 1026              		.cfi_def_cfa_register 7
 1027 0006 7860     		str	r0, [r7, #4]
1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 1028              		.loc 5 1344 3
 1029 0008 064B     		ldr	r3, .L31
 1030 000a 9B68     		ldr	r3, [r3, #8]
 1031 000c 23F00302 		bic	r2, r3, #3
 1032 0010 0449     		ldr	r1, .L31
 1033 0012 7B68     		ldr	r3, [r7, #4]
 1034 0014 1343     		orrs	r3, r3, r2
 1035 0016 8B60     		str	r3, [r1, #8]
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1036              		.loc 5 1345 1
 1037 0018 00BF     		nop
 1038 001a 0C37     		adds	r7, r7, #12
 1039              	.LCFI55:
 1040              		.cfi_def_cfa_offset 4
 1041 001c BD46     		mov	sp, r7
 1042              	.LCFI56:
 1043              		.cfi_def_cfa_register 13
 1044              		@ sp needed
 1045 001e 5DF8047B 		ldr	r7, [sp], #4
 1046              	.LCFI57:
 1047              		.cfi_restore 7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 306


 1048              		.cfi_def_cfa_offset 0
 1049 0022 7047     		bx	lr
 1050              	.L32:
 1051              		.align	2
 1052              	.L31:
 1053 0024 00100240 		.word	1073876992
 1054              		.cfi_endproc
 1055              	.LFE846:
 1057              		.section	.text.LL_RCC_GetSysClkSource,"ax",%progbits
 1058              		.align	1
 1059              		.syntax unified
 1060              		.thumb
 1061              		.thumb_func
 1062              		.fpu fpv4-sp-d16
 1064              	LL_RCC_GetSysClkSource:
 1065              	.LFB847:
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get the system clock source
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1066              		.loc 5 1356 1
 1067              		.cfi_startproc
 1068              		@ args = 0, pretend = 0, frame = 0
 1069              		@ frame_needed = 1, uses_anonymous_args = 0
 1070              		@ link register save eliminated.
 1071 0000 80B4     		push	{r7}
 1072              	.LCFI58:
 1073              		.cfi_def_cfa_offset 4
 1074              		.cfi_offset 7, -4
 1075 0002 00AF     		add	r7, sp, #0
 1076              	.LCFI59:
 1077              		.cfi_def_cfa_register 7
1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 1078              		.loc 5 1357 21
 1079 0004 044B     		ldr	r3, .L35
 1080 0006 9B68     		ldr	r3, [r3, #8]
 1081              		.loc 5 1357 10
 1082 0008 03F00C03 		and	r3, r3, #12
1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1083              		.loc 5 1358 1
 1084 000c 1846     		mov	r0, r3
 1085 000e BD46     		mov	sp, r7
 1086              	.LCFI60:
 1087              		.cfi_def_cfa_register 13
 1088              		@ sp needed
 1089 0010 5DF8047B 		ldr	r7, [sp], #4
 1090              	.LCFI61:
 1091              		.cfi_restore 7
 1092              		.cfi_def_cfa_offset 0
 1093 0014 7047     		bx	lr
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 307


 1094              	.L36:
 1095 0016 00BF     		.align	2
 1096              	.L35:
 1097 0018 00100240 		.word	1073876992
 1098              		.cfi_endproc
 1099              	.LFE847:
 1101              		.section	.text.LL_RCC_SetAHBPrescaler,"ax",%progbits
 1102              		.align	1
 1103              		.syntax unified
 1104              		.thumb
 1105              		.thumb_func
 1106              		.fpu fpv4-sp-d16
 1108              	LL_RCC_SetAHBPrescaler:
 1109              	.LFB848:
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1110              		.loc 5 1376 1
 1111              		.cfi_startproc
 1112              		@ args = 0, pretend = 0, frame = 8
 1113              		@ frame_needed = 1, uses_anonymous_args = 0
 1114              		@ link register save eliminated.
 1115 0000 80B4     		push	{r7}
 1116              	.LCFI62:
 1117              		.cfi_def_cfa_offset 4
 1118              		.cfi_offset 7, -4
 1119 0002 83B0     		sub	sp, sp, #12
 1120              	.LCFI63:
 1121              		.cfi_def_cfa_offset 16
 1122 0004 00AF     		add	r7, sp, #0
 1123              	.LCFI64:
 1124              		.cfi_def_cfa_register 7
 1125 0006 7860     		str	r0, [r7, #4]
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 1126              		.loc 5 1377 3
 1127 0008 064B     		ldr	r3, .L38
 1128 000a 9B68     		ldr	r3, [r3, #8]
 1129 000c 23F0F002 		bic	r2, r3, #240
 1130 0010 0449     		ldr	r1, .L38
 1131 0012 7B68     		ldr	r3, [r7, #4]
 1132 0014 1343     		orrs	r3, r3, r2
 1133 0016 8B60     		str	r3, [r1, #8]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 308


1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1134              		.loc 5 1378 1
 1135 0018 00BF     		nop
 1136 001a 0C37     		adds	r7, r7, #12
 1137              	.LCFI65:
 1138              		.cfi_def_cfa_offset 4
 1139 001c BD46     		mov	sp, r7
 1140              	.LCFI66:
 1141              		.cfi_def_cfa_register 13
 1142              		@ sp needed
 1143 001e 5DF8047B 		ldr	r7, [sp], #4
 1144              	.LCFI67:
 1145              		.cfi_restore 7
 1146              		.cfi_def_cfa_offset 0
 1147 0022 7047     		bx	lr
 1148              	.L39:
 1149              		.align	2
 1150              	.L38:
 1151 0024 00100240 		.word	1073876992
 1152              		.cfi_endproc
 1153              	.LFE848:
 1155              		.section	.text.LL_RCC_SetAPB1Prescaler,"ax",%progbits
 1156              		.align	1
 1157              		.syntax unified
 1158              		.thumb
 1159              		.thumb_func
 1160              		.fpu fpv4-sp-d16
 1162              	LL_RCC_SetAPB1Prescaler:
 1163              	.LFB849:
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1164              		.loc 5 1392 1
 1165              		.cfi_startproc
 1166              		@ args = 0, pretend = 0, frame = 8
 1167              		@ frame_needed = 1, uses_anonymous_args = 0
 1168              		@ link register save eliminated.
 1169 0000 80B4     		push	{r7}
 1170              	.LCFI68:
 1171              		.cfi_def_cfa_offset 4
 1172              		.cfi_offset 7, -4
 1173 0002 83B0     		sub	sp, sp, #12
 1174              	.LCFI69:
 1175              		.cfi_def_cfa_offset 16
 1176 0004 00AF     		add	r7, sp, #0
 1177              	.LCFI70:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 309


 1178              		.cfi_def_cfa_register 7
 1179 0006 7860     		str	r0, [r7, #4]
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 1180              		.loc 5 1393 3
 1181 0008 064B     		ldr	r3, .L41
 1182 000a 9B68     		ldr	r3, [r3, #8]
 1183 000c 23F4E062 		bic	r2, r3, #1792
 1184 0010 0449     		ldr	r1, .L41
 1185 0012 7B68     		ldr	r3, [r7, #4]
 1186 0014 1343     		orrs	r3, r3, r2
 1187 0016 8B60     		str	r3, [r1, #8]
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1188              		.loc 5 1394 1
 1189 0018 00BF     		nop
 1190 001a 0C37     		adds	r7, r7, #12
 1191              	.LCFI71:
 1192              		.cfi_def_cfa_offset 4
 1193 001c BD46     		mov	sp, r7
 1194              	.LCFI72:
 1195              		.cfi_def_cfa_register 13
 1196              		@ sp needed
 1197 001e 5DF8047B 		ldr	r7, [sp], #4
 1198              	.LCFI73:
 1199              		.cfi_restore 7
 1200              		.cfi_def_cfa_offset 0
 1201 0022 7047     		bx	lr
 1202              	.L42:
 1203              		.align	2
 1204              	.L41:
 1205 0024 00100240 		.word	1073876992
 1206              		.cfi_endproc
 1207              	.LFE849:
 1209              		.section	.text.LL_RCC_SetAPB2Prescaler,"ax",%progbits
 1210              		.align	1
 1211              		.syntax unified
 1212              		.thumb
 1213              		.thumb_func
 1214              		.fpu fpv4-sp-d16
 1216              	LL_RCC_SetAPB2Prescaler:
 1217              	.LFB850:
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1218              		.loc 5 1408 1
 1219              		.cfi_startproc
 1220              		@ args = 0, pretend = 0, frame = 8
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 310


 1221              		@ frame_needed = 1, uses_anonymous_args = 0
 1222              		@ link register save eliminated.
 1223 0000 80B4     		push	{r7}
 1224              	.LCFI74:
 1225              		.cfi_def_cfa_offset 4
 1226              		.cfi_offset 7, -4
 1227 0002 83B0     		sub	sp, sp, #12
 1228              	.LCFI75:
 1229              		.cfi_def_cfa_offset 16
 1230 0004 00AF     		add	r7, sp, #0
 1231              	.LCFI76:
 1232              		.cfi_def_cfa_register 7
 1233 0006 7860     		str	r0, [r7, #4]
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 1234              		.loc 5 1409 3
 1235 0008 064B     		ldr	r3, .L44
 1236 000a 9B68     		ldr	r3, [r3, #8]
 1237 000c 23F46052 		bic	r2, r3, #14336
 1238 0010 0449     		ldr	r1, .L44
 1239 0012 7B68     		ldr	r3, [r7, #4]
 1240 0014 1343     		orrs	r3, r3, r2
 1241 0016 8B60     		str	r3, [r1, #8]
1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1242              		.loc 5 1410 1
 1243 0018 00BF     		nop
 1244 001a 0C37     		adds	r7, r7, #12
 1245              	.LCFI77:
 1246              		.cfi_def_cfa_offset 4
 1247 001c BD46     		mov	sp, r7
 1248              	.LCFI78:
 1249              		.cfi_def_cfa_register 13
 1250              		@ sp needed
 1251 001e 5DF8047B 		ldr	r7, [sp], #4
 1252              	.LCFI79:
 1253              		.cfi_restore 7
 1254              		.cfi_def_cfa_offset 0
 1255 0022 7047     		bx	lr
 1256              	.L45:
 1257              		.align	2
 1258              	.L44:
 1259 0024 00100240 		.word	1073876992
 1260              		.cfi_endproc
 1261              	.LFE850:
 1263              		.section	.text.LL_RCC_SetUSARTClockSource,"ax",%progbits
 1264              		.align	1
 1265              		.syntax unified
 1266              		.thumb
 1267              		.thumb_func
 1268              		.fpu fpv4-sp-d16
 1270              	LL_RCC_SetUSARTClockSource:
 1271              	.LFB855:
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 311


1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure MCOx
1471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
1472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
1473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 312


1474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI48
1479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
1480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
1487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
1488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
1489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
1490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
1507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_SetUSARTClockSource
1508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
1509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
1510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1
1518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
1519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
1520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
1521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
1524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1272              		.loc 5 1524 1
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 8
 1275              		@ frame_needed = 1, uses_anonymous_args = 0
 1276              		@ link register save eliminated.
 1277 0000 80B4     		push	{r7}
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 313


 1278              	.LCFI80:
 1279              		.cfi_def_cfa_offset 4
 1280              		.cfi_offset 7, -4
 1281 0002 83B0     		sub	sp, sp, #12
 1282              	.LCFI81:
 1283              		.cfi_def_cfa_offset 16
 1284 0004 00AF     		add	r7, sp, #0
 1285              	.LCFI82:
 1286              		.cfi_def_cfa_register 7
 1287 0006 7860     		str	r0, [r7, #4]
1525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 1288              		.loc 5 1525 3
 1289 0008 094B     		ldr	r3, .L47
 1290 000a D3F88820 		ldr	r2, [r3, #136]
 1291 000e 7B68     		ldr	r3, [r7, #4]
 1292 0010 1B0C     		lsrs	r3, r3, #16
 1293 0012 DB43     		mvns	r3, r3
 1294 0014 1A40     		ands	r2, r2, r3
 1295 0016 7B68     		ldr	r3, [r7, #4]
 1296 0018 9BB2     		uxth	r3, r3
 1297 001a 0549     		ldr	r1, .L47
 1298 001c 1343     		orrs	r3, r3, r2
 1299 001e C1F88830 		str	r3, [r1, #136]
1526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1300              		.loc 5 1526 1
 1301 0022 00BF     		nop
 1302 0024 0C37     		adds	r7, r7, #12
 1303              	.LCFI83:
 1304              		.cfi_def_cfa_offset 4
 1305 0026 BD46     		mov	sp, r7
 1306              	.LCFI84:
 1307              		.cfi_def_cfa_register 13
 1308              		@ sp needed
 1309 0028 5DF8047B 		ldr	r7, [sp], #4
 1310              	.LCFI85:
 1311              		.cfi_restore 7
 1312              		.cfi_def_cfa_offset 0
 1313 002c 7047     		bx	lr
 1314              	.L48:
 1315 002e 00BF     		.align	2
 1316              	.L47:
 1317 0030 00100240 		.word	1073876992
 1318              		.cfi_endproc
 1319              	.LFE855:
 1321              		.section	.text.LL_RCC_SetLPTIMClockSource,"ax",%progbits
 1322              		.align	1
 1323              		.syntax unified
 1324              		.thumb
 1325              		.thumb_func
 1326              		.fpu fpv4-sp-d16
 1328              	LL_RCC_SetLPTIMClockSource:
 1329              	.LFB859:
1527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(UART4)
1529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure UARTx clock source
1531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        UARTxSEL      LL_RCC_SetUARTClockSource
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 314


1532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  UARTxSource This parameter can be one of the following values:
1533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1 (*)
1534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK (*)
1535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI (*)
1536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE (*)
1537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1 (*)
1538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK (*)
1539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI (*)
1540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
1541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)
1546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (UARTxSource >> 16U), (UARTxSource & 0x0000FFFFU));
1548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* UART4 */
1550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure LPUART1x clock source
1553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
1554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
1555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
1562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
1564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
1568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_SetI2CClockSource
1569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
1570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1
1574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK
1575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI
1576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1
1577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI
1579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK1 (*)
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_SYSCLK (*)
1581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI (*)
1582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
1587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U));
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 315


1589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(*reg, 3UL << ((I2CxSource & 0x001F0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2C
1590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
1594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIM1SEL     LL_RCC_SetLPTIMClockSource
1595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
1596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
1603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1330              		.loc 5 1603 1
 1331              		.cfi_startproc
 1332              		@ args = 0, pretend = 0, frame = 8
 1333              		@ frame_needed = 1, uses_anonymous_args = 0
 1334              		@ link register save eliminated.
 1335 0000 80B4     		push	{r7}
 1336              	.LCFI86:
 1337              		.cfi_def_cfa_offset 4
 1338              		.cfi_offset 7, -4
 1339 0002 83B0     		sub	sp, sp, #12
 1340              	.LCFI87:
 1341              		.cfi_def_cfa_offset 16
 1342 0004 00AF     		add	r7, sp, #0
 1343              	.LCFI88:
 1344              		.cfi_def_cfa_register 7
 1345 0006 7860     		str	r0, [r7, #4]
1604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, LPTIMxSource);
 1346              		.loc 5 1604 3
 1347 0008 074B     		ldr	r3, .L50
 1348 000a D3F88830 		ldr	r3, [r3, #136]
 1349 000e 23F44022 		bic	r2, r3, #786432
 1350 0012 0549     		ldr	r1, .L50
 1351 0014 7B68     		ldr	r3, [r7, #4]
 1352 0016 1343     		orrs	r3, r3, r2
 1353 0018 C1F88830 		str	r3, [r1, #136]
1605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1354              		.loc 5 1605 1
 1355 001c 00BF     		nop
 1356 001e 0C37     		adds	r7, r7, #12
 1357              	.LCFI89:
 1358              		.cfi_def_cfa_offset 4
 1359 0020 BD46     		mov	sp, r7
 1360              	.LCFI90:
 1361              		.cfi_def_cfa_register 13
 1362              		@ sp needed
 1363 0022 5DF8047B 		ldr	r7, [sp], #4
 1364              	.LCFI91:
 1365              		.cfi_restore 7
 1366              		.cfi_def_cfa_offset 0
 1367 0026 7047     		bx	lr
 1368              	.L51:
 1369              		.align	2
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 316


 1370              	.L50:
 1371 0028 00100240 		.word	1073876992
 1372              		.cfi_endproc
 1373              	.LFE859:
 1375              		.section	.text.LL_RCC_SetADCClockSource,"ax",%progbits
 1376              		.align	1
 1377              		.syntax unified
 1378              		.thumb
 1379              		.thumb_func
 1380              		.fpu fpv4-sp-d16
 1382              	LL_RCC_SetADCClockSource:
 1383              	.LFB865:
1606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure SAIx clock source
1609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_SetSAIClockSource
1610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  SAIxSource This parameter can be one of the following values:
1611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_SYSCLK
1612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
1613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
1614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
1615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)
1620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
1622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure I2S clock source
1626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2S23SEL      LL_RCC_SetI2SClockSource
1627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  I2SxSource This parameter can be one of the following values:
1628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PLL
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_HSI
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
1635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S23SEL, I2SxSource);
1637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
1640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure FDCAN clock source
1642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        FDCANSEL      LL_RCC_SetFDCANClockSource
1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  FDCANxSource This parameter can be one of the following values:
1644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL
1646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PCLK1
1647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetFDCANClockSource(uint32_t FDCANxSource)
1650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 317


1651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_FDCANSEL, FDCANxSource);
1652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
1654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure RNG clock source
1657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetRNGClockSource
1658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
1659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
1664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, RNGxSource);
1666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure USB clock source
1670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetUSBClockSource
1671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
1673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, USBxSource);
1679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        ADC12SEL         LL_RCC_SetADCClockSource\n
1684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         CCIPR        ADC345SEL        LL_RCC_SetADCClockSource
1685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_NONE
1687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_PLL
1688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_SYSCLK
1689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_NONE   (*)
1690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_PLL    (*)
1691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_SYSCLK (*)
1692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1384              		.loc 5 1697 1
 1385              		.cfi_startproc
 1386              		@ args = 0, pretend = 0, frame = 8
 1387              		@ frame_needed = 1, uses_anonymous_args = 0
 1388              		@ link register save eliminated.
 1389 0000 80B4     		push	{r7}
 1390              	.LCFI92:
 1391              		.cfi_def_cfa_offset 4
 1392              		.cfi_offset 7, -4
 1393 0002 83B0     		sub	sp, sp, #12
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 318


 1394              	.LCFI93:
 1395              		.cfi_def_cfa_offset 16
 1396 0004 00AF     		add	r7, sp, #0
 1397              	.LCFI94:
 1398              		.cfi_def_cfa_register 7
 1399 0006 7860     		str	r0, [r7, #4]
1698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << 
 1400              		.loc 5 1698 3
 1401 0008 0E4B     		ldr	r3, .L53
 1402 000a D3F88820 		ldr	r2, [r3, #136]
 1403 000e 7B68     		ldr	r3, [r7, #4]
 1404 0010 1B0C     		lsrs	r3, r3, #16
 1405 0012 03F01F03 		and	r3, r3, #31
 1406 0016 0321     		movs	r1, #3
 1407 0018 01FA03F3 		lsl	r3, r1, r3
 1408 001c DB43     		mvns	r3, r3
 1409 001e 1A40     		ands	r2, r2, r3
 1410 0020 7B68     		ldr	r3, [r7, #4]
 1411 0022 D9B2     		uxtb	r1, r3
 1412 0024 7B68     		ldr	r3, [r7, #4]
 1413 0026 1B0C     		lsrs	r3, r3, #16
 1414 0028 03F01F03 		and	r3, r3, #31
 1415 002c 01FA03F3 		lsl	r3, r1, r3
 1416 0030 0449     		ldr	r1, .L53
 1417 0032 1343     		orrs	r3, r3, r2
 1418 0034 C1F88830 		str	r3, [r1, #136]
1699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1419              		.loc 5 1699 1
 1420 0038 00BF     		nop
 1421 003a 0C37     		adds	r7, r7, #12
 1422              	.LCFI95:
 1423              		.cfi_def_cfa_offset 4
 1424 003c BD46     		mov	sp, r7
 1425              	.LCFI96:
 1426              		.cfi_def_cfa_register 13
 1427              		@ sp needed
 1428 003e 5DF8047B 		ldr	r7, [sp], #4
 1429              	.LCFI97:
 1430              		.cfi_restore 7
 1431              		.cfi_def_cfa_offset 0
 1432 0042 7047     		bx	lr
 1433              	.L54:
 1434              		.align	2
 1435              	.L53:
 1436 0044 00100240 		.word	1073876992
 1437              		.cfi_endproc
 1438              	.LFE865:
 1440              		.section	.text.LL_RCC_PLL_Enable,"ax",%progbits
 1441              		.align	1
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1445              		.fpu fpv4-sp-d16
 1447              	LL_RCC_PLL_Enable:
 1448              	.LFB886:
1700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(QUADSPI)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 319


1702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure QUADSPI clock source
1704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR2         QSPISEL     LL_RCC_SetQUADSPIClockSource
1705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_SYSCLK
1707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_HSI
1708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_PLL
1709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetQUADSPIClockSource(uint32_t Source)
1712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_QSPISEL, Source);
1714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* QUADSPI */
1716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get USARTx clock source
1719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_GetUSARTClockSource
1720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
1721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
1722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE
1723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE
1724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
1726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1
1734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
1735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
1736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
1737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
1739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(UART4)
1744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get UARTx clock source
1746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        UARTxSEL      LL_RCC_GetUARTClockSource
1747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  UARTx This parameter can be one of the following values:
1748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE (*)
1749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE (*)
1750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1 (*)
1752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK (*)
1753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI (*)
1754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE (*)
1755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1 (*)
1756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK (*)
1757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI (*)
1758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 320


1759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
1763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
1765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* UART4 */
1767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
1770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
1771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
1772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
1773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
1780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
1782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
1786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_GetI2CClockSource
1787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
1788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
1789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE
1790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
1791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE (*)
1792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1
1799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK
1800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI
1801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1
1802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK
1803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI
1804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK1 (*)
1805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_SYSCLK (*)
1806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI (*)
1807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****  */
1810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
1811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   __IO const uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2Cx >> 24U));
1813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(*reg, 3UL << ((I2Cx & 0x001F0000U) >> 16U)) >> ((I2Cx & 0x001F0000U) 
1814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 321


1816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
1818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
1819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
1820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
1821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
1828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPTIMx));
1830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get SAIx clock source
1834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_GetSAIClockSource
1835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  SAIx This parameter can be one of the following values:
1836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE
1837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_SYSCLK
1841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
1842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
1843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
1844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)
1848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx));
1850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get I2Sx clock source
1854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2S23SEL      LL_RCC_GetI2SClockSource
1855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
1856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE
1857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PLL
1860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_HSI
1862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
1864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, I2Sx));
1866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
1869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get FDCANx clock source
1871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        FDCANSEL      LL_RCC_GetFDCANClockSource
1872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  FDCANx This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 322


1873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE
1874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE
1876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL
1877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PCLK1
1878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetFDCANClockSource(uint32_t FDCANx)
1881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, FDCANx));
1883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
1885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get RNGx clock source
1888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetRNGClockSource
1889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
1890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
1891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
1896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
1898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get USBx clock source
1902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetUSBClockSource
1903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
1904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
1905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
1907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
1910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USBx));
1912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_GetADCClockSource
1917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE
1919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE        (*)
1920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_NONE
1922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_PLL
1923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_SYSCLK
1924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_NONE   (*)
1925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_PLL    (*)
1926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_SYSCLK (*)
1927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 323


1930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, 3UL << ((ADCx & 0x001F0000U) >> 16U)) >> ((ADCx & 0x001F0
1933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(QUADSPI)
1936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get QUADSPI clock source
1938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR2         QSPISEL     LL_RCC_GetQUADSPIClockSource
1939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  QUADSPIx This parameter can be one of the following values:
1940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE
1941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_SYSCLK
1943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_HSI
1944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_PLL
1945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetQUADSPIClockSource(uint32_t QUADSPIx)
1947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR2, QUADSPIx));
1949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* QUADSPI */
1951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
1956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
1961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
1962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
1963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       set). The BDRST bit can be used to reset them.
1964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
1965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
1970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
1973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
1975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
1979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
1980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
1985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 324


1987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
1989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable RTC
1993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
1994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
1997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
1999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable RTC
2003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
2004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
2007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
2013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
2014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
2017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL);
2019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
2023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
2024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
2027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
2033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
2034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
2037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
2043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 325


2044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
2047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
2048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL
2052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
2053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
2056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1449              		.loc 5 2056 1
 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 0
 1452              		@ frame_needed = 1, uses_anonymous_args = 0
 1453              		@ link register save eliminated.
 1454 0000 80B4     		push	{r7}
 1455              	.LCFI98:
 1456              		.cfi_def_cfa_offset 4
 1457              		.cfi_offset 7, -4
 1458 0002 00AF     		add	r7, sp, #0
 1459              	.LCFI99:
 1460              		.cfi_def_cfa_register 7
2057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
 1461              		.loc 5 2057 3
 1462 0004 054B     		ldr	r3, .L56
 1463 0006 1B68     		ldr	r3, [r3]
 1464 0008 044A     		ldr	r2, .L56
 1465 000a 43F08073 		orr	r3, r3, #16777216
 1466 000e 1360     		str	r3, [r2]
2058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1467              		.loc 5 2058 1
 1468 0010 00BF     		nop
 1469 0012 BD46     		mov	sp, r7
 1470              	.LCFI100:
 1471              		.cfi_def_cfa_register 13
 1472              		@ sp needed
 1473 0014 5DF8047B 		ldr	r7, [sp], #4
 1474              	.LCFI101:
 1475              		.cfi_restore 7
 1476              		.cfi_def_cfa_offset 0
 1477 0018 7047     		bx	lr
 1478              	.L57:
 1479 001a 00BF     		.align	2
 1480              	.L56:
 1481 001c 00100240 		.word	1073876992
 1482              		.cfi_endproc
 1483              	.LFE886:
 1485              		.section	.text.LL_RCC_PLL_IsReady,"ax",%progbits
 1486              		.align	1
 1487              		.syntax unified
 1488              		.thumb
 1489              		.thumb_func
 1490              		.fpu fpv4-sp-d16
 1492              	LL_RCC_PLL_IsReady:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 326


 1493              	.LFB888:
2059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL
2062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
2063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
2064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
2067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
2069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if PLL Ready
2073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
2074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
2077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1494              		.loc 5 2077 1
 1495              		.cfi_startproc
 1496              		@ args = 0, pretend = 0, frame = 0
 1497              		@ frame_needed = 1, uses_anonymous_args = 0
 1498              		@ link register save eliminated.
 1499 0000 80B4     		push	{r7}
 1500              	.LCFI102:
 1501              		.cfi_def_cfa_offset 4
 1502              		.cfi_offset 7, -4
 1503 0002 00AF     		add	r7, sp, #0
 1504              	.LCFI103:
 1505              		.cfi_def_cfa_register 7
2078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 1506              		.loc 5 2078 12
 1507 0004 074B     		ldr	r3, .L62
 1508 0006 1B68     		ldr	r3, [r3]
 1509 0008 03F00073 		and	r3, r3, #33554432
 1510              		.loc 5 2078 71
 1511 000c B3F1007F 		cmp	r3, #33554432
 1512 0010 01D1     		bne	.L59
 1513              		.loc 5 2078 71 is_stmt 0 discriminator 1
 1514 0012 0123     		movs	r3, #1
 1515 0014 00E0     		b	.L61
 1516              	.L59:
 1517              		.loc 5 2078 71 discriminator 2
 1518 0016 0023     		movs	r3, #0
 1519              	.L61:
2079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1520              		.loc 5 2079 1 is_stmt 1 discriminator 5
 1521 0018 1846     		mov	r0, r3
 1522 001a BD46     		mov	sp, r7
 1523              	.LCFI104:
 1524              		.cfi_def_cfa_register 13
 1525              		@ sp needed
 1526 001c 5DF8047B 		ldr	r7, [sp], #4
 1527              	.LCFI105:
 1528              		.cfi_restore 7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 327


 1529              		.cfi_def_cfa_offset 0
 1530 0020 7047     		bx	lr
 1531              	.L63:
 1532 0022 00BF     		.align	2
 1533              	.L62:
 1534 0024 00100240 		.word	1073876992
 1535              		.cfi_endproc
 1536              	.LFE888:
 1538              		.section	.text.LL_RCC_PLL_ConfigDomain_SYS,"ax",%progbits
 1539              		.align	1
 1540              		.syntax unified
 1541              		.thumb
 1542              		.thumb_func
 1543              		.fpu fpv4-sp-d16
 1545              	LL_RCC_PLL_ConfigDomain_SYS:
 1546              	.LFB889:
2080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL
2084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       is disabled.
2085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled.
2086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
2088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
2089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS
2090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLN Between Min_Data = 8 and Max_Data = 127
2112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
2113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
2117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 328


 1547              		.loc 5 2120 1
 1548              		.cfi_startproc
 1549              		@ args = 0, pretend = 0, frame = 16
 1550              		@ frame_needed = 1, uses_anonymous_args = 0
 1551              		@ link register save eliminated.
 1552 0000 80B4     		push	{r7}
 1553              	.LCFI106:
 1554              		.cfi_def_cfa_offset 4
 1555              		.cfi_offset 7, -4
 1556 0002 85B0     		sub	sp, sp, #20
 1557              	.LCFI107:
 1558              		.cfi_def_cfa_offset 24
 1559 0004 00AF     		add	r7, sp, #0
 1560              	.LCFI108:
 1561              		.cfi_def_cfa_register 7
 1562 0006 F860     		str	r0, [r7, #12]
 1563 0008 B960     		str	r1, [r7, #8]
 1564 000a 7A60     		str	r2, [r7, #4]
 1565 000c 3B60     		str	r3, [r7]
2121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
 1566              		.loc 5 2121 3
 1567 000e 0A4B     		ldr	r3, .L65
 1568 0010 DA68     		ldr	r2, [r3, #12]
 1569 0012 0A4B     		ldr	r3, .L65+4
 1570 0014 1340     		ands	r3, r3, r2
 1571 0016 F968     		ldr	r1, [r7, #12]
 1572 0018 BA68     		ldr	r2, [r7, #8]
 1573 001a 1143     		orrs	r1, r1, r2
 1574 001c 7A68     		ldr	r2, [r7, #4]
 1575 001e 1202     		lsls	r2, r2, #8
 1576 0020 1143     		orrs	r1, r1, r2
 1577 0022 3A68     		ldr	r2, [r7]
 1578 0024 0A43     		orrs	r2, r2, r1
 1579 0026 0449     		ldr	r1, .L65
 1580 0028 1343     		orrs	r3, r3, r2
 1581 002a CB60     		str	r3, [r1, #12]
2122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
2123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1582              		.loc 5 2123 1
 1583 002c 00BF     		nop
 1584 002e 1437     		adds	r7, r7, #20
 1585              	.LCFI109:
 1586              		.cfi_def_cfa_offset 4
 1587 0030 BD46     		mov	sp, r7
 1588              	.LCFI110:
 1589              		.cfi_def_cfa_register 13
 1590              		@ sp needed
 1591 0032 5DF8047B 		ldr	r7, [sp], #4
 1592              	.LCFI111:
 1593              		.cfi_restore 7
 1594              		.cfi_def_cfa_offset 0
 1595 0036 7047     		bx	lr
 1596              	.L66:
 1597              		.align	2
 1598              	.L65:
 1599 0038 00100240 		.word	1073876992
 1600 003c 0C80FFF9 		.word	-100696052
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 329


 1601              		.cfi_endproc
 1602              	.LFE889:
 1604              		.section	.text.LL_RCC_PLL_ConfigDomain_ADC,"ax",%progbits
 1605              		.align	1
 1606              		.syntax unified
 1607              		.thumb
 1608              		.thumb_func
 1609              		.fpu fpv4-sp-d16
 1611              	LL_RCC_PLL_ConfigDomain_ADC:
 1612              	.LFB890:
2124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL used for ADC domain clock
2127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL
2128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       is disabled.
2129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled.
2130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_ADC\n
2131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_ADC\n
2132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_ADC\n
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLPDIV       LL_RCC_PLL_ConfigDomain_ADC
2134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLN Between Min_Data = 8 and Max_Data = 127
2156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
2157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
2158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
2159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
2160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
2161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
2162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
2163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
2164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
2165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
2166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
2167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
2168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
2169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
2170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 330


2171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
2172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
2173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
2174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
2175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
2176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
2177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
2178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
2179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
2180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
2181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
2182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
2183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
2184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
2185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
2186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
2187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1613              		.loc 5 2190 1
 1614              		.cfi_startproc
 1615              		@ args = 0, pretend = 0, frame = 16
 1616              		@ frame_needed = 1, uses_anonymous_args = 0
 1617              		@ link register save eliminated.
 1618 0000 80B4     		push	{r7}
 1619              	.LCFI112:
 1620              		.cfi_def_cfa_offset 4
 1621              		.cfi_offset 7, -4
 1622 0002 85B0     		sub	sp, sp, #20
 1623              	.LCFI113:
 1624              		.cfi_def_cfa_offset 24
 1625 0004 00AF     		add	r7, sp, #0
 1626              	.LCFI114:
 1627              		.cfi_def_cfa_register 7
 1628 0006 F860     		str	r0, [r7, #12]
 1629 0008 B960     		str	r1, [r7, #8]
 1630 000a 7A60     		str	r2, [r7, #4]
 1631 000c 3B60     		str	r3, [r7]
2191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
 1632              		.loc 5 2191 3
 1633 000e 0A4B     		ldr	r3, .L68
 1634 0010 DA68     		ldr	r2, [r3, #12]
 1635 0012 0A4B     		ldr	r3, .L68+4
 1636 0014 1340     		ands	r3, r3, r2
 1637 0016 F968     		ldr	r1, [r7, #12]
 1638 0018 BA68     		ldr	r2, [r7, #8]
 1639 001a 1143     		orrs	r1, r1, r2
 1640 001c 7A68     		ldr	r2, [r7, #4]
 1641 001e 1202     		lsls	r2, r2, #8
 1642 0020 1143     		orrs	r1, r1, r2
 1643 0022 3A68     		ldr	r2, [r7]
 1644 0024 0A43     		orrs	r2, r2, r1
 1645 0026 0449     		ldr	r1, .L68
 1646 0028 1343     		orrs	r3, r3, r2
 1647 002a CB60     		str	r3, [r1, #12]
2192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 331


2193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1648              		.loc 5 2193 1
 1649 002c 00BF     		nop
 1650 002e 1437     		adds	r7, r7, #20
 1651              	.LCFI115:
 1652              		.cfi_def_cfa_offset 4
 1653 0030 BD46     		mov	sp, r7
 1654              	.LCFI116:
 1655              		.cfi_def_cfa_register 13
 1656              		@ sp needed
 1657 0032 5DF8047B 		ldr	r7, [sp], #4
 1658              	.LCFI117:
 1659              		.cfi_restore 7
 1660              		.cfi_def_cfa_offset 0
 1661 0036 7047     		bx	lr
 1662              	.L69:
 1663              		.align	2
 1664              	.L68:
 1665 0038 00100240 		.word	1073876992
 1666 003c 0C80FF07 		.word	134184972
 1667              		.cfi_endproc
 1668              	.LFE890:
 1670              		.section	.text.LL_RCC_PLL_EnableDomain_ADC,"ax",%progbits
 1671              		.align	1
 1672              		.syntax unified
 1673              		.thumb
 1674              		.thumb_func
 1675              		.fpu fpv4-sp-d16
 1677              	LL_RCC_PLL_EnableDomain_ADC:
 1678              	.LFB899:
2194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL used for 48Mhz domain clock
2197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
2198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       is disabled.
2199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLL is disabled.
2200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note This  can be selected for USB, RNG
2201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_48M\n
2202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_48M\n
2203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_48M\n
2204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_48M
2205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 332


2221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLN Between Min_Data = 8 and Max_Data = 127
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
2228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
2229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
2230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
2231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
2232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
2238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL clock source
2242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_SetMainSource
2243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param PLLSource This parameter can be one of the following values:
2244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)
2250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);
2252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get the oscillator used as PLL clock source.
2256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
2257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
2263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
2265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL multiplication factor for VCO
2269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
2270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 8 and Max_Data = 127
2271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
2273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
2275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 333


2278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLP
2279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Used for PLLADCCLK (ADC clock)
2280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPDIV       LL_RCC_PLL_GetP\n
2281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLP          LL_RCC_PLL_GetP
2282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
2284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
2285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
2286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
2287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
2288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
2289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
2290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
2291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
2292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
2293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
2294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
2295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
2296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
2297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
2298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
2299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
2300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
2301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
2302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
2303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
2304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
2305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
2306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
2307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
2308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
2309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
2310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
2311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
2312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
2313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
2315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t) ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) != 0U) ? READ_BIT(RCC->PLLCFGR, R
2317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLQ
2321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Used for PLL48M1CLK selected for USB, RNG (48 MHz clock)
2322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQ          LL_RCC_PLL_GetQ
2323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
2325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
2326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
2327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
2328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
2330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
2332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 334


2335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLR
2336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Used for PLLCLK (system clock)
2337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLR          LL_RCC_PLL_GetR
2338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
2343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
2345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
2347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Division factor for the main PLL and other PLL
2351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLM          LL_RCC_PLL_GetDivider
2352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
2371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
2373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on ADC domain clock
2377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_ADC
2378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)
2381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1679              		.loc 5 2381 1
 1680              		.cfi_startproc
 1681              		@ args = 0, pretend = 0, frame = 0
 1682              		@ frame_needed = 1, uses_anonymous_args = 0
 1683              		@ link register save eliminated.
 1684 0000 80B4     		push	{r7}
 1685              	.LCFI118:
 1686              		.cfi_def_cfa_offset 4
 1687              		.cfi_offset 7, -4
 1688 0002 00AF     		add	r7, sp, #0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 335


 1689              	.LCFI119:
 1690              		.cfi_def_cfa_register 7
2382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
 1691              		.loc 5 2382 3
 1692 0004 054B     		ldr	r3, .L71
 1693 0006 DB68     		ldr	r3, [r3, #12]
 1694 0008 044A     		ldr	r2, .L71
 1695 000a 43F48033 		orr	r3, r3, #65536
 1696 000e D360     		str	r3, [r2, #12]
2383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1697              		.loc 5 2383 1
 1698 0010 00BF     		nop
 1699 0012 BD46     		mov	sp, r7
 1700              	.LCFI120:
 1701              		.cfi_def_cfa_register 13
 1702              		@ sp needed
 1703 0014 5DF8047B 		ldr	r7, [sp], #4
 1704              	.LCFI121:
 1705              		.cfi_restore 7
 1706              		.cfi_def_cfa_offset 0
 1707 0018 7047     		bx	lr
 1708              	.L72:
 1709 001a 00BF     		.align	2
 1710              	.L71:
 1711 001c 00100240 		.word	1073876992
 1712              		.cfi_endproc
 1713              	.LFE899:
 1715              		.section	.text.LL_RCC_PLL_EnableDomain_SYS,"ax",%progbits
 1716              		.align	1
 1717              		.syntax unified
 1718              		.thumb
 1719              		.thumb_func
 1720              		.fpu fpv4-sp-d16
 1722              	LL_RCC_PLL_EnableDomain_SYS:
 1723              	.LFB903:
2384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL output mapped on ADC domain clock
2387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system
2388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       clock
2389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
2390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       not used,  should be 0
2391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_ADC
2392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void)
2395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
2397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on 48MHz domain clock
2401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_48M
2402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void)
2405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 336


2406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
2407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL output mapped on 48MHz domain clock
2411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system
2412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       clock
2413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
2414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       not used,  should be 0
2415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_48M
2416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void)
2419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
2421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on SYSCLK domain
2425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
2426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
2429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1724              		.loc 5 2429 1
 1725              		.cfi_startproc
 1726              		@ args = 0, pretend = 0, frame = 0
 1727              		@ frame_needed = 1, uses_anonymous_args = 0
 1728              		@ link register save eliminated.
 1729 0000 80B4     		push	{r7}
 1730              	.LCFI122:
 1731              		.cfi_def_cfa_offset 4
 1732              		.cfi_offset 7, -4
 1733 0002 00AF     		add	r7, sp, #0
 1734              	.LCFI123:
 1735              		.cfi_def_cfa_register 7
2430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 1736              		.loc 5 2430 3
 1737 0004 054B     		ldr	r3, .L74
 1738 0006 DB68     		ldr	r3, [r3, #12]
 1739 0008 044A     		ldr	r2, .L74
 1740 000a 43F08073 		orr	r3, r3, #16777216
 1741 000e D360     		str	r3, [r2, #12]
2431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1742              		.loc 5 2431 1
 1743 0010 00BF     		nop
 1744 0012 BD46     		mov	sp, r7
 1745              	.LCFI124:
 1746              		.cfi_def_cfa_register 13
 1747              		@ sp needed
 1748 0014 5DF8047B 		ldr	r7, [sp], #4
 1749              	.LCFI125:
 1750              		.cfi_restore 7
 1751              		.cfi_def_cfa_offset 0
 1752 0018 7047     		bx	lr
 1753              	.L75:
 1754 001a 00BF     		.align	2
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 337


 1755              	.L74:
 1756 001c 00100240 		.word	1073876992
 1757              		.cfi_endproc
 1758              	.LFE903:
 1760              		.section	.text.LL_APB1_GRP1_EnableClock,"ax",%progbits
 1761              		.align	1
 1762              		.syntax unified
 1763              		.thumb
 1764              		.thumb_func
 1765              		.fpu fpv4-sp-d16
 1767              	LL_APB1_GRP1_EnableClock:
 1768              	.LFB971:
 1769              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @file    stm32g4xx_ll_bus.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****     [..]
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****     [..]
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @attention
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   ******************************************************************************
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #ifndef STM32G4xx_LL_BUS_H
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define STM32G4xx_LL_BUS_H
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** extern "C" {
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 338


  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #include "stm32g4xx.h"
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @addtogroup STM32G4xx_LL_Driver
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(RCC)
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CORDIC         RCC_AHB1ENR_CORDICEN
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FMAC           RCC_AHB1ENR_FMACEN
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHB1ENR_FLASHEN
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1          RCC_AHB1SMENR_SRAM1SMEN
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR_GPIODEN
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR_GPIOEEN
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOF          RCC_AHB2ENR_GPIOFEN
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOG          RCC_AHB2ENR_GPIOGEN
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_CCM            RCC_AHB2SMENR_CCMSMEN
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM2          RCC_AHB2SMENR_SRAM2SMEN
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC12          RCC_AHB2ENR_ADC12EN
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(ADC345_COMMON)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 339


 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC345         RCC_AHB2ENR_ADC345EN
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* ADC345_COMMON */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC1           RCC_AHB2ENR_DAC1EN
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(DAC2)
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC2           RCC_AHB2ENR_DAC2EN
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* DAC2 */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC3           RCC_AHB2ENR_DAC3EN
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(DAC4)
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC4           RCC_AHB2ENR_DAC4EN
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* DAC4 */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(AES)
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* AES */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(FMC_Bank1_R)
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* FMC_Bank1_R */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(QUADSPI)
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* QUADSPI */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR1_TIM3EN
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR1_TIM4EN
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(TIM5)
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR1_TIM5EN
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* TIM5 */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR1_TIM6EN
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR1_TIM7EN
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR1_CRSEN
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR1_SPI3EN
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR1_USART3EN
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(UART4)
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR1_UART4EN
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* UART4 */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(UART5)
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR1_UART5EN
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* UART5 */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 340


 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR1_USBEN
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(FDCAN1)
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_FDCAN          RCC_APB1ENR1_FDCANEN
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* FDCAN1 */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR1_PWREN
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            0xFFFFFFFFU
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(I2C4)
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_I2C4           RCC_APB1ENR2_I2C4EN
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* I2C4 */
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_UCPD1         RCC_APB1ENR2_UCPD1EN
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(SPI4)
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4           RCC_APB2ENR_SPI4EN
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* SPI4 */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(TIM20)
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM20          RCC_APB2ENR_TIM20EN
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* TIM20 */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(HRTIM1)
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_HRTIM1         RCC_APB2ENR_HRTIM1EN
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* HRTIM1 */
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 341


 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMMUXEN     LL_AHB1_GRP1_EnableClock\n
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_EnableClock\n
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_EnableClock\n
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_EnableClock\n
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMUXEN      LL_AHB1_GRP1_IsEnabledClock\n
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_IsEnabledClock\n
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_IsEnabledClock\n
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_IsEnabledClock\n
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 342


 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMUXEN      LL_AHB1_GRP1_DisableClock\n
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_DisableClock\n
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_DisableClock\n
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_DisableClock\n
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUXRST     LL_AHB1_GRP1_ForceReset\n
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CORDICRST     LL_AHB1_GRP1_ForceReset\n
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FMACRST       LL_AHB1_GRP1_ForceReset\n
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ForceReset\n
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 343


 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUXRST     LL_AHB1_GRP1_ReleaseReset\n
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CORDICRST     LL_AHB1_GRP1_ReleaseReset\n
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FMACRST       LL_AHB1_GRP1_ReleaseReset\n
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ReleaseReset\n
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in Sleep and Stop modes
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUXSMEN    LL_AHB1_GRP1_EnableClockStopSleep\n
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CORDICSMEN    LL_AHB1_GRP1_EnableClockStopSleep\n
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FMACSMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockStopSleep
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in Sleep and Stop modes
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUXSMEN    LL_AHB1_GRP1_DisableClockStopSleep\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 344


 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CORDICSMEN    LL_AHB1_GRP1_DisableClockStopSleep\n
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FMACSMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockStopSleep
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_EnableClock\n
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_EnableClock\n
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_EnableClock\n
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_EnableClock\n
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_EnableClock\n
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_EnableClock\n
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_EnableClock\n
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_EnableClock\n
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_EnableClock\n
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_EnableClock\n
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_EnableClock\n
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_EnableClock
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 345


 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_IsEnabledClock\n
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_IsEnabledClock\n
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_IsEnabledClock\n
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_IsEnabledClock\n
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_IsEnabledClock\n
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_IsEnabledClock\n
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_IsEnabledClock\n
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_IsEnabledClock\n
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_IsEnabledClock\n
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_IsEnabledClock\n
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_IsEnabledClock\n
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_IsEnabledClock
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 346


 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_DisableClock\n
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_DisableClock\n
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_DisableClock\n
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_DisableClock\n
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_DisableClock\n
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_DisableClock\n
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_DisableClock\n
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_DisableClock\n
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_DisableClock\n
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_DisableClock\n
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_DisableClock\n
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_DisableClock
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2RSTR      GPIOARST       LL_AHB2_GRP1_ForceReset\n
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOBRST       LL_AHB2_GRP1_ForceReset\n
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOCRST       LL_AHB2_GRP1_ForceReset\n
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIODRST       LL_AHB2_GRP1_ForceReset\n
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOERST       LL_AHB2_GRP1_ForceReset\n
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOFRST       LL_AHB2_GRP1_ForceReset\n
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOGRST       LL_AHB2_GRP1_ForceReset\n
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC12RST       LL_AHB2_GRP1_ForceReset\n
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC345RST      LL_AHB2_GRP1_ForceReset\n
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC1RST        LL_AHB2_GRP1_ForceReset\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 347


 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC2RST        LL_AHB2_GRP1_ForceReset\n
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC3RST        LL_AHB2_GRP1_ForceReset\n
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC4RST        LL_AHB2_GRP1_ForceReset\n
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      AESRST         LL_AHB2_GRP1_ForceReset\n
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      RNGRST         LL_AHB2_GRP1_ForceReset
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2RSTR      GPIOARST       LL_AHB2_GRP1_ReleaseReset\n
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOBRST       LL_AHB2_GRP1_ReleaseReset\n
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOCRST       LL_AHB2_GRP1_ReleaseReset\n
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIODRST       LL_AHB2_GRP1_ReleaseReset\n
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOERST       LL_AHB2_GRP1_ReleaseReset\n
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOFRST       LL_AHB2_GRP1_ReleaseReset\n
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOGRST       LL_AHB2_GRP1_ReleaseReset\n
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC12RST       LL_AHB2_GRP1_ReleaseReset\n
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC345RST      LL_AHB2_GRP1_ReleaseReset\n
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC1RST        LL_AHB2_GRP1_ReleaseReset\n
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC2RST        LL_AHB2_GRP1_ReleaseReset\n
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC3RST        LL_AHB2_GRP1_ReleaseReset\n
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC4RST        LL_AHB2_GRP1_ReleaseReset\n
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      AESRST         LL_AHB2_GRP1_ReleaseReset\n
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      RNGRST         LL_AHB2_GRP1_ReleaseReset
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 348


 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB2 peripheral clocks in Sleep and Stop modes
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    CCMSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC12SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC345SMEN    LL_AHB2_GRP1_EnableClockStopSleep\n
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC1SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC2SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC3SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC4SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_EnableClockStopSleep
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CCM
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockStopSleep(uint32_t Periphs)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 349


 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB2 peripheral clocks in Sleep and Stop modes
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    CCMSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC12SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC345SMEN    LL_AHB2_GRP1_DisableClockStopSleep\n
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC1SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC2SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC3SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC4SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_DisableClockStopSleep
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CCM
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockStopSleep(uint32_t Periphs)
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 350


 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_EnableClock\n
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_EnableClock
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_IsEnabledClock\n
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_IsEnabledClock
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == Periphs) ? 1UL : 0UL);
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_DisableClock\n
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_DisableClock
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 351


 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ForceReset\n
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ForceReset
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ReleaseReset\n
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ReleaseReset
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB3 peripheral clocks in Sleep and Stop modes
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_EnableClockStopSleep\n
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3SMENR    QSPISMEN      LL_AHB3_GRP1_EnableClockStopSleep
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC  (*)
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockStopSleep(uint32_t Periphs)
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB3 peripheral clocks in Sleep and Stop modes
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_DisableClockStopSleep\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 352


 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3SMENR    QSPISMEN      LL_AHB3_GRP1_DisableClockStopSleep
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockStopSleep(uint32_t Periphs)
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_EnableClock\n
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_EnableClock\n
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_EnableClock\n
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_EnableClock\n
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_EnableClock\n
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_EnableClock\n
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_EnableClock\n
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_EnableClock\n
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_EnableClock\n
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_EnableClock\n
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_EnableClock\n
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_EnableClock\n
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_EnableClock\n
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_EnableClock\n
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_EnableClock\n
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_EnableClock\n
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_EnableClock\n
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_EnableClock
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 353


 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 1770              		.loc 6 916 1
 1771              		.cfi_startproc
 1772              		@ args = 0, pretend = 0, frame = 16
 1773              		@ frame_needed = 1, uses_anonymous_args = 0
 1774              		@ link register save eliminated.
 1775 0000 80B4     		push	{r7}
 1776              	.LCFI126:
 1777              		.cfi_def_cfa_offset 4
 1778              		.cfi_offset 7, -4
 1779 0002 85B0     		sub	sp, sp, #20
 1780              	.LCFI127:
 1781              		.cfi_def_cfa_offset 24
 1782 0004 00AF     		add	r7, sp, #0
 1783              	.LCFI128:
 1784              		.cfi_def_cfa_register 7
 1785 0006 7860     		str	r0, [r7, #4]
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 1786              		.loc 6 918 3
 1787 0008 084B     		ldr	r3, .L77
 1788 000a 9A6D     		ldr	r2, [r3, #88]
 1789 000c 0749     		ldr	r1, .L77
 1790 000e 7B68     		ldr	r3, [r7, #4]
 1791 0010 1343     		orrs	r3, r3, r2
 1792 0012 8B65     		str	r3, [r1, #88]
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 1793              		.loc 6 920 12
 1794 0014 054B     		ldr	r3, .L77
 1795 0016 9A6D     		ldr	r2, [r3, #88]
 1796 0018 7B68     		ldr	r3, [r7, #4]
 1797 001a 1340     		ands	r3, r3, r2
 1798              		.loc 6 920 10
 1799 001c FB60     		str	r3, [r7, #12]
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 1800              		.loc 6 921 3
 1801 001e FB68     		ldr	r3, [r7, #12]
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 1802              		.loc 6 922 1
 1803 0020 00BF     		nop
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 354


 1804 0022 1437     		adds	r7, r7, #20
 1805              	.LCFI129:
 1806              		.cfi_def_cfa_offset 4
 1807 0024 BD46     		mov	sp, r7
 1808              	.LCFI130:
 1809              		.cfi_def_cfa_register 13
 1810              		@ sp needed
 1811 0026 5DF8047B 		ldr	r7, [sp], #4
 1812              	.LCFI131:
 1813              		.cfi_restore 7
 1814              		.cfi_def_cfa_offset 0
 1815 002a 7047     		bx	lr
 1816              	.L78:
 1817              		.align	2
 1818              	.L77:
 1819 002c 00100240 		.word	1073876992
 1820              		.cfi_endproc
 1821              	.LFE971:
 1823              		.section	.text.LL_APB2_GRP1_EnableClock,"ax",%progbits
 1824              		.align	1
 1825              		.syntax unified
 1826              		.thumb
 1827              		.thumb_func
 1828              		.fpu fpv4-sp-d16
 1830              	LL_APB2_GRP1_EnableClock:
 1831              	.LFB985:
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_EnableClock\n
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_EnableClock\n
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN       LL_APB1_GRP2_EnableClock
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR2, Periphs);
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 355


 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_IsEnabledClock\n
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock\n
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_IsEnabledClock\n
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_IsEnabledClock\n
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_IsEnabledClock\n
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_IsEnabledClock\n
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_IsEnabledClock\n
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_IsEnabledClock\n
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_IsEnabledClock\n
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_IsEnabledClock\n
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN       LL_APB1_GRP2_IsEnabledClock
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 356


1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR2, Periphs) == Periphs) ? 1UL : 0UL);
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_DisableClock\n
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_DisableClock\n
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_DisableClock\n
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_DisableClock\n
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_DisableClock\n
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_DisableClock\n
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_DisableClock\n
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_DisableClock\n
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_DisableClock\n
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_DisableClock\n
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_DisableClock\n
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_DisableClock\n
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_DisableClock\n
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_DisableClock\n
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_DisableClock\n
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_DisableClock\n
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_DisableClock\n
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_DisableClock\n
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_DisableClock\n
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_DisableClock\n
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_DisableClock\n
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_DisableClock
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 357


1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR1, Periphs);
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_DisableClock\n
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_DisableClock\n
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN      LL_APB1_GRP2_DisableClock
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR2, Periphs);
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR1     TIM2RST        LL_APB1_GRP1_ForceReset\n
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM3RST        LL_APB1_GRP1_ForceReset\n
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM4RST        LL_APB1_GRP1_ForceReset\n
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM5RST        LL_APB1_GRP1_ForceReset\n
1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM6RST        LL_APB1_GRP1_ForceReset\n
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM7RST        LL_APB1_GRP1_ForceReset\n
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     CRSRST         LL_APB1_GRP1_ForceReset\n
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI2RST        LL_APB1_GRP1_ForceReset\n
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI3RST        LL_APB1_GRP1_ForceReset\n
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART2RST      LL_APB1_GRP1_ForceReset\n
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART3RST      LL_APB1_GRP1_ForceReset\n
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART4RST       LL_APB1_GRP1_ForceReset\n
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART5RST       LL_APB1_GRP1_ForceReset\n
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C1RST        LL_APB1_GRP1_ForceReset\n
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C2RST        LL_APB1_GRP1_ForceReset\n
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USBRST         LL_APB1_GRP1_ForceReset\n
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     FDCANRST       LL_APB1_GRP1_ForceReset\n
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     PWRRST         LL_APB1_GRP1_ForceReset\n
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C3RST        LL_APB1_GRP1_ForceReset\n
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     LPTIM1RST      LL_APB1_GRP1_ForceReset
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 358


1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR1, Periphs);
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR2     LPUART1RST     LL_APB1_GRP2_ForceReset\n
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     I2C4RST        LL_APB1_GRP2_ForceReset\n
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     UCPD1RST       LL_APB1_GRP2_ForceReset
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR2, Periphs);
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR1     TIM2RST        LL_APB1_GRP1_ReleaseReset\n
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM3RST        LL_APB1_GRP1_ReleaseReset\n
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM4RST        LL_APB1_GRP1_ReleaseReset\n
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM5RST        LL_APB1_GRP1_ReleaseReset\n
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM6RST        LL_APB1_GRP1_ReleaseReset\n
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM7RST        LL_APB1_GRP1_ReleaseReset\n
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     CRSRST         LL_APB1_GRP1_ReleaseReset\n
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI2RST        LL_APB1_GRP1_ReleaseReset\n
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI3RST        LL_APB1_GRP1_ReleaseReset\n
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART2RST      LL_APB1_GRP1_ReleaseReset\n
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART3RST      LL_APB1_GRP1_ReleaseReset\n
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART4RST       LL_APB1_GRP1_ReleaseReset\n
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART5RST       LL_APB1_GRP1_ReleaseReset\n
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C1RST        LL_APB1_GRP1_ReleaseReset\n
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C2RST        LL_APB1_GRP1_ReleaseReset\n
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USBRST         LL_APB1_GRP1_ReleaseReset\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 359


1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     FDCANRST       LL_APB1_GRP1_ReleaseReset\n
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     PWRRST         LL_APB1_GRP1_ReleaseReset\n
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C3RST        LL_APB1_GRP1_ReleaseReset\n
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     LPTIM1RST      LL_APB1_GRP1_ReleaseReset
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR1, Periphs);
1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR2     LPUART1RST     LL_APB1_GRP2_ReleaseReset\n
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     I2C4RST        LL_APB1_GRP2_ReleaseReset\n
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     UCPD1RST       LL_APB1_GRP2_ReleaseReset
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR2, Periphs);
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in Sleep and Stop modes
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR1     TIM2SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM3SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM4SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 360


1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM5SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM6SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM7SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     CRSSMEN         LL_APB1_GRP1_EnableClockStopSleep\n
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     RTCAPBSMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     WWDGSMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI2SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI3SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART2SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART3SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART4SMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART5SMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C1SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C2SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USBSMEN         LL_APB1_GRP1_EnableClockStopSleep\n
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     FDCANSMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     PWRSMEN         LL_APB1_GRP1_EnableClockStopSleep\n
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C3SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     LPTIM1SMEN      LL_APB1_GRP1_EnableClockStopSleep
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR1, Periphs);
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR1, Periphs);
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in Sleep and Stop modes
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 361


1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR2     LPUART1SMEN     LL_APB1_GRP2_EnableClockStopSleep\n
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     I2C4SMEN        LL_APB1_GRP2_EnableClockStopSleep\n
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     UCPD1SMEN       LL_APB1_GRP2_EnableClockStopSleep
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClockStopSleep(uint32_t Periphs)
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR2, Periphs);
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR2, Periphs);
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in Sleep and Stop modes
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR1     TIM2SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM3SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM4SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM5SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM6SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM7SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     CRSSMEN         LL_APB1_GRP1_DisableClockStopSleep\n
1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     RTCAPBSMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     WWDGSMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI2SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI3SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART2SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART3SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART4SMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART5SMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C1SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C2SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USBSMEN         LL_APB1_GRP1_DisableClockStopSleep\n
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     FDCANSMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     PWRSMEN         LL_APB1_GRP1_DisableClockStopSleep\n
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C3SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     LPTIM1SMEN      LL_APB1_GRP1_DisableClockStopSleep
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 362


1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR1, Periphs);
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in Sleep and Stop modes
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR2     LPUART1SMEN     LL_APB1_GRP2_DisableClockStopSleep\n
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     I2C4SMEN        LL_APB1_GRP2_DisableClockStopSleep\n
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     UCPD1SMEN      LL_APB1_GRP2_DisableClockStopSleep
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClockStopSleep(uint32_t Periphs)
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR2, Periphs);
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_EnableClock\n
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      SPI4EN        LL_APB2_GRP1_EnableClock\n
1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_EnableClock\n
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM20EN       LL_APB2_GRP1_EnableClock\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 363


1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      SAI1EN        LL_APB2_GRP1_EnableClock\n
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      HRTIM1EN      LL_APB2_GRP1_EnableClock
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM20 (*)
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_HRTIM1 (*)
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 1832              		.loc 6 1430 1
 1833              		.cfi_startproc
 1834              		@ args = 0, pretend = 0, frame = 16
 1835              		@ frame_needed = 1, uses_anonymous_args = 0
 1836              		@ link register save eliminated.
 1837 0000 80B4     		push	{r7}
 1838              	.LCFI132:
 1839              		.cfi_def_cfa_offset 4
 1840              		.cfi_offset 7, -4
 1841 0002 85B0     		sub	sp, sp, #20
 1842              	.LCFI133:
 1843              		.cfi_def_cfa_offset 24
 1844 0004 00AF     		add	r7, sp, #0
 1845              	.LCFI134:
 1846              		.cfi_def_cfa_register 7
 1847 0006 7860     		str	r0, [r7, #4]
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 1848              		.loc 6 1432 3
 1849 0008 084B     		ldr	r3, .L80
 1850 000a 1A6E     		ldr	r2, [r3, #96]
 1851 000c 0749     		ldr	r1, .L80
 1852 000e 7B68     		ldr	r3, [r7, #4]
 1853 0010 1343     		orrs	r3, r3, r2
 1854 0012 0B66     		str	r3, [r1, #96]
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 1855              		.loc 6 1434 12
 1856 0014 054B     		ldr	r3, .L80
 1857 0016 1A6E     		ldr	r2, [r3, #96]
 1858 0018 7B68     		ldr	r3, [r7, #4]
 1859 001a 1340     		ands	r3, r3, r2
 1860              		.loc 6 1434 10
 1861 001c FB60     		str	r3, [r7, #12]
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 1862              		.loc 6 1435 3
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 364


 1863 001e FB68     		ldr	r3, [r7, #12]
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 1864              		.loc 6 1436 1
 1865 0020 00BF     		nop
 1866 0022 1437     		adds	r7, r7, #20
 1867              	.LCFI135:
 1868              		.cfi_def_cfa_offset 4
 1869 0024 BD46     		mov	sp, r7
 1870              	.LCFI136:
 1871              		.cfi_def_cfa_register 13
 1872              		@ sp needed
 1873 0026 5DF8047B 		ldr	r7, [sp], #4
 1874              	.LCFI137:
 1875              		.cfi_restore 7
 1876              		.cfi_def_cfa_offset 0
 1877 002a 7047     		bx	lr
 1878              	.L81:
 1879              		.align	2
 1880              	.L80:
 1881 002c 00100240 		.word	1073876992
 1882              		.cfi_endproc
 1883              	.LFE985:
 1885              		.section	.text.LL_FLASH_SetLatency,"ax",%progbits
 1886              		.align	1
 1887              		.syntax unified
 1888              		.thumb
 1889              		.thumb_func
 1890              		.fpu fpv4-sp-d16
 1892              	LL_FLASH_SetLatency:
 1893              	.LFB1099:
 1894              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @file    stm32g4xx_ll_system.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   @verbatim
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   ==============================================================================
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                      ##### How to use this driver #####
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   ==============================================================================
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****     [..]
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****     used by user:
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****       (+) Access to VREFBUF registers
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   @endverbatim
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   ******************************************************************************
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @attention
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * All rights reserved.</center></h2>
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * the "License"; You may not use this file except in compliance with the
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 365


  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * License. You may obtain a copy of the License at:
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *                        opensource.org/licenses/BSD-3-Clause
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   ******************************************************************************
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #ifndef __STM32G4xx_LL_SYSTEM_H
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define __STM32G4xx_LL_SYSTEM_H
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #ifdef __cplusplus
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** extern "C" {
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #include "stm32g4xx.h"
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @addtogroup STM32G4xx_LL_Driver
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF)
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Defines used for position in the register */
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define DBGMCU_REVID_POSITION         (uint32_t)POSITION_VAL(DBGMCU_IDCODE_REV_ID)
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief Power-down in Run mode Flash key
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define FLASH_PDKEY1                  0x04152637U /*!< Flash power down key1 */
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define FLASH_PDKEY2                  0xFAFBFCFDU /*!< Flash power down key2: used with FLASH_PDKEY
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                        to unlock the RUN_PD bit in FLASH_ACR */
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 366


  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              0x00000000U                                           /*
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_MEMRMP_MEM_MODE_0                              /*
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) /*
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(FMC_Bank1_R)
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_MEMRMP_MEM_MODE_1                              /*
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* FMC_Bank1_R */
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_QUADSPI            (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_1) /*
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_FB_MODE)
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG BANK MODE
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK1           0x00000000U               /*!< Flash Bank1 mapped at 0x0
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                       and Flash Bank2 mapped at 0x0
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK2           SYSCFG_MEMRMP_FB_MODE     /*!< Flash Bank2 mapped at 0x0
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                       and Flash Bank1 mapped at 0x0
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_FB_MODE */
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR1_I2C_PB6_FMP  /*!< Enable Fast Mode Plus on 
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR1_I2C_PB7_FMP  /*!< Enable Fast Mode Plus on 
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_PB8_FMP)
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR1_I2C_PB8_FMP  /*!< Enable Fast Mode Plus on 
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* SYSCFG_CFGR1_I2C_PB8_FMP */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_PB9_FMP)
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR1_I2C_PB9_FMP  /*!< Enable Fast Mode Plus on 
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* SYSCFG_CFGR1_I2C_PB9_FMP */
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR1_I2C1_FMP     /*!< Enable Fast Mode Plus on 
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(I2C2)
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR1_I2C2_FMP     /*!< Enable Fast Mode Plus on 
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* I2C2 */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR1_I2C3_FMP     /*!< Enable Fast Mode Plus on 
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(I2C4)
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C4    SYSCFG_CFGR1_I2C4_FMP     /*!< Enable Fast Mode Plus on 
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* I2C4 */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               0U                        /*!< EXTI PORT A              
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               1U                        /*!< EXTI PORT B              
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               2U                        /*!< EXTI PORT C              
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               3U                        /*!< EXTI PORT D              
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 367


 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               4U                        /*!< EXTI PORT E              
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               5U                        /*!< EXTI PORT F              
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               6U                        /*!< EXTI PORT G              
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)((0x000FU << 16U) | 0U)  /* !< EXTI_POSITION_0
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)((0x00F0U << 16U) | 0U)  /* !< EXTI_POSITION_4
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)((0x0F00U << 16U) | 0U)  /* !< EXTI_POSITION_8
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)((0xF000U << 16U) | 0U)  /* !< EXTI_POSITION_1
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)((0x000FU << 16U) | 1U)  /* !< EXTI_POSITION_0
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)((0x00F0U << 16U) | 1U)  /* !< EXTI_POSITION_4
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)((0x0F00U << 16U) | 1U)  /* !< EXTI_POSITION_8
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)((0xF000U << 16U) | 1U)  /* !< EXTI_POSITION_1
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)((0x000FU << 16U) | 2U)  /* !< EXTI_POSITION_0
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)((0x00F0U << 16U) | 2U)  /* !< EXTI_POSITION_4
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)((0x0F00U << 16U) | 2U)  /* !< EXTI_POSITION_8
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)((0xF000U << 16U) | 2U)  /* !< EXTI_POSITION_1
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)((0x000FU << 16U) | 3U)  /* !< EXTI_POSITION_0
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)((0x00F0U << 16U) | 3U)  /* !< EXTI_POSITION_4
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)((0x0F00U << 16U) | 3U)  /* !< EXTI_POSITION_8
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)((0xF000U << 16U) | 3U)  /* !< EXTI_POSITION_1
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_ECC             SYSCFG_CFGR2_ECCL  /*!< Enables and locks the ECC error 
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                    with Break Input of TIM1/8/15/16
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVDL  /*!< Enables and locks the PVD connec
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                    with TIM1/8/15/16/17 Break Input
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                    and also the PVDE and PLS bits o
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM_PARITY     SYSCFG_CFGR2_SPL   /*!< Enables and locks the SRAM_PARIT
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                    with Break Input of TIM1/8/15/16
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_CLL   /*!< Enables and locks the LOCKUP out
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                    with Break Input of TIM1/15/16/1
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_CCMSRAMWRP SYSCFG CCMSRAM WRP
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE0         SYSCFG_SWPR_PAGE0  /*!< CCMSRAM Write protection page 0 
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE1         SYSCFG_SWPR_PAGE1  /*!< CCMSRAM Write protection page 1 
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE2         SYSCFG_SWPR_PAGE2  /*!< CCMSRAM Write protection page 2 
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE3         SYSCFG_SWPR_PAGE3  /*!< CCMSRAM Write protection page 3 
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE4         SYSCFG_SWPR_PAGE4  /*!< CCMSRAM Write protection page 4 
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE5         SYSCFG_SWPR_PAGE5  /*!< CCMSRAM Write protection page 5 
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE6         SYSCFG_SWPR_PAGE6  /*!< CCMSRAM Write protection page 6 
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE7         SYSCFG_SWPR_PAGE7  /*!< CCMSRAM Write protection page 7 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 368


 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE8         SYSCFG_SWPR_PAGE8  /*!< CCMSRAM Write protection page 8 
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE9         SYSCFG_SWPR_PAGE9  /*!< CCMSRAM Write protection page 9 
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(SYSCFG_SWPR_PAGE10)
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE10        SYSCFG_SWPR_PAGE10 /*!< CCMSRAM Write protection page 10
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE11        SYSCFG_SWPR_PAGE11 /*!< CCMSRAM Write protection page 11
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE12        SYSCFG_SWPR_PAGE12 /*!< CCMSRAM Write protection page 12
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE13        SYSCFG_SWPR_PAGE13 /*!< CCMSRAM Write protection page 13
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE14        SYSCFG_SWPR_PAGE14 /*!< CCMSRAM Write protection page 14
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE15        SYSCFG_SWPR_PAGE15 /*!< CCMSRAM Write protection page 15
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE16        SYSCFG_SWPR_PAGE16 /*!< CCMSRAM Write protection page 16
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE17        SYSCFG_SWPR_PAGE17 /*!< CCMSRAM Write protection page 17
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE18        SYSCFG_SWPR_PAGE18 /*!< CCMSRAM Write protection page 18
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE19        SYSCFG_SWPR_PAGE19 /*!< CCMSRAM Write protection page 19
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE20        SYSCFG_SWPR_PAGE20 /*!< CCMSRAM Write protection page 20
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE21        SYSCFG_SWPR_PAGE21 /*!< CCMSRAM Write protection page 21
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE22        SYSCFG_SWPR_PAGE22 /*!< CCMSRAM Write protection page 22
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE23        SYSCFG_SWPR_PAGE23 /*!< CCMSRAM Write protection page 23
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE24        SYSCFG_SWPR_PAGE24 /*!< CCMSRAM Write protection page 24
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE25        SYSCFG_SWPR_PAGE25 /*!< CCMSRAM Write protection page 25
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE26        SYSCFG_SWPR_PAGE26 /*!< CCMSRAM Write protection page 26
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE27        SYSCFG_SWPR_PAGE27 /*!< CCMSRAM Write protection page 27
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE28        SYSCFG_SWPR_PAGE28 /*!< CCMSRAM Write protection page 28
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE29        SYSCFG_SWPR_PAGE29 /*!< CCMSRAM Write protection page 29
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE30        SYSCFG_SWPR_PAGE30 /*!< CCMSRAM Write protection page 30
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE31        SYSCFG_SWPR_PAGE31 /*!< CCMSRAM Write protection page 31
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* SYSCFG_SWPR_PAGE10 */
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock o
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM3)
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1FZR1_DBG_TIM3_STOP   /*!< The counter clock o
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM3 */
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM4)
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1FZR1_DBG_TIM4_STOP   /*!< The counter clock o
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM4 */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM5)
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1FZR1_DBG_TIM5_STOP   /*!< The counter clock o
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM5 */
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1FZR1_DBG_TIM6_STOP   /*!< The counter clock o
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM7)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 369


 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1FZR1_DBG_TIM7_STOP   /*!< The counter clock o
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM7 */
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1FZR1_DBG_RTC_STOP    /*!< The clock of the RT
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1FZR1_DBG_WWDG_STOP   /*!< The window watchdog
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1FZR1_DBG_IWDG_STOP   /*!< The independent wat
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus time
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(I2C2)
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1FZR1_DBG_I2C2_STOP   /*!< The I2C2 SMBus time
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* I2C2 */
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus time
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock o
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU APB1 GRP2 STOP IP
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(I2C4)
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_I2C4_STOP      DBGMCU_APB1FZR2_DBG_I2C4_STOP   /*!< The I2C4 SMBus time
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* I2C4 */
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2FZ_DBG_TIM1_STOP     /*!< The counter clock o
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM8)
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2FZ_DBG_TIM8_STOP     /*!< The counter clock o
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM8 */
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBGMCU_APB2FZ_DBG_TIM15_STOP    /*!< The counter clock o
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2FZ_DBG_TIM16_STOP    /*!< The counter clock o
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM17)
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2FZ_DBG_TIM17_STOP    /*!< The counter clock o
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM17 */
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM20)
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM20_STOP     DBGMCU_APB2FZ_DBG_TIM20_STOP    /*!< The counter clock o
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM20 */
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(HRTIM1)
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_HRTIM1_STOP     DBGMCU_APB2FZ_DBG_HRTIM1_STOP    /*!< The counter clock
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* HRTIM1 */
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(VREFBUF)
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE0          ((uint32_t)0x00000000) /*!< Voltage reference scale 0 (V
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE1          VREFBUF_CSR_VRS_0      /*!< Voltage reference scale 1 (V
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE2          VREFBUF_CSR_VRS_1      /*!< Voltage reference scale 2 (V
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 370


 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* VREFBUF */
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state */
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states */
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_4                 FLASH_ACR_LATENCY_4WS   /*!< FLASH Four wait states */
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(FLASH_ACR_LATENCY_5WS)
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_5                 FLASH_ACR_LATENCY_5WS   /*!< FLASH five wait state */
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_6                 FLASH_ACR_LATENCY_6WS   /*!< FLASH six wait state */
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_7                 FLASH_ACR_LATENCY_7WS   /*!< FLASH seven wait states */
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_8                 FLASH_ACR_LATENCY_8WS   /*!< FLASH eight wait states */
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_9                 FLASH_ACR_LATENCY_9WS   /*!< FLASH nine wait states */
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_10                FLASH_ACR_LATENCY_10WS  /*!< FLASH ten wait states */
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_11                FLASH_ACR_LATENCY_11WS  /*!< FLASH eleven wait states */
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_12                FLASH_ACR_LATENCY_12WS  /*!< FLASH twelve wait states */
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_13                FLASH_ACR_LATENCY_13WS  /*!< FLASH thirteen wait states 
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_14                FLASH_ACR_LATENCY_14WS  /*!< FLASH fourteen wait states 
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_15                FLASH_ACR_LATENCY_15WS  /*!< FLASH fifteen wait states *
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* FLASH_ACR_LATENCY_5WS */
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI (*)
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 371


 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI (*)
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_FB_MODE)
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Select Flash bank mode (Bank flashed at 0x08000000)
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP FB_MODE       LL_SYSCFG_SetFlashBankMode
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Bank This parameter can be one of the following values:
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank)
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE, Bank);
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get Flash bank mode (Bank flashed at 0x08000000)
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP FB_MODE       LL_SYSCFG_GetFlashBankMode
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void)
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE));
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_FB_MODE */
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable I/O analog switch voltage booster.
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         using I/O in analog input: ADC, COMP, OPAMP.
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         However, COMP and OPAMP inputs have a high impedance and
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 372


 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         usage with ADC.
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_EnableAnalogBooster
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable I/O analog switch voltage booster.
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         using I/O in analog input: ADC, COMP, OPAMP.
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         However, COMP and OPAMP inputs have a high impedance and
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         usage with ADC.
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_DisableAnalogBooster
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*)
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*)
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 (*)
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 373


 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*)
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*)
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 (*)
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 374


 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 375


 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0)) ? 1UL : 0UL);
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1)) ? 1UL : 0UL);
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2)) ? 1UL : 0UL);
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 376


 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3)) ? 1UL : 0UL);
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4)) ? 1UL : 0UL);
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5)) ? 1UL : 0UL);
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 377


 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U)) >> (POSITION_VAL(Line >> 1
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable CCMSRAM Erase (starts a hardware CCMSRAM erase operation. This bit is
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * automatically cleared at the end of the CCMSRAM erase operation.)
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note This bit is write-protected: setting this bit is possible only after the
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *       correct key sequence is written in the SYSCFG_SKR register as described in
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *       the Reference Manual.
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  CCMER       LL_SYSCFG_EnableCCMSRAMErase
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableCCMSRAMErase(void)
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 378


 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   /* Starts a hardware CCMSRAM erase operation*/
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_CCMER);
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if CCMSRAM erase operation is on going
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  CCMBSY      LL_SYSCFG_IsCCMSRAMEraseOngoing
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsCCMSRAMEraseOngoing(void)
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_CCMBSY) == (SYSCFG_SCSR_CCMBSY)) ? 1UL : 0UL);
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Set connections to TIM1/8/15/16/17 Break inputs
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_SetTIMBreakInputs\n
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_SetTIMBreakInputs\n
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_SetTIMBreakInputs\n
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_SetTIMBreakInputs
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get connections to TIM1/8/15/16/17 Break inputs
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_GetTIMBreakInputs\n
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_GetTIMBreakInputs\n
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_GetTIMBreakInputs\n
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_GetTIMBreakInputs
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if SRAM parity error detected
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_IsActiveFlag_SP
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 379


 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Clear SRAM parity error flag
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_ClearFlag_SP
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable CCMSRAM page write protection
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SWPR  PAGEx         LL_SYSCFG_EnableCCMSRAMPageWRP
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  CCMSRAMWRP This parameter can be a combination of the following values:
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE0
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE1
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE2
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE3
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE4
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE5
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE6
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE7
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE8
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE9
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE10 (*)
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE11 (*)
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE12 (*)
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE13 (*)
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE14 (*)
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE15 (*)
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE16 (*)
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE17 (*)
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE18 (*)
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE19 (*)
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE20 (*)
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE21 (*)
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE22 (*)
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE23 (*)
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE24 (*)
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE25 (*)
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE26 (*)
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE27 (*)
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE28 (*)
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE29 (*)
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE30 (*)
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE31 (*)
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableCCMSRAMPageWRP(uint32_t CCMSRAMWRP)
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->SWPR, CCMSRAMWRP);
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 380


 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  CCMSRAM page write protection lock prior to erase
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_LockCCMSRAMWRP
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_LockCCMSRAMWRP(void)
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   /* Writing a wrong key reactivates the write protection */
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x00);
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  CCMSRAM page write protection unlock prior to erase
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_UnlockCCMSRAMWRP
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_UnlockCCMSRAMWRP(void)
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   /* unlock the write protection of the CCMER bit */
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0xCA);
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x53);
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Return the device identifier
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0x0FFF (ex: device ID is 0x6415)
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Return the device revision identifier
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note This field indicates the revision of the device.
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> (DBGMCU_REVID_POSITION & 0x1F
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 381


 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 382


 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Set Trace pin assignment control
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get Trace pin assignment control
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR1, Periphs);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 383


1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group2 peripherals)
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_FreezePeriph
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_I2C4_STOP (*)
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR2, Periphs);
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR1, Periphs);
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group2 peripherals)
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_UnFreezePeriph
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_I2C4_STOP (*)
1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR2, Periphs);
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 384


1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZ DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZ DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(VREFBUF)
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Internal voltage reference
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Enable
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Enable(void)
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 385


1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Internal voltage reference
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Disable
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Disable(void)
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable high impedance (VREF+pin is high impedance)
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_EnableHIZ
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_EnableHIZ(void)
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable high impedance (VREF+pin is internally connected to the voltage reference buffe
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_DisableHIZ
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_DisableHIZ(void)
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Set the Voltage reference scale
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_SetVoltageScaling
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Scale This parameter can be one of the following values:
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE2
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale)
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale);
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get the Voltage reference scale
1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_GetVoltageScaling
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE2
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void)
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS));
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 386


1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Voltage reference buffer is ready
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRR           LL_VREFBUF_IsVREFReady
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void)
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR)) ? 1UL : 0UL);
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get the trimming code for VREFBUF calibration
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_GetTrimming
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Between 0 and 0x3F
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void)
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM));
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Set the trimming code for VREFBUF calibration (Tune the internal reference buffer volta
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_SetTrimming
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Value Between 0 and 0x3F
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value)
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   WRITE_REG(VREFBUF->CCR, Value);
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* VREFBUF */
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Set FLASH Latency
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_4
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_5 (*)
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_6 (*)
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_7 (*)
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_8 (*)
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_9 (*)
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_10 (*)
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_11 (*)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 387


1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_12 (*)
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_13 (*)
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_14 (*)
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_15 (*)
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 1895              		.loc 7 1290 1
 1896              		.cfi_startproc
 1897              		@ args = 0, pretend = 0, frame = 8
 1898              		@ frame_needed = 1, uses_anonymous_args = 0
 1899              		@ link register save eliminated.
 1900 0000 80B4     		push	{r7}
 1901              	.LCFI138:
 1902              		.cfi_def_cfa_offset 4
 1903              		.cfi_offset 7, -4
 1904 0002 83B0     		sub	sp, sp, #12
 1905              	.LCFI139:
 1906              		.cfi_def_cfa_offset 16
 1907 0004 00AF     		add	r7, sp, #0
 1908              	.LCFI140:
 1909              		.cfi_def_cfa_register 7
 1910 0006 7860     		str	r0, [r7, #4]
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 1911              		.loc 7 1291 3
 1912 0008 064B     		ldr	r3, .L83
 1913 000a 1B68     		ldr	r3, [r3]
 1914 000c 23F00F02 		bic	r2, r3, #15
 1915 0010 0449     		ldr	r1, .L83
 1916 0012 7B68     		ldr	r3, [r7, #4]
 1917 0014 1343     		orrs	r3, r3, r2
 1918 0016 0B60     		str	r3, [r1]
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 1919              		.loc 7 1292 1
 1920 0018 00BF     		nop
 1921 001a 0C37     		adds	r7, r7, #12
 1922              	.LCFI141:
 1923              		.cfi_def_cfa_offset 4
 1924 001c BD46     		mov	sp, r7
 1925              	.LCFI142:
 1926              		.cfi_def_cfa_register 13
 1927              		@ sp needed
 1928 001e 5DF8047B 		ldr	r7, [sp], #4
 1929              	.LCFI143:
 1930              		.cfi_restore 7
 1931              		.cfi_def_cfa_offset 0
 1932 0022 7047     		bx	lr
 1933              	.L84:
 1934              		.align	2
 1935              	.L83:
 1936 0024 00200240 		.word	1073881088
 1937              		.cfi_endproc
 1938              	.LFE1099:
 1940              		.section	.text.LL_SYSTICK_SetClkSource,"ax",%progbits
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 388


 1941              		.align	1
 1942              		.syntax unified
 1943              		.thumb
 1944              		.thumb_func
 1945              		.fpu fpv4-sp-d16
 1947              	LL_SYSTICK_SetClkSource:
 1948              	.LFB1149:
 1949              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @file    stm32g4xx_ll_cortex.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief   Header file of CORTEX LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   @verbatim
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ==============================================================================
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****                      ##### How to use this driver #####
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ==============================================================================
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     [..]
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     The LL CORTEX driver contains a set of generic APIs that can be
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     used by user:
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) SYSTICK configuration used by @ref LL_mDelay and @ref LL_Init1msTick
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****           functions
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) Low power mode configuration (SCB register of Cortex-MCU)
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) MPU API to configure and enable regions
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) API to access to MCU info (CPUID register)
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) API to enable fault handler (SHCSR accesses)
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   @endverbatim
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ******************************************************************************
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @attention
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * All rights reserved.</center></h2>
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * the "License"; You may not use this file except in compliance with the
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * License. You may obtain a copy of the License at:
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *                        opensource.org/licenses/BSD-3-Clause
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ******************************************************************************
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #ifndef __STM32G4xx_LL_CORTEX_H
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define __STM32G4xx_LL_CORTEX_H
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #ifdef __cplusplus
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** extern "C" {
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #endif
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Includes ------------------------------------------------------------------*/
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #include "stm32g4xx.h"
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @addtogroup STM32G4xx_LL_Driver
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 389


  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL CORTEX
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private constants ---------------------------------------------------------*/
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private macros ------------------------------------------------------------*/
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported types ------------------------------------------------------------*/
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported constants --------------------------------------------------------*/
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK_DIV8     0x00000000U                 /*!< AHB clock divided by 8 
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK          SysTick_CTRL_CLKSOURCE_Msk  /*!< AHB clock selected as S
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_FAULT Handler Fault type
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_USG               SCB_SHCSR_USGFAULTENA_Msk              /*!< Usage fault 
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_BUS               SCB_SHCSR_BUSFAULTENA_Msk              /*!< Bus fault */
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_MEM               SCB_SHCSR_MEMFAULTENA_Msk              /*!< Memory manag
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #if __MPU_PRESENT
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE     0x00000000U                                       /*!< D
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_HARDFAULT_NMI          MPU_CTRL_HFNMIENA_Msk                             /*!< E
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_PRIVILEGED_DEFAULT     MPU_CTRL_PRIVDEFENA_Msk                           /*!< E
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF          (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< E
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION MPU Region Number
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER0              0x00U /*!< REGION Number 0 */
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER1              0x01U /*!< REGION Number 1 */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER2              0x02U /*!< REGION Number 2 */
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER3              0x03U /*!< REGION Number 3 */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER4              0x04U /*!< REGION Number 4 */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 390


 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER5              0x05U /*!< REGION Number 5 */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER6              0x06U /*!< REGION Number 6 */
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER7              0x07U /*!< REGION Number 7 */
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32B             (0x04U << MPU_RASR_SIZE_Pos) /*!< 32B Size of the MPU pr
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64B             (0x05U << MPU_RASR_SIZE_Pos) /*!< 64B Size of the MPU pr
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128B            (0x06U << MPU_RASR_SIZE_Pos) /*!< 128B Size of the MPU p
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256B            (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU p
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512B            (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU p
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1KB             (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU pr
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2KB             (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU pr
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4KB             (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU pr
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8KB             (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU pr
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16KB            (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU p
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32KB            (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU p
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64KB            (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU p
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128KB           (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU 
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256KB           (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU 
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512KB           (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU 
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1MB             (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU pr
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2MB             (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU pr
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4MB             (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU pr
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8MB             (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU pr
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16MB            (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU p
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32MB            (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU p
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64MB            (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU p
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128MB           (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU 
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256MB           (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU 
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512MB           (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU 
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1GB             (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU pr
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2GB             (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU pr
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4GB             (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU pr
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NO_ACCESS            (0x00U << MPU_RASR_AP_Pos) /*!< No access*/
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW              (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privilege
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW_URO          (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user 
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_FULL_ACCESS          (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Fu
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO              (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privilege
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO_URO          (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (re
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_TEX MPU TEX Level
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 391


 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL0                  (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL1                  (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL2                  (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL4                  (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_ENABLE   0x00U            /*!< Instruction fetches enabled */
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_DISABLE  MPU_RASR_XN_Msk  /*!< Instruction fetches disabled*/
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_SHAREABLE            MPU_RASR_S_Msk   /*!< Shareable memory attribute */
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_SHAREABLE        0x00U            /*!< Not Shareable memory attribute */
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_CACHEABLE            MPU_RASR_C_Msk   /*!< Cacheable memory attribute */
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_CACHEABLE        0x00U            /*!< Not Cacheable memory attribute */
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_BUFFERABLE           MPU_RASR_B_Msk   /*!< Bufferable memory attribute */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_BUFFERABLE       0x00U            /*!< Not Bufferable memory attribute */
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #endif /* __MPU_PRESENT */
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported macro ------------------------------------------------------------*/
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported functions --------------------------------------------------------*/
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 392


 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief  This function checks if the Systick counter flag is active or not.
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @note   It can be used in timeout function on application side.
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @retval State of bit (1 or 0).
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   return (((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)) ? 1UL : 0U
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief  Configures the SysTick clock source
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_SetClkSource
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @param  Source This parameter can be one of the following values:
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @retval None
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 1950              		.loc 8 244 1
 1951              		.cfi_startproc
 1952              		@ args = 0, pretend = 0, frame = 8
 1953              		@ frame_needed = 1, uses_anonymous_args = 0
 1954              		@ link register save eliminated.
 1955 0000 80B4     		push	{r7}
 1956              	.LCFI144:
 1957              		.cfi_def_cfa_offset 4
 1958              		.cfi_offset 7, -4
 1959 0002 83B0     		sub	sp, sp, #12
 1960              	.LCFI145:
 1961              		.cfi_def_cfa_offset 16
 1962 0004 00AF     		add	r7, sp, #0
 1963              	.LCFI146:
 1964              		.cfi_def_cfa_register 7
 1965 0006 7860     		str	r0, [r7, #4]
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 1966              		.loc 8 245 6
 1967 0008 7B68     		ldr	r3, [r7, #4]
 1968 000a 042B     		cmp	r3, #4
 1969 000c 06D1     		bne	.L86
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   {
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 1970              		.loc 8 247 5
 1971 000e 094B     		ldr	r3, .L89
 1972 0010 1B68     		ldr	r3, [r3]
 1973 0012 084A     		ldr	r2, .L89
 1974 0014 43F00403 		orr	r3, r3, #4
 1975 0018 1360     		str	r3, [r2]
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   }
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   else
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   {
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 393


 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   }
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 1976              		.loc 8 253 1
 1977 001a 05E0     		b	.L88
 1978              	.L86:
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   }
 1979              		.loc 8 251 5
 1980 001c 054B     		ldr	r3, .L89
 1981 001e 1B68     		ldr	r3, [r3]
 1982 0020 044A     		ldr	r2, .L89
 1983 0022 23F00403 		bic	r3, r3, #4
 1984 0026 1360     		str	r3, [r2]
 1985              	.L88:
 1986              		.loc 8 253 1
 1987 0028 00BF     		nop
 1988 002a 0C37     		adds	r7, r7, #12
 1989              	.LCFI147:
 1990              		.cfi_def_cfa_offset 4
 1991 002c BD46     		mov	sp, r7
 1992              	.LCFI148:
 1993              		.cfi_def_cfa_register 13
 1994              		@ sp needed
 1995 002e 5DF8047B 		ldr	r7, [sp], #4
 1996              	.LCFI149:
 1997              		.cfi_restore 7
 1998              		.cfi_def_cfa_offset 0
 1999 0032 7047     		bx	lr
 2000              	.L90:
 2001              		.align	2
 2002              	.L89:
 2003 0034 10E000E0 		.word	-536813552
 2004              		.cfi_endproc
 2005              	.LFE1149:
 2007              		.section	.text.LL_PWR_EnableRange1BoostMode,"ax",%progbits
 2008              		.align	1
 2009              		.syntax unified
 2010              		.thumb
 2011              		.thumb_func
 2012              		.fpu fpv4-sp-d16
 2014              	LL_PWR_EnableRange1BoostMode:
 2015              	.LFB1186:
 2016              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @file    stm32g4xx_ll_pwr.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *                        opensource.org/licenses/BSD-3-Clause
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 394


  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #ifndef STM32G4xx_LL_PWR_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define STM32G4xx_LL_PWR_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR)
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CSBF                    PWR_SCR_CSBF
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF                    PWR_SCR_CWUF
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF5                   PWR_SCR_CWUF5
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF4                   PWR_SCR_CWUF4
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF3                   PWR_SCR_CWUF3
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF2                   PWR_SCR_CWUF2
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF1                   PWR_SCR_CWUF1
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 395


  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUFI                    PWR_SR1_WUFI
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_SBF                     PWR_SR1_SBF
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF5                    PWR_SR1_WUF5
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF4                    PWR_SR1_WUF4
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF3                    PWR_SR1_WUF3
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF2                    PWR_SR1_WUF2
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF1                    PWR_SR1_WUF1
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO4)
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO4                   PWR_SR2_PVMO4
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO4 */
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO3)
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO3                   PWR_SR2_PVMO3
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO3 */
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO2)
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO2                   PWR_SR2_PVMO2
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO2 */
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO1)
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO1                   PWR_SR2_PVMO1
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO1 */
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVDO                    PWR_SR2_PVDO
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_VOSF                    PWR_SR2_VOSF
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_REGLPF                  PWR_SR2_REGLPF
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_REGLPS                  PWR_SR2_REGLPS
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE REGU VOLTAGE
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR1_VOS_0)
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR1_VOS_1)
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR MODE PWR
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP0                  (PWR_CR1_LPMS_STOP0)
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP1                  (PWR_CR1_LPMS_STOP1)
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                (PWR_CR1_LPMS_STANDBY)
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_SHUTDOWN               (PWR_CR1_LPMS_SHUTDOWN)
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVM_VDDUSB_1 Peripheral voltage monitoring
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME1)
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_COMP               (PWR_CR2_PVME1)     /* Monitoring VDDA vs. x.xV */
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME2)
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_FASTDAC            (PWR_CR2_PVME2)     /* Monitoring VDDA vs. x.xV */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME3)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 396


 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_ADC                (PWR_CR2_PVME3)     /* Monitoring VDDA vs. 1.62V  */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME4)
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_OPAMP_DAC          (PWR_CR2_PVME4)     /* Monitoring VDDA vs. 1x.xV   */
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL PVDLEVEL
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR2_PLS_LEV0)  /* VPVD0 around 2.0 V */
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR2_PLS_LEV1)  /* VPVD1 around 2.2 V */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR2_PLS_LEV2)  /* VPVD2 around 2.4 V */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR2_PLS_LEV3)  /* VPVD3 around 2.5 V */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR2_PLS_LEV4)  /* VPVD4 around 2.6 V */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR2_PLS_LEV5)  /* VPVD5 around 2.8 V */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR2_PLS_LEV6)  /* VPVD6 around 2.9 V */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR2_PLS_LEV7)  /* External input analog voltage   (
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP WAKEUP
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CR3_EWUP1)
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CR3_EWUP2)
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CR3_EWUP3)
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN4                 (PWR_CR3_EWUP4)
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN5                 (PWR_CR3_EWUP5)
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR BATT CHARG RESISTOR
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_BATT_CHARG_RESISTOR_5K      ((uint32_t)0x00000000)
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_BATT_CHARGRESISTOR_1_5K     (PWR_CR4_VBRS)
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO GPIO
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_A                      ((uint32_t)(&(PWR->PUCRA)))
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_B                      ((uint32_t)(&(PWR->PUCRB)))
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_C                      ((uint32_t)(&(PWR->PUCRC)))
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_D                      ((uint32_t)(&(PWR->PUCRD)))
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_E                      ((uint32_t)(&(PWR->PUCRE)))
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_F                      ((uint32_t)(&(PWR->PUCRF)))
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_G                      ((uint32_t)(&(PWR->PUCRG)))
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 397


 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO_BIT GPIO BIT
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_0                  ((uint32_t)0x00000001)
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_1                  ((uint32_t)0x00000002)
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_2                  ((uint32_t)0x00000004)
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_3                  ((uint32_t)0x00000008)
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_4                  ((uint32_t)0x00000010)
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_5                  ((uint32_t)0x00000020)
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_6                  ((uint32_t)0x00000040)
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_7                  ((uint32_t)0x00000080)
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_8                  ((uint32_t)0x00000100)
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_9                  ((uint32_t)0x00000200)
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_10                 ((uint32_t)0x00000400)
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_11                 ((uint32_t)0x00000800)
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_12                 ((uint32_t)0x00001000)
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_13                 ((uint32_t)0x00002000)
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_14                 ((uint32_t)0x00004000)
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_15                 ((uint32_t)0x00008000)
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common Write and read registers Macros
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Register value
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 398


 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Switch the regulator from main mode to low-power mode
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnableLowPowerRunMode
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void)
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Switch the regulator from low-power mode to main mode
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_DisableLowPowerRunMode
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void)
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if the regulator is in low-power mode
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_IsEnabledLowPowerRunMode
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR1, PWR_CR1_LPR);
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR1_LPR))?1U:0U);
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Switch from run main mode to run low-power mode.
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnterLowPowerRunMode
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   LL_PWR_EnableLowPowerRunMode();
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 399


 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Switch from run main mode to low-power mode.
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_ExitLowPowerRunMode
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   LL_PWR_DisableLowPowerRunMode();
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Set the main internal regulator output voltage
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_SetRegulVoltageScaling
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Get the main internal regulator output voltage
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_GetRegulVoltageScaling
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR5_R1MODE)
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable main regulator voltage range 1 boost mode
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 2017              		.loc 9 343 1
 2018              		.cfi_startproc
 2019              		@ args = 0, pretend = 0, frame = 0
 2020              		@ frame_needed = 1, uses_anonymous_args = 0
 2021              		@ link register save eliminated.
 2022 0000 80B4     		push	{r7}
 2023              	.LCFI150:
 2024              		.cfi_def_cfa_offset 4
 2025              		.cfi_offset 7, -4
 2026 0002 00AF     		add	r7, sp, #0
 2027              	.LCFI151:
 2028              		.cfi_def_cfa_register 7
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 2029              		.loc 9 344 3
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 400


 2030 0004 064B     		ldr	r3, .L92
 2031 0006 D3F88030 		ldr	r3, [r3, #128]
 2032 000a 054A     		ldr	r2, .L92
 2033 000c 23F48073 		bic	r3, r3, #256
 2034 0010 C2F88030 		str	r3, [r2, #128]
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 2035              		.loc 9 345 1
 2036 0014 00BF     		nop
 2037 0016 BD46     		mov	sp, r7
 2038              	.LCFI152:
 2039              		.cfi_def_cfa_register 13
 2040              		@ sp needed
 2041 0018 5DF8047B 		ldr	r7, [sp], #4
 2042              	.LCFI153:
 2043              		.cfi_restore 7
 2044              		.cfi_def_cfa_offset 0
 2045 001c 7047     		bx	lr
 2046              	.L93:
 2047 001e 00BF     		.align	2
 2048              	.L92:
 2049 0020 00700040 		.word	1073770496
 2050              		.cfi_endproc
 2051              	.LFE1186:
 2053              		.section	.text.LL_PWR_DisableDeadBatteryPD,"ax",%progbits
 2054              		.align	1
 2055              		.syntax unified
 2056              		.thumb
 2057              		.thumb_func
 2058              		.fpu fpv4-sp-d16
 2060              	LL_PWR_DisableDeadBatteryPD:
 2061              	.LFB1212:
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable main regulator voltage range 1 boost mode
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_DisableRange1BoostMode
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableRange1BoostMode(void)
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if the main regulator voltage range 1 boost mode is enabled
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_IsEnabledRange1BoostMode
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Inverted state of bit (0 or 1).
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledRange1BoostMode(void)
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR5, PWR_CR5_R1MODE);
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (0U))?1U:0U);
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_CR5_R1MODE */
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 401


 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable access to the backup domain
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_DBP);
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable access to the backup domain
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_DisableBkUpAccess
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if the backup domain is enabled
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR1, PWR_CR1_DBP);
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR1_DBP))?1U:0U);
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Set Low-Power mode
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPMS          LL_PWR_SetPowerMode
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  LowPowerMode This parameter can be one of the following values:
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode)
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Get Low-Power mode
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPMS          LL_PWR_GetPowerMode
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 402


 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_LPMS));
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR3_UCPD_STDBY)
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable (write 1) the USB Type-C and Power Delivery standby mode.
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note Enable just before entering standby when using UCPD1.
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD1_STDBY           LL_PWR_EnableUSBStandByModePD
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableUSBStandByModePD(void)
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY);
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable (write 0) USB Type-C and Power Delivery standby mode.
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note Disable immediately after standby exit when using UCPD1,
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *      (and before writing any UCPD1 registers).
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD1_STDBY           LL_PWR_DisableUSBStandByModePD
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableUSBStandByModePD(void)
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY);
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check the USB Type-C and Power Delivery standby mode.
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD1_STDBY           LL_PWR_IsEnabledUSBStandByModePD
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledUSBStandByModePD(void)
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY) == (PWR_CR3_UCPD_STDBY))?1UL:0UL);
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_CR3_UCPD_STDBY */
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR3_UCPD_DBDIS)
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable (write 0) USB Type-C dead battery pull-down behavior
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * on UCPD1_CC1 and UCPD1_CC2 pins.
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note After exiting reset, the USB Type-C dead battery behavior will be enabled,
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * which may have a pull-down effect on CC1 and CC2 pins. It is recommended to disable it
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * in all cases, either to stop this pull-down or to hand over control to the UCPD1
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * (which should therefore be initialized before doing the disable).
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          PWR_CR3_UCPD_DBDIS           LL_PWR_EnableUSBDeadBattery
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableUSBDeadBattery(void)
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 403


 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable (write 1) USB Type-C dead battery pull-down behavior
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *  on UCPD1_CC1 and UCPD1_CC2 pins.
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note After exiting reset, the USB Type-C dead battery behavior will be enabled,
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * which may have a pull-down effect on CC1 and CC2 pins. It is recommended to disable it
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * in all cases, either to stop this pull-down or to hand over control to the UCPD1
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * (which should therefore be initialized before doing the disable).
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          PWR_CR3_UCPD_DBDIS           LL_PWR_DisableUSBDeadBattery
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableUSBDeadBattery(void)
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check USB Type-C dead battery pull-down behavior
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         on UCPD1_CC1 and UCPD1_CC2 pins.
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note After exiting reset, the USB Type-C dead battery behavior will be enabled,
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * which may have a pull-down effect on CC1 and CC2 pins. It is recommended to disable it
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * in all cases, either to stop this pull-down or to hand over control to the UCPD1
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * (which should therefore be initialized before doing the disable).
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          PWR_CR3_UCPD_DBDIS           LL_PWR_IsEnabledUSBDeadBattery
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit.
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledUSBDeadBattery(void)
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS) == (PWR_CR3_UCPD_DBDIS))?1UL:0UL);
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_CR3_UCPD_DBDIS */
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_USV)
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable VDDUSB supply
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_EnableVddUSB
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableVddUSB(void)
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable VDDUSB supply
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_DisableVddUSB
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableVddUSB(void)
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if VDDUSB supply is enabled
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 404


 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_IsEnabledVddUSB
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledVddUSB(void)
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR2, PWR_CR2_USV);
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR2_USV))?1U:0U);
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_IOSV)
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable VDDIO2 supply
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          IOSV          LL_PWR_EnableVddIO2
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableVddIO2(void)
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable VDDIO2 supply
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          IOSV          LL_PWR_DisableVddIO2
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableVddIO2(void)
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if VDDIO2 supply is enabled
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          IOSV          LL_PWR_IsEnabledVddIO2
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledVddIO2(void)
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR2, PWR_CR2_IOSV);
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR2_IOSV))?1U:0U);
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable the Power Voltage Monitoring on a peripheral
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PVME1         LL_PWR_EnablePVM\n
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME2         LL_PWR_EnablePVM\n
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME3         LL_PWR_EnablePVM\n
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME4         LL_PWR_EnablePVM
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  PeriphVoltage This parameter can be one of the following values:
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_COMP     (*)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 405


 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_FASTDAC  (*)
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_ADC      
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_OPAMP_DAC
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         (*) value not defined in all devices
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnablePVM(uint32_t PeriphVoltage)
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PeriphVoltage);
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable the Power Voltage Monitoring on a peripheral
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PVME1         LL_PWR_DisablePVM\n
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME2         LL_PWR_DisablePVM\n
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME3         LL_PWR_DisablePVM\n
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME4         LL_PWR_DisablePVM
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  PeriphVoltage This parameter can be one of the following values:
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_COMP     (*)
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_FASTDAC  (*)
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_ADC      
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_OPAMP_DAC
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         (*) value not defined in all devices
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisablePVM(uint32_t PeriphVoltage)
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PeriphVoltage);
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if Power Voltage Monitoring is enabled on a peripheral
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PVME1         LL_PWR_IsEnabledPVM\n
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME2         LL_PWR_IsEnabledPVM\n
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME3         LL_PWR_IsEnabledPVM\n
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME4         LL_PWR_IsEnabledPVM
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  PeriphVoltage This parameter can be one of the following values:
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_COMP     (*)
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_FASTDAC  (*)
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_ADC      
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_OPAMP_DAC
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         (*) value not defined in all devices
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledPVM(uint32_t PeriphVoltage)
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR2, PeriphVoltage);
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PeriphVoltage))?1U:0U);
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 406


 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Configure the voltage threshold detected by the Power Voltage Detector
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PLS           LL_PWR_SetPVDLevel
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  PVDLevel This parameter can be one of the following values:
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_0
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_1
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_2
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_3
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_4
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_5
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_6
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_7
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR2, PWR_CR2_PLS, PVDLevel);
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Get the voltage threshold detection
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PLS           LL_PWR_GetPVDLevel
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_0
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_1
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_2
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_3
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_4
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_5
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_6
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_7
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void)
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR2, PWR_CR2_PLS));
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable Power Voltage Detector
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PVDE          LL_PWR_EnablePVD
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnablePVD(void)
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable Power Voltage Detector
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PVDE          LL_PWR_DisablePVD
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisablePVD(void)
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE);
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 407


 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if Power Voltage Detector is enabled
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PVDE          LL_PWR_IsEnabledPVD
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void)
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR2, PWR_CR2_PVDE);
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR2_PVDE))?1U:0U);
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable Internal Wake-up line
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          EIWF          LL_PWR_EnableInternWU
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableInternWU(void)
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable Internal Wake-up line
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          EIWF          LL_PWR_DisableInternWU
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableInternWU(void)
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if Internal Wake-up line is enabled
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          EIWF          LL_PWR_IsEnabledInternWU
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledInternWU(void)
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_EIWF) == (PWR_CR3_EIWF))?1UL:0UL);
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined (PWR_CR3_UCPD_DBDIS)
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable USB Type-C and Power Delivery Dead Battery disable
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD_DBDIS          LL_PWR_EnableDeadBatteryPD
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableDeadBatteryPD(void)
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable USB Type-C and Power Delivery Dead Battery disable
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD_DBDIS          LL_PWR_DisableDeadBatteryPD
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 408


 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableDeadBatteryPD(void)
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 2062              		.loc 9 773 1
 2063              		.cfi_startproc
 2064              		@ args = 0, pretend = 0, frame = 0
 2065              		@ frame_needed = 1, uses_anonymous_args = 0
 2066              		@ link register save eliminated.
 2067 0000 80B4     		push	{r7}
 2068              	.LCFI154:
 2069              		.cfi_def_cfa_offset 4
 2070              		.cfi_offset 7, -4
 2071 0002 00AF     		add	r7, sp, #0
 2072              	.LCFI155:
 2073              		.cfi_def_cfa_register 7
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 2074              		.loc 9 774 3
 2075 0004 054B     		ldr	r3, .L95
 2076 0006 9B68     		ldr	r3, [r3, #8]
 2077 0008 044A     		ldr	r2, .L95
 2078 000a 23F48043 		bic	r3, r3, #16384
 2079 000e 9360     		str	r3, [r2, #8]
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 2080              		.loc 9 775 1
 2081 0010 00BF     		nop
 2082 0012 BD46     		mov	sp, r7
 2083              	.LCFI156:
 2084              		.cfi_def_cfa_register 13
 2085              		@ sp needed
 2086 0014 5DF8047B 		ldr	r7, [sp], #4
 2087              	.LCFI157:
 2088              		.cfi_restore 7
 2089              		.cfi_def_cfa_offset 0
 2090 0018 7047     		bx	lr
 2091              	.L96:
 2092 001a 00BF     		.align	2
 2093              	.L95:
 2094 001c 00700040 		.word	1073770496
 2095              		.cfi_endproc
 2096              	.LFE1212:
 2098              		.section	.rodata.CHANNEL_OFFSET_TAB,"a"
 2099              		.align	2
 2102              	CHANNEL_OFFSET_TAB:
 2103 0000 08       		.byte	8
 2104 0001 1C       		.byte	28
 2105 0002 30       		.byte	48
 2106 0003 44       		.byte	68
 2107 0004 58       		.byte	88
 2108 0005 6C       		.byte	108
 2109 0006 80       		.byte	-128
 2110 0007 94       		.byte	-108
 2111              		.section	.rodata.OFFSET_TAB_CCMRx,"a"
 2112              		.align	2
 2115              	OFFSET_TAB_CCMRx:
 2116 0000 00       		.byte	0
 2117 0001 00       		.byte	0
 2118 0002 00       		.byte	0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 409


 2119 0003 00       		.byte	0
 2120 0004 04       		.byte	4
 2121 0005 04       		.byte	4
 2122 0006 04       		.byte	4
 2123 0007 04       		.byte	4
 2124 0008 38       		.byte	56
 2125 0009 38       		.byte	56
 2126              		.section	.rodata.SHIFT_TAB_OCxx,"a"
 2127              		.align	2
 2130              	SHIFT_TAB_OCxx:
 2131 0000 00       		.byte	0
 2132 0001 00       		.byte	0
 2133 0002 08       		.byte	8
 2134 0003 00       		.byte	0
 2135 0004 00       		.byte	0
 2136 0005 00       		.byte	0
 2137 0006 08       		.byte	8
 2138 0007 00       		.byte	0
 2139 0008 00       		.byte	0
 2140 0009 08       		.byte	8
 2141              		.section	.rodata.SHIFT_TAB_ICxx,"a"
 2142              		.align	2
 2145              	SHIFT_TAB_ICxx:
 2146 0000 00       		.byte	0
 2147 0001 00       		.byte	0
 2148 0002 08       		.byte	8
 2149 0003 00       		.byte	0
 2150 0004 00       		.byte	0
 2151 0005 00       		.byte	0
 2152 0006 08       		.byte	8
 2153 0007 00       		.byte	0
 2154 0008 00       		.byte	0
 2155 0009 00       		.byte	0
 2156              		.section	.rodata.SHIFT_TAB_CCxP,"a"
 2157              		.align	2
 2160              	SHIFT_TAB_CCxP:
 2161 0000 00       		.byte	0
 2162 0001 02       		.byte	2
 2163 0002 04       		.byte	4
 2164 0003 06       		.byte	6
 2165 0004 08       		.byte	8
 2166 0005 0A       		.byte	10
 2167 0006 0C       		.byte	12
 2168 0007 0E       		.byte	14
 2169 0008 10       		.byte	16
 2170 0009 14       		.byte	20
 2171              		.section	.rodata.SHIFT_TAB_OISx,"a"
 2172              		.align	2
 2175              	SHIFT_TAB_OISx:
 2176 0000 00       		.byte	0
 2177 0001 01       		.byte	1
 2178 0002 02       		.byte	2
 2179 0003 03       		.byte	3
 2180 0004 04       		.byte	4
 2181 0005 05       		.byte	5
 2182 0006 06       		.byte	6
 2183 0007 07       		.byte	7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 410


 2184 0008 08       		.byte	8
 2185 0009 0A       		.byte	10
 2186              		.section	.text.LL_TIM_IC_GetCaptureCH1,"ax",%progbits
 2187              		.align	1
 2188              		.syntax unified
 2189              		.thumb
 2190              		.thumb_func
 2191              		.fpu fpv4-sp-d16
 2193              	LL_TIM_IC_GetCaptureCH1:
 2194              	.LFB1519:
 2195              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @file    stm32g4xx_ll_tim.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief   Header file of TIM LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #ifndef __STM32G4xx_LL_TIM_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __STM32G4xx_LL_TIM_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defin
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL TIM
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Variables TIM Private Variables
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** static const uint8_t OFFSET_TAB_CCMRx[] =
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 411


  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x00U,   /* 0: TIMx_CH1  */
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x00U,   /* 1: TIMx_CH1N */
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x00U,   /* 2: TIMx_CH2  */
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x00U,   /* 3: TIMx_CH2N */
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x04U,   /* 4: TIMx_CH3  */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x04U,   /* 5: TIMx_CH3N */
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x04U,   /* 6: TIMx_CH4  */
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x04U,   /* 7: TIMx_CH4N */
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x38U,   /* 8: TIMx_CH5  */
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x38U    /* 9: TIMx_CH6  */
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** };
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OCxx[] =
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 0: OC1M, OC1FE, OC1PE */
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 1: - NA */
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U,            /* 2: OC2M, OC2FE, OC2PE */
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 3: - NA */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 4: OC3M, OC3FE, OC3PE */
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 5: - NA */
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U,            /* 6: OC4M, OC4FE, OC4PE */
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 7: - NA */
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 8: OC5M, OC5FE, OC5PE */
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U             /* 9: OC6M, OC6FE, OC6PE */
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** };
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_ICxx[] =
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 0: CC1S, IC1PSC, IC1F */
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 1: - NA */
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U,            /* 2: CC2S, IC2PSC, IC2F */
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 3: - NA */
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 4: CC3S, IC3PSC, IC3F */
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 5: - NA */
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U,            /* 6: CC4S, IC4PSC, IC4F */
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 7: - NA */
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 8: - NA */
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U             /* 9: - NA */
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** };
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_CCxP[] =
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 0: CC1P */
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   2U,            /* 1: CC1NP */
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   4U,            /* 2: CC2P */
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   6U,            /* 3: CC2NP */
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U,            /* 4: CC3P */
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   10U,           /* 5: CC3NP */
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   12U,           /* 6: CC4P */
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   14U,           /* 7: CC4NP */
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   16U,           /* 8: CC5P */
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   20U            /* 9: CC6P */
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** };
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OISx[] =
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 412


 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 0: OIS1 */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   1U,            /* 1: OIS1N */
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   2U,            /* 2: OIS2 */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   3U,            /* 3: OIS2N */
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   4U,            /* 4: OIS3 */
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   5U,            /* 5: OIS3N */
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   6U,            /* 6: OIS4 */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   7U,            /* 7: OIS4N */
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U,            /* 8: OIS5 */
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   10U            /* 9: OIS6 */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** };
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Private constants ---------------------------------------------------------*/
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Constants TIM Private Constants
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Defines used for the bit position in the register and perform offsets */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIM_POSITION_BRK_SOURCE            (POSITION_VAL(Source) & 0x1FUL)
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Generic bit definitions for TIMx_AF1 register */
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKINE     TIM1_AF1_BKINE     /*!< BRK BKIN input enable */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP1E  TIM1_AF1_BKCMP1E   /*!< BRK COMP1 enable */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP2E  TIM1_AF1_BKCMP2E   /*!< BRK COMP2 enable */
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP3E  TIM1_AF1_BKCMP3E   /*!< BRK COMP3 enable */
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP4E  TIM1_AF1_BKCMP4E   /*!< BRK COMP4 enable */
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP5E  TIM1_AF1_BKCMP5E   /*!< BRK COMP5 enable */
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP6E  TIM1_AF1_BKCMP6E   /*!< BRK COMP6 enable */
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP7E  TIM1_AF1_BKCMP7E   /*!< BRK COMP7 enable */
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKINP     TIM1_AF1_BKINP     /*!< BRK BKIN input polarity */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP1P  TIM1_AF1_BKCMP1P   /*!< BRK COMP1 input polarity */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP2P  TIM1_AF1_BKCMP2P   /*!< BRK COMP2 input polarity */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP3P  TIM1_AF1_BKCMP3P   /*!< BRK COMP3 input polarity */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP4P  TIM1_AF1_BKCMP4P   /*!< BRK COMP4 input polarity */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_ETRSEL    TIM1_AF1_ETRSEL    /*!< TIMx ETR source selection */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Generic bit definitions for TIMx_AF2 register */
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2INE    TIM1_AF2_BK2INE      /*!< BRK2 BKIN2 input enable */
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP1E TIM1_AF2_BK2CMP1E    /*!< BRK2 COMP1 enable */
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP2E TIM1_AF2_BK2CMP2E    /*!< BRK2 COMP2 enable */
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP3E TIM1_AF2_BK2CMP3E    /*!< BRK2 COMP3 enable */
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP4E TIM1_AF2_BK2CMP4E    /*!< BRK2 COMP4 enable */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP5E TIM1_AF2_BK2CMP5E    /*!< BRK2 COMP5 enable */
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP6E TIM1_AF2_BK2CMP6E    /*!< BRK2 COMP6 enable */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 413


 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP7E TIM1_AF2_BK2CMP7E    /*!< BRK2 COMP7 enable */
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2INP    TIM1_AF2_BK2INP      /*!< BRK2 BKIN2 input polarity */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP1P TIM1_AF2_BK2CMP1P    /*!< BRK2 COMP1 input polarity */
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP2P TIM1_AF2_BK2CMP2P    /*!< BRK2 COMP2 input polarity */
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP3P TIM1_AF2_BK2CMP3P    /*!< BRK2 COMP3 input polarity */
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP4P TIM1_AF2_BK2CMP4P    /*!< BRK2 COMP4 input polarity */
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_DELAY_1 ((uint8_t)0x7F)
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_DELAY_2 ((uint8_t)0x3F)
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_DELAY_3 ((uint8_t)0x1F)
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_DELAY_4 ((uint8_t)0x1F)
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_RANGE_1 ((uint8_t)0x00)
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_RANGE_2 ((uint8_t)0x80)
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_RANGE_3 ((uint8_t)0xC0)
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_RANGE_4 ((uint8_t)0xE0)
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** Legacy definitions for compatibility purpose
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** @cond 0
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** @endcond
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define OCREF_CLEAR_SELECT_Pos (28U)
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define OCREF_CLEAR_SELECT_Msk (0x1U << OCREF_CLEAR_SELECT_Pos)                /*!< 0x10000000 */
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Private macros ------------------------------------------------------------*/
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Macros TIM Private Macros
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @brief  Convert channel id into channel index.
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval none
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 414


 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH4N) ? 7U :\
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 8U : 9U)
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @brief  Calculate the deadtime sampling period(in ps).
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz).
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval none
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U)))
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Exported types ------------------------------------------------------------*/
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  TIM Time Base configuration structure definition.
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** typedef struct
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint16_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This parameter can be a number between Min_Data=0x0000 and Max_D
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t CounterMode;       /*!< Specifies the counter mode.
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t Autoreload;        /*!< Specifies the auto reload value to be loaded into the active
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    Auto-Reload Register at the next update event.
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This parameter must be a number between Min_Data=0x0000 and Max_
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    Some timer instances may support 32 bits counters. In that case 
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t ClockDivision;     /*!< Specifies the clock division.
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 415


 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint8_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downco
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    reaches zero, an update event is generated and counting restarts
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    from the RCR value (N).
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This means in PWM mode that (N+1) corresponds to:
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       - the number of PWM periods in edge-aligned mode
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       - the number of half PWM period in center-aligned mode
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This parameter must be a number between 0x00 and 0xFF.
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** } LL_TIM_InitTypeDef;
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  TIM Output Compare configuration structure definition.
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** typedef struct
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCMode;        /*!< Specifies the output mode.
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCMODE.
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCState;       /*!< Specifies the TIM Output Compare state.
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions @ref
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCNState;      /*!< Specifies the TIM complementary Output Compare state.
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions @ref
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t CompareValue;  /*!< Specifies the Compare value to be loaded into the Capture Compare Re
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a number between Min_Data=0x0000 and Max_Data=
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function LL_TI
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCPolarity;    /*!< Specifies the output polarity.
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 416


 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** } LL_TIM_OC_InitTypeDef;
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  TIM Input Capture configuration structure definition.
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** typedef struct
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t ICActiveInput; /*!< Specifies the input.
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t ICPrescaler;   /*!< Specifies the Input Capture Prescaler.
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t ICFilter;      /*!< Specifies the input capture filter.
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** } LL_TIM_IC_InitTypeDef;
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  TIM Encoder interface configuration structure definition.
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** typedef struct
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t EncoderMode;     /*!< Specifies the encoder resolution (x2 or x4).
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1Polarity;     /*!< Specifies the active edge of TI1 input.
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1ActiveInput;  /*!< Specifies the TI1 input source
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1Prescaler;    /*!< Specifies the TI1 input prescaler value.
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1Filter;       /*!< Specifies the TI1 input filter.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 417


 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC2Polarity;      /*!< Specifies the active edge of TI2 input.
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC2ActiveInput;  /*!< Specifies the TI2 input source
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC2Prescaler;    /*!< Specifies the TI2 input prescaler value.
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC2Filter;       /*!< Specifies the TI2 input filter.
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** } LL_TIM_ENCODER_InitTypeDef;
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  TIM Hall sensor interface configuration structure definition.
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** typedef struct
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1Polarity;        /*!< Specifies the active edge of TI1 input.
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1Prescaler;       /*!< Specifies the TI1 input prescaler value.
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     Prescaler must be set to get a maximum counter period longer th
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     time interval between 2 consecutive changes on the Hall inputs.
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1Filter;          /*!< Specifies the TI1 input filter.
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t CommutationDelay;   /*!< Specifies the compare value to be loaded into the Capture Compa
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     A positive pulse (TRGO event) is generated with a programmable 
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     a change occurs on the Hall inputs.
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This parameter can be a number between Min_Data = 0x0000 and Ma
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** } LL_TIM_HALLSENSOR_InitTypeDef;
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 418


 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  BDTR (Break and Dead Time) structure definition
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** typedef struct
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OSSRState;            /*!< Specifies the Off-State selection used in Run mode.
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSR
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OSSIState;            /*!< Specifies the Off-State used in Idle state.
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSI
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t LockLevel;            /*!< Specifies the LOCK level parameters.
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note The LOCK bits can be written only once after the reset.
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                             has been written, their content is frozen until the nex
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint8_t DeadTime;              /*!< Specifies the delay time between the switching-off and the
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       switching-on of the outputs.
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a number between Min_Data = 0x00 and Ma
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint16_t BreakState;           /*!< Specifies whether the TIM Break input is enabled or not.
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t BreakPolarity;        /*!< Specifies the TIM Break Input pin polarity.
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARIT
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t BreakFilter;          /*!< Specifies the TIM Break Filter.
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_FILTER
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t BreakAFMode;           /*!< Specifies the alternate function mode of the break input.
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_AFMODE
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 419


 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note Bidirectional break input is only supported by advanced
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t Break2State;          /*!< Specifies whether the TIM Break2 input is enabled or not.
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_ENABLE
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t Break2Polarity;        /*!< Specifies the TIM Break2 Input pin polarity.
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_POLARI
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t Break2Filter;          /*!< Specifies the TIM Break2 Filter.
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_FILTER
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t Break2AFMode;          /*!< Specifies the alternate function mode of the break2 input.
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_AFMODE
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note Bidirectional break input is only supported by advanced
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t AutomaticOutput;      /*!< Specifies whether the TIM Automatic Output feature is enabled
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTP
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** } LL_TIM_BDTR_InitTypeDef;
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Exported constants --------------------------------------------------------*/
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief    Flags defines which can be used with LL_TIM_ReadReg function.
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 420


 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_UIF                          TIM_SR_UIF           /*!< Update interrupt flag */
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         /*!< Capture/compare 1 interrup
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         /*!< Capture/compare 2 interrup
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         /*!< Capture/compare 3 interrup
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         /*!< Capture/compare 4 interrup
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         /*!< Capture/compare 5 interrup
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         /*!< Capture/compare 6 interrup
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_COMIF                        TIM_SR_COMIF         /*!< COM interrupt flag */
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_TIF                          TIM_SR_TIF           /*!< Trigger interrupt flag */
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_BIF                          TIM_SR_BIF           /*!< Break interrupt flag */
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_B2IF                         TIM_SR_B2IF          /*!< Second break interrupt fla
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         /*!< Capture/Compare 1 overcapt
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         /*!< Capture/Compare 2 overcapt
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         /*!< Capture/Compare 3 overcapt
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         /*!< Capture/Compare 4 overcapt
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_SBIF                         TIM_SR_SBIF          /*!< System Break interrupt fla
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_IDXF                         TIM_SR_IDXF          /*!< Index interrupt flag  */
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_DIRF                         TIM_SR_DIRF          /*!< Direction Change interrupt
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_IERRF                        TIM_SR_IERRF         /*!< Index Error flag  */
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_TERRF                        TIM_SR_TERRF         /*!< Transition Error flag  */
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_DISABLE            0x00000000U             /*!< Break function disabled */
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            /*!< Break function enabled */
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_ENABLE Break2 Enable
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_DISABLE            0x00000000U              /*!< Break2 function disabled */
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            /*!< Break2 function enabled */
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             /*!< MOE can be set only by 
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            /*!< MOE can be set by softw
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IT IT Defines
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 421


 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_UIE                        TIM_DIER_UIE         /*!< Update interrupt enable */
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       /*!< Capture/compare 1 interrup
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       /*!< Capture/compare 2 interrup
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       /*!< Capture/compare 3 interrup
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       /*!< Capture/compare 4 interrup
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       /*!< COM interrupt enable */
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_TIE                        TIM_DIER_TIE         /*!< Trigger interrupt enable *
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_BIE                        TIM_DIER_BIE         /*!< Break interrupt enable */
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_IDXIE                      TIM_DIER_IDXIE       /*!< Index interrupt enable */
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_DIRIE                      TIM_DIER_DIRIE       /*!< Direction Change interrupt
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_IERRIE                     TIM_DIER_IERRIE      /*!< Index Error interrupt enab
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_TERRIE                     TIM_DIER_TERRIE      /*!< Transition Error interrupt
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          /*!< Counter overflow/underflow
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          /*!< Only counter overflow/unde
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          /*!< Counter is not stopped at 
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          /*!< Counter stops counting at 
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_UP                  0x00000000U          /*!<Counter used as upcounter *
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          /*!< Counter used as downcounte
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_0        /*!< The counter counts up and 
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_1        /*!<The counter counts up and d
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          /*!< The counter counts up and 
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          /*!< tDTS=tCK_INT */
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        /*!< tDTS=2*tCK_INT */
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        /*!< tDTS=4*tCK_INT */
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 422


 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          /*!< Timer counter counts up */
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          /*!< Timer counter counts down 
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare  Update Source
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          /*!< Capture/compare control bi
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         /*!< Capture/compare control bi
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          /*!< CCx DMA request sent when 
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         /*!< CCx DMA requests sent when
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          /*!< LOCK OFF - No bit is write
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      /*!< LOCK Level 1 */
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      /*!< LOCK Level 2 */
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        /*!< LOCK Level 3 */
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CHANNEL Channel
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    /*!< Timer complementary output ch
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    /*!< Timer complementary output ch
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    /*!< Timer complementary output ch
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4N                    TIM_CCER_CC4NE     /*!< Timer complementary output c
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     /*!< Timer output channel 5 */
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     /*!< Timer output channel 6 */
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 423


 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCSTATE_DISABLE                 0x00000000U             /*!< OCx is not active */
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           /*!< OCx signal is output on
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_FROZEN                   0x00000000U                                         
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                    
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                    
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)               
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                    
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)               
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)               
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                    
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)               
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)               
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                 
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_PULSE_ON_COMPARE         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1)               
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_DIRECTION_OUTPUT         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 /*!< OCxactive high*/
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               /*!< OCxactive low*/
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             /*!<OCx=0 (after a dead-time
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            /*!<OCx=1 (after a dead-time
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GROUPCH5 GROUPCH5
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_NONE                   0x00000000U           /*!< No effect of OC5REF on OC
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        /*!< OC1REFC is the logical AN
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        /*!< OC2REFC is the logical AN
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        /*!< OC3REFC is the logical AN
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 424


 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx 
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy 
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S << 16U)   /*!< ICx is mapped on TRC 
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV1                      0x00000000U                    /*!< No prescaler, ca
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 << 16U)    /*!< Capture is done 
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 << 16U)    /*!< Capture is done 
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC << 16U)      /*!< Capture is done 
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                         
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 << 16U)                           
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 << 16U)                           
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)      
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 << 16U)                           
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)      
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)      
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 << 16U)                           
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U)      
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U)      
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U)      
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F << 16U)                             
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_RISING              0x00000000U                      /*!< The circuit is
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    /*!< The circuit is
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 425


 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                         
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)  
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                        
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                               
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                               
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)             
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1)             
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1 | TIM_SMCR_SM
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2       (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2)             
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12  (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SM
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X1_TI1                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SM
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X1_TI2                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SM
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO Trigger Output
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_RESET                      0x00000000U                                     /*!<
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   /*!<
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   /*!<
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 /*!<
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   /*!<
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 /*!<
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 /*!<
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!<
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_ENCODERCLK                 TIM_CR2_MMS_3                                   /*!<
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO2 Trigger Output 2
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_RESET                     0x00000000U                                         
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                      
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                      
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                   
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                      
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                   
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                   
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                      
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                   
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                   
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 426


 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                   
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)  
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)   
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | 
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         /*!< Slave mode 
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      /*!< Reset Mode 
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   /*!< Gated Mode 
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   /*!< Trigger Mod
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      /*!< Combined re
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_COMBINED_GATEDRESET   (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_0)   /*!< Combined ga
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                                                                         Both start 
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SMS_PRELOAD_SOURCE SMS Preload Source
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SMSPS_TIMUPDATE                 0x00000000U                         /*!< The SMS pre
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SMSPS_INDEX                     TIM_SMCR_SMSPS                      /*!< The SMS pre
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TS Trigger Selection
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR0                         0x00000000U                                         
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                       
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                       
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                     
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                       
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                     
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                     
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)     
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR4                         TIM_SMCR_TS_3                                       
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR5                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_0)                     
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR6                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1)                     
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR7                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)     
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR8                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2)                     
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR9                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_0)     
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR10                        (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_1)     
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR11                        (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 427


 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             /*!< ETR is non-inverted, ac
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            /*!< ETR is inverted, active
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             /*!< ETR prescaler OFF */
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         /*!< ETR frequency is divide
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         /*!< ETR frequency is divide
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           /*!< ETR frequency is divide
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                         
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                      
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                      
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                   
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                      
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                   
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                   
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                      
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                   
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                   
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                   
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)  
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)  
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                        
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETRSOURCE External Trigger Source TIM1
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_GPIO        0x00000000U                                              
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                        
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                        
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP3       (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                  
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP4       TIM1_AF1_ETRSEL_2                                        
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP5       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                  
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP6       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                  
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP7       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 428


1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1   TIM1_AF1_ETRSEL_3                                        
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                  
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                  
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(ADC4)
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD1   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                  
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* ADC4 */
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_ETRSOURCE External Trigger Source TIM2
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_GPIO         0x00000000U                                             
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                       
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                       
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                 
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                       
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                 
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                 
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_TIM3_ETR     TIM1_AF1_ETRSEL_3                                       
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_TIM4_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                 
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(TIM5)
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_TIM5_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                 
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* TIM5 */
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_LSE          (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_ETRSOURCE External Trigger Source TIM3
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_GPIO         0x00000000U                                             
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                       
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                       
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                 
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                       
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                 
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                 
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 429


1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_TIM2_ETR     TIM1_AF1_ETRSEL_3                                       
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_TIM4_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                 
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD1    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD2    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                 
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD3    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_ETRSOURCE External Trigger Source TIM4
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_GPIO         0x00000000U                                             
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                       
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                       
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                 
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                       
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                 
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                 
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_TIM3_ETR     TIM1_AF1_ETRSEL_3                                       
1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(TIM5)
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_TIM5_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                 
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* TIM5 */
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(TIM5)
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM5_ETRSOURCE External Trigger Source TIM5
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_GPIO         0x00000000U                                             
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                       
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                       
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                 
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                       
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                 
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                 
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_TIM2_ETR     TIM1_AF1_ETRSEL_3                                       
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_TIM3_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                 
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 430


1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* TIM5 */
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_ETRSOURCE External Trigger Source TIM8
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_GPIO        0x00000000U                                              
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                        
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                        
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP3       (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                  
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP4       TIM1_AF1_ETRSEL_2                                        
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP5       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                  
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP6       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                  
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP7       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1   TIM1_AF1_ETRSEL_3                                        
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                  
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                  
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(ADC3)
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                  
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* ADC3 */
1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(TIM20)
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM20_ETRSOURCE External Trigger Source TIM20
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_GPIO       0x00000000U                                              
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP1      TIM1_AF1_ETRSEL_0                                        
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP2      TIM1_AF1_ETRSEL_1                                        
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP3      (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                  
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP4      TIM1_AF1_ETRSEL_2                                        
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP5      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                  
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP6      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                  
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP7      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(ADC3)
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD1  TIM1_AF1_ETRSEL_3                                        
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD2  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                  
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD3  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                  
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* ADC3 */
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(ADC5)
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD1  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD2  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                  
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 431


1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD3  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* ADC5 */
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* TIM20 */
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               /*!< Break input BRK is ac
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              /*!< Break input BRK is ac
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_FILTER break filter
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   /*!< No filter, BRK acts asynchronousl
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   /*!< fSAMPLING=fCK_INT, N=2 */
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   /*!< fSAMPLING=fCK_INT, N=4 */
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   /*!< fSAMPLING=fCK_INT, N=8 */
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   /*!< fSAMPLING=fDTS/2, N=6 */
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   /*!< fSAMPLING=fDTS/2, N=8 */
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   /*!< fSAMPLING=fDTS/4, N=6 */
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   /*!< fSAMPLING=fDTS/4, N=8 */
1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   /*!< fSAMPLING=fDTS/8, N=6 */
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   /*!< fSAMPLING=fDTS/8, N=8 */
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   /*!< fSAMPLING=fDTS/16, N=5 */
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   /*!< fSAMPLING=fDTS/16, N=6 */
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   /*!< fSAMPLING=fDTS/16, N=8 */
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   /*!< fSAMPLING=fDTS/32, N=5 */
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   /*!< fSAMPLING=fDTS/32, N=6 */
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   /*!< fSAMPLING=fDTS/32, N=8 */
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_POLARITY BREAK2 POLARITY
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             /*!< Break input BRK2 is act
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           /*!< Break input BRK2 is act
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_FILTER BREAK2 FILTER
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   /*!< No filter, BRK acts asynchronousl
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   /*!< fSAMPLING=fCK_INT, N=2 */
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   /*!< fSAMPLING=fCK_INT, N=4 */
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   /*!< fSAMPLING=fCK_INT, N=8 */
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   /*!< fSAMPLING=fDTS/2, N=6 */
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   /*!< fSAMPLING=fDTS/2, N=8 */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 432


1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   /*!< fSAMPLING=fDTS/4, N=6 */
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   /*!< fSAMPLING=fDTS/4, N=8 */
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   /*!< fSAMPLING=fDTS/8, N=6 */
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   /*!< fSAMPLING=fDTS/8, N=8 */
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   /*!< fSAMPLING=fDTS/16, N=5 */
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   /*!< fSAMPLING=fDTS/16, N=6 */
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   /*!< fSAMPLING=fDTS/16, N=8 */
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   /*!< fSAMPLING=fDTS/32, N=5 */
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   /*!< fSAMPLING=fDTS/32, N=6 */
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   /*!< fSAMPLING=fDTS/32, N=8 */
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSI OSSI
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OSSI_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           /*!< When inactive, OxC/OCxN
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSR OSSR
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OSSR_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           /*!< When inactive, OC/OCN o
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_INPUT BREAK INPUT
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  /*!< TIMx_BKIN input */
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  /*!< TIMx_BKIN2 input */
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BKIN_SOURCE BKIN SOURCE
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKIN                TIM1_AF1_BKINE      /*!< BKIN input from AF controll
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP1             TIM1_AF1_BKCMP1E    /*!< internal signal: COMP1 outp
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP2             TIM1_AF1_BKCMP2E    /*!< internal signal: COMP2 outp
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP3             TIM1_AF1_BKCMP3E    /*!< internal signal: COMP3 outp
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP4             TIM1_AF1_BKCMP4E    /*!< internal signal: COMP4 outp
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP5             TIM1_AF1_BKCMP5E    /*!< internal signal: COMP5 outp
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP6             TIM1_AF1_BKCMP6E    /*!< internal signal: COMP6 outp
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP7             TIM1_AF1_BKCMP7E    /*!< internal signal: COMP7 outp
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 433


1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BKIN_POLARITY BKIN POLARITY
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_POLARITY_LOW               TIM1_AF1_BKINP           /*!< BRK BKIN input is acti
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              /*!< BRK BKIN input is acti
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_AFMODE BREAK AF MODE
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_AFMODE_INPUT              0x00000000U              /*!< Break input BRK in inp
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_AFMODE_BIDIRECTIONAL      TIM_BDTR_BKBID           /*!< Break input BRK in bid
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_AFMODE BREAK2 AF MODE
1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_AFMODE_INPUT             0x00000000U             /*!< Break2 input BRK2 in in
1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL     TIM_BDTR_BK2BID         /*!< Break2 input BRK2 in bi
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                         
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                       
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                       
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                    
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                       
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                     
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                     
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                       
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                     
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                     
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                     
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                       
1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                     
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1)                     
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                     
1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DTR2          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 434


1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ECR           (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_TISEL         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_AF1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                     
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_AF2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)     
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_1)     
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                         
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                       
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                       
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                    
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                       
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                     
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                     
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                       
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                     
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                     
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                     
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                       
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                    
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_19TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1)                     
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_20TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_21TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2)                     
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_22TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_23TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_24TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_25TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_3)                     
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_26TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_3 |  TIM_DCR_DBL_0)   
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_TI1_RMP  TIM1 Timer Input Ch1 Remap
1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM1 inpu
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM1 inpu
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM1 inpu
1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM1 inpu
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM1 inpu
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI1_RMP  TIM2 Timer Input Ch1 Remap
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 435


1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM2 inpu
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM2 inpu
1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM2 inpu
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM2 inpu
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM2 inpu
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM2 inpu
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI2_RMP  TIM2 Timer Input Ch2 Remap
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM2 inpu
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                /*!< TIM2 inpu
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                /*!< TIM2 inpu
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM2 inpu
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                /*!< TIM2 inpu
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         /*!< TIM2 inpu
1437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI3_RMP  TIM2 Timer Input Ch3 Remap
1443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM2 inpu
1446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI3_RMP_COMP4  TIM_TISEL_TI3SEL_0                                /*!< TIM2 inpu
1447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI4_RMP  TIM2 Timer Input Ch4 Remap
1452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_GPIO   0x00000000U                                       /*!< TIM2 inpu
1455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP1  TIM_TISEL_TI4SEL_0                                /*!< TIM2 inpu
1456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP2  TIM_TISEL_TI4SEL_1                                /*!< TIM2 inpu
1457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI1_RMP  TIM3 Timer Input Ch1 Remap
1462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM3 inpu
1465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM3 inpu
1466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM3 inpu
1467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM3 inpu
1468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM3 inpu
1469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM3 inpu
1471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 436


1472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         /*!< TIM3 inpu
1474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)  
1477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI2_RMP  TIM3 Timer Input Ch2 Remap
1483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM3 inpu
1486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                /*!< TIM3 inpu
1487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                /*!< TIM3 inpu
1488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM3 inpu
1489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                /*!< TIM3 inpu
1490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         /*!< TIM3 inpu
1492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         /*!< TIM3 inpu
1495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)  
1498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI3_RMP  TIM3 Timer Input Ch3 Remap
1504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM3 inpu
1507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI3_RMP_COMP3  TIM_TISEL_TI3SEL_0                                /*!< TIM3 inpu
1508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_TI1_RMP  TIM4 Timer Input Ch1 Remap
1513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM4 inpu
1516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM4 inpu
1517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM4 inpu
1518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM4 inpu
1519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM4 inpu
1520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM4 inpu
1522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         /*!< TIM4 inpu
1525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)  
1528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 437


1529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_TI2_RMP  TIM4 Timer Input Ch2 Remap
1534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM4 inpu
1537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                /*!< TIM4 inpu
1538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                /*!< TIM4 inpu
1539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM4 inpu
1540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                /*!< TIM4 inpu
1541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         /*!< TIM4 inpu
1543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         /*!< TIM4 inpu
1546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)  
1549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_TI3_RMP  TIM4 Timer Input Ch3 Remap
1555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM4 inpu
1558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI3_RMP_COMP5  TIM_TISEL_TI3SEL_0                                /*!< TIM4 inpu
1560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_TI4_RMP  TIM4 Timer Input Ch4 Remap
1566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI4_RMP_GPIO   0x00000000U                                       /*!< TIM4 inpu
1569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI4_RMP_COMP6  TIM_TISEL_TI4SEL_0                                /*!< TIM4 inpu
1571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(TIM5)
1577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM5_TI1_RMP  TIM5 Timer Input Ch1 Remap
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM5 inpu
1581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_LSI    TIM_TISEL_TI1SEL_0                                /*!< TIM5 inpu
1582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_LSE    TIM_TISEL_TI1SEL_1                                /*!< TIM5 inpu
1583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_RTC_WK (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM5 inpu
1584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_2                                /*!< TIM5 inpu
1585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP2  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM5 inpu
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 438


1586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         /*!< TIM5 inpu
1587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP4  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)  
1588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP5  TIM_TISEL_TI1SEL_3                                /*!< TIM5 inpu
1590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_0)         /*!< TIM5 inpu
1593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_1)         /*!< TIM5 inpu
1596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM5_TI2_RMP  TIM5 Timer Input Ch2 Remap
1602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM5 inpu
1605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                /*!< TIM5 inpu
1606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                /*!< TIM5 inpu
1607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM5 inpu
1608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                /*!< TIM5 inpu
1609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         /*!< TIM5 inpu
1611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         /*!< TIM5 inpu
1614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)  
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* TIM5 */
1622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_TI1_RMP  TIM8 Timer Input Ch1 Remap
1624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM8 inpu
1627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM8 inpu
1628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM8 inpu
1629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM8 inpu
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM8 inpu
1631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM15_TI1_RMP  TIM15 Timer Input Ch1 Remap
1636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_GPIO  0x00000000U                                       /*!< TIM15 inp
1639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_LSE   TIM_TISEL_TI1SEL_0                                /*!< TIM15 inp
1640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_COMP1 TIM_TISEL_TI1SEL_1                                /*!< TIM15 inp
1641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_COMP2 (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM15 inp
1642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 439


1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_COMP5 TIM_TISEL_TI1SEL_2                                /*!< TIM15 inp
1644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_COMP7 (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM15 inp
1647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM15_TI2_RMP  TIM15 Timer Input Ch2 Remap
1653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_GPIO  0x00000000U                                       /*!< TIM15 inp
1656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_COMP2 TIM_TISEL_TI2SEL_0                                /*!< TIM15 inp
1657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_COMP3 TIM_TISEL_TI2SEL_1                                /*!< TIM15 inp
1658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_COMP6 (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM15 inp
1660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_COMP7 TIM_TISEL_TI2SEL_2                                /*!< TIM15 inp
1663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM16_TI1_RMP  TIM16 Timer Input Ch1 Remap
1669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_GPIO    0x00000000U                                     /*!< TIM16 inp
1672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_COMP6   TIM_TISEL_TI1SEL_0                              /*!< TIM16 inp
1674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_MCO     TIM_TISEL_TI1SEL_1                              /*!< TIM16 inp
1676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_HSE_32  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)       /*!< TIM16 inp
1677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_RTC_WK  TIM_TISEL_TI1SEL_2                              /*!< TIM16 inp
1678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_LSE     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)       /*!< TIM16 inp
1679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_LSI     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)       /*!< TIM16 inp
1680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM17_TI1_RMP  TIM17 Timer Input Ch1 Remap
1685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_GPIO    0x00000000U                                     /*!< TIM17 inp
1688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_COMP5   TIM_TISEL_TI1SEL_0                              /*!< TIM17 inp
1690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_MCO     TIM_TISEL_TI1SEL_1                              /*!< TIM17 inp
1692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_HSE_32  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)       /*!< TIM17 inp
1693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_RTC_WK  TIM_TISEL_TI1SEL_2                              /*!< TIM17 inp
1694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_LSE     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)       /*!< TIM17 inp
1695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_LSI     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)       /*!< TIM17 inp
1696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 440


1700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(TIM20)
1701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM20_TI1_RMP  TIM20 Timer Input Ch1 Remap
1702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_GPIO  0x00000000U                                      /*!< TIM20 inpu
1705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_COMP1 TIM_TISEL_TI1SEL_0                               /*!< TIM20 inpu
1706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_COMP2 TIM_TISEL_TI1SEL_1                               /*!< TIM20 inpu
1707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_COMP3 (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)        /*!< TIM20 inpu
1708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_COMP4 TIM_TISEL_TI1SEL_2                               /*!< TIM20 inpu
1709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* TIM20 */
1713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCREF_CLR_INT OCREF clear input selection
1715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_ETR         OCREF_CLEAR_SELECT_Msk                   /*!< OCREF_CLR_IN
1718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP1       0x00000000U                              /*!< OCREF clear 
1719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP2       TIM1_AF2_OCRSEL_0                        /*!< OCREF clear 
1720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP3       TIM1_AF2_OCRSEL_1                        /*!< OCREF clear 
1721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP4       (TIM1_AF2_OCRSEL_1 | TIM1_AF2_OCRSEL_0)  /*!< OCREF clear 
1722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP5       TIM1_AF2_OCRSEL_2                        /*!< OCREF clear 
1724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP6       (TIM1_AF2_OCRSEL_2 | TIM1_AF2_OCRSEL_0)  /*!< OCREF clear 
1727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP7       (TIM1_AF2_OCRSEL_2 | TIM1_AF2_OCRSEL_1)  /*!< OCREF clear 
1730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_INDEX_DIR index direction selection
1736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_UP_DOWN     0x00000000U         /*!< Index resets the counter whatever the dir
1739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_UP          TIM_ECR_IDIR_0      /*!< Index resets the counter when up-counting
1740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_DOWN        TIM_ECR_IDIR_1      /*!< Index resets the counter when down-counti
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_INDEX_POSITION index positioning selection
1746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_DOWN_DOWN    0x00000000U                           /*!< Index resets 
1749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_DOWN_UP      TIM_ECR_IPOS_0                        /*!< Index resets 
1750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_UP_DOWN      TIM_ECR_IPOS_1                        /*!< Index resets 
1751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_UP_UP        (TIM_ECR_IPOS_1 | TIM_ECR_IPOS_0)     /*!< Index resets 
1752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_DOWN         0x00000000U                           /*!< Index resets 
1753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_UP           TIM_ECR_IPOS_0                        /*!< Index resets 
1754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 441


1757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_FIRST_INDEX first index selection
1759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_ALL           0x00000000U                           /*!< Index is always activ
1762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_FIRST_ONLY    TIM_ECR_FIDX                          /*!< The first Index only 
1763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_PWPRSC Pulse on compare pulse width prescaler
1767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X1     0x00000000U                                              /*!< Pulse on
1770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X2     TIM_ECR_PWPRSC_0                                         /*!< Pulse on
1771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X4     TIM_ECR_PWPRSC_1                                         /*!< Pulse on
1772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X8     (TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0)                    /*!< Pulse on
1773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X16    TIM_ECR_PWPRSC_2                                         /*!< Pulse on
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X32    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_0)                    /*!< Pulse on
1775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X64    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1)                    /*!< Pulse on
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X128   (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0) /*!< Pulse on
1777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_HSE_32_REQUEST Clock HSE/32 request
1782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_HSE_32_NOT_REQUEST     0x00000000U            /*!< Clock HSE/32 not requested */
1785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_HSE_32_REQUEST         TIM_OR_HSE32EN         /*!< Clock HSE/32 requested for TIM16/
1786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** Legacy definitions for compatibility purpose
1791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** @cond 0
1792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_DFBK  LL_TIM_BKIN_SOURCE_DF1BK
1794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** @endcond
1796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Exported macro ------------------------------------------------------------*/
1802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
1803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
1807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Write a value in TIM register.
1811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __REG__ Register to be written
1813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __VALUE__ Value to be written in the register
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 442


1814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
1815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VAL
1817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Read a value in TIM register.
1820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __REG__ Register to be read
1822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Register value
1823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
1825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros
1830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro retrieving the UIFCPY flag from the counter value.
1835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GETFLAG_UIFCPY (@ref LL_TIM_GetCounter ());
1836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  Relevant only if UIF flag remapping has been enabled  (UIF status bit is copied
1837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        to TIMx_CNT register bit 31)
1838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __CNT__ Counter value
1839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval UIF status bit
1840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \
1842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   (READ_BIT((__CNT__), TIM_CNT_UIFCPY) >> TIM_CNT_UIFCPY_Pos)
1843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested de
1846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120);
1847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
1849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __DT__ deadtime duration (in ns)
1853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval DTG[0:7]
1854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \
1856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?
1857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__C
1858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__C
1859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__
1860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****     0U)
1861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock freq
1864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
1865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __CNTCLK__ counter clock frequency (in Hz)
1867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)
1868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
1870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 443


1871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal fr
1874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
1875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
1878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
1881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))
1882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value, with dithering feature enabled, to achi
1885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR_DITHER (1000000, @ref LL_TIM_GetPrescaler (), 10000);
1886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
1889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_ARR_DITHER(__TIMCLK__, __PSC__, __FREQ__) \
1892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ?   (uint32_t)((((uint64_t)(__TIMCLK__) * 16U/((
1893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value required to achieve the required timer outpu
1896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
1897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
1901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
1903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
1904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****               / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
1905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value, with dithering feature enabled, to achieve 
1908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY_DITHER (1000000, @ref LL_TIM_GetPrescaler (), 10);
1909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
1913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY_DITHER(__TIMCLK__, __PSC__, __DELAY__)  \
1915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__) * 16U) \
1916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****               / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
1917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration (
1920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
1921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
1925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 444


1928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
1929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****               + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
1930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value, with dithering feature enabled, to achi
1933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE_DITHER (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
1934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
1938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE_DITHER(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
1941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((uint32_t)(__LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__PULSE__)) \
1942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****               + __LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__DELAY__))))
1943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro retrieving the ratio of the input capture prescaler
1946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
1947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __ICPSC__ This parameter can be one of the following values:
1948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
1949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
1950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
1951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
1952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Input capture prescaler ratio (1, 2, 4 or 8)
1953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
1955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
1956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Exported functions --------------------------------------------------------*/
1968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
1969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Time_Base Time Base configuration
1973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable timer counter.
1977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_EnableCounter
1978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
1979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
1980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
1982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
1983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_CEN);
1984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 445


1985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable timer counter.
1988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_DisableCounter
1989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
1990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
1991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
1993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
1994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
1995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
1996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the timer counter is enabled.
1999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
2000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)
2004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
2006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable update event generation.
2010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
2011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
2015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
2017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable update event generation.
2021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
2022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
2026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
2028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether update event generation is enabled.
2032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
2033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Inverted state of bit (0 or 1).
2035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)
2037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);
2039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 446


2042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set update event source
2043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
2044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       generate an update interrupt or DMA request if enabled:
2045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        - Counter overflow/underflow
2046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        - Setting the UG bit
2047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        - Update generation through the slave mode controller
2048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
2049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       overflow/underflow generates an update interrupt or DMA request if enabled.
2050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
2051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  UpdateSource This parameter can be one of the following values:
2053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
2054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
2055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
2058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
2060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get actual event update source
2064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
2065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
2068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
2069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)
2071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
2073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set one pulse mode (one shot v.s. repetitive).
2077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
2078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  OnePulseMode This parameter can be one of the following values:
2080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
2081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
2082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
2085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
2087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get actual one pulse mode.
2091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
2092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
2095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
2096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)
2098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 447


2099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
2100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the timer counter counting mode.
2104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
2105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
2106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       by a timer instance.
2107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
2108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       requires a timer reset to avoid unexpected direction
2109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       due to DIR bit readonly in center aligned mode.
2110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
2111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_SetCounterMode
2112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CounterMode This parameter can be one of the following values:
2114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
2115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
2116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
2117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
2118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
2119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
2122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
2124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get actual counter mode.
2128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
2129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
2130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       by a timer instance.
2131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
2132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_GetCounterMode
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
2136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
2138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
2139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
2140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)
2142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR | TIM_CR1_CMS));
2144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable auto-reload (ARR) preload.
2148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
2149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
2153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
2155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 448


2156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable auto-reload (ARR) preload.
2159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
2160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
2164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
2166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether auto-reload (ARR) preload is enabled.
2170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
2171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
2175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);
2177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead
2181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
2182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
2183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       instance.
2184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
2185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ClockDivision This parameter can be one of the following values:
2187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
2188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
2189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
2190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
2193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
2195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by t
2199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
2200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
2201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       instance.
2202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
2203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
2206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
2207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
2208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
2210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
2212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 449


2213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the counter value.
2216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the Counter value interpretation
2219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_SetCounter
2220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
2222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
2225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CNT, Counter);
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the counter value.
2231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the Counter value interpretation
2234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_GetCounter
2235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
2239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CNT));
2241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the current direction of the counter
2245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetDirection
2246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
2249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
2250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
2252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
2254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the prescaler value.
2258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
2259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note The prescaler can be changed on the fly as this control register is buffered. The new
2260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       prescaler ratio is taken into account at the next update event.
2261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
2262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
2263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Prescaler between Min_Data=0 and Max_Data=65535
2265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
2268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->PSC, Prescaler);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 450


2270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the prescaler value.
2274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
2275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
2277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
2279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->PSC));
2281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the auto-reload value.
2285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note The counter is blocked while the auto-reload value is null.
2286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
2289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       In case dithering is activated,macro __LL_TIM_CALC_ARR_DITHER can be used instead, to cal
2290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
2291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  AutoReload between Min_Data=0 and Max_Data=65535
2293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
2296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->ARR, AutoReload);
2298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the auto-reload value.
2302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
2303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation
2306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Auto-reload value
2308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
2310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->ARR));
2312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the repetition counter value.
2316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note For advanced timer instances RepetitionCounter can be up to 65535.
2317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
2318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
2319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter
2320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
2322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
2325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->RCR, RepetitionCounter);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 451


2327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the repetition counter value.
2331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
2332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
2333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter
2334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Repetition counter value
2336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)
2338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->RCR));
2340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Force a continuous copy of the update interrupt flag (UIF) into the timer counter regis
2344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This allows both the counter value and a potential roll-over condition signalled by the U
2345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_EnableUIFRemap
2346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUIFRemap(TIM_TypeDef *TIMx)
2350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
2352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable update interrupt flag (UIF) remapping.
2356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_DisableUIFRemap
2357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUIFRemap(TIM_TypeDef *TIMx)
2361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
2363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable dithering.
2367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_DITHERING_INSTANCE(TIMx) can be used to check whether or not
2368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides dithering.
2369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DITHEN          LL_TIM_EnableDithering
2370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDithering(TIM_TypeDef *TIMx)
2374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_DITHEN);
2376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable dithering.
2380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_DITHERING_INSTANCE(TIMx) can be used to check whether or not
2381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides dithering.
2382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DITHEN          LL_TIM_DisableDithering
2383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 452


2384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDithering(TIM_TypeDef *TIMx)
2387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_DITHEN);
2389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether dithering is activated.
2393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DITHERING_INSTANCE(TIMx) can be used to check whether or not
2394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides dithering.
2395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DITHEN          LL_TIM_IsEnabledDithering
2396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDithering(TIM_TypeDef *TIMx)
2400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_DITHEN) == (TIM_CR1_DITHEN)) ? 1UL : 0UL);
2402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
2406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
2409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
2410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
2413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
2414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       they are updated only when a commutation event (COM) occurs.
2415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Only on channels that have a complementary output.
2416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
2417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
2418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload
2419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
2423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
2425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
2429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
2430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
2431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload
2432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
2436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
2438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 453


2441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
2442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
2443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
2444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate
2445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CCUpdateSource This parameter can be one of the following values:
2447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
2448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
2449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
2452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
2454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the trigger of the capture/compare DMA request.
2458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
2459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  DMAReqTrigger This parameter can be one of the following values:
2461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
2462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
2463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
2466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
2468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get actual trigger of the capture/compare DMA request.
2472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
2473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
2476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
2477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
2479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
2481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the lock level to freeze the
2485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         configuration of several capture/compare parameters.
2486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       the lock mechanism is supported by a timer instance.
2488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel
2489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  LockLevel This parameter can be one of the following values:
2491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_OFF
2492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_1
2493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_2
2494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_3
2495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 454


2498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
2500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable capture/compare channels.
2504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
2505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n
2506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
2507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n
2508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
2509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n
2510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_EnableChannel\n
2511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NE         LL_TIM_CC_EnableChannel\n
2512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_EnableChannel\n
2513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_EnableChannel
2514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
2516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CCER, Channels);
2531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable capture/compare channels.
2535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
2536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n
2537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
2538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n
2539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
2540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n
2541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_DisableChannel\n
2542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NE         LL_TIM_CC_DisableChannel\n
2543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_DisableChannel\n
2544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_DisableChannel
2545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
2547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 455


2555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CCER, Channels);
2562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether channel(s) is(are) enabled.
2566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
2567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n
2568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
2569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n
2570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
2571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n
2572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel\n
2573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NE         LL_TIM_CC_IsEnabledChannel\n
2574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_IsEnabledChannel\n
2575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_IsEnabledChannel
2576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
2578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
2593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
2597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
2600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
2601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configure an output channel.
2604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
2605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
2606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
2607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
2608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        CC5S          LL_TIM_OC_ConfigOutput\n
2609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        CC6S          LL_TIM_OC_ConfigOutput\n
2610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
2611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 456


2612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
2613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
2614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_ConfigOutput\n
2615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_ConfigOutput\n
2616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n
2617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n
2618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n
2619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2          OIS4          LL_TIM_OC_ConfigOutput\n
2620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2          OIS5          LL_TIM_OC_ConfigOutput\n
2621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2          OIS6          LL_TIM_OC_ConfigOutput
2622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
2631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
2632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
2633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configura
2636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
2640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
2641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****              (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
2642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
2643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****              (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
2644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Define the behavior of the output reference signal OCxREF from which
2648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         OCx and OCxN (when relevant) are derived.
2649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
2650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
2651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
2652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_SetMode\n
2653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_SetMode\n
2654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_SetMode
2655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Mode This parameter can be one of the following values:
2664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 457


2669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PULSE_ON_COMPARE   (for channel 3 or channel 4 only)
2679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_DIRECTION_OUTPUT   (for channel 3 or channel 4 only)
2680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
2683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIF
2687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the output compare mode of an output channel.
2691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
2692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
2693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
2694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_GetMode\n
2695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_GetMode\n
2696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_GetMode
2697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
2711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PULSE_ON_COMPARE   (for channel 3 or channel 4 only)
2721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_DIRECTION_OUTPUT   (for channel 3 or channel 4 only)
2722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
2724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 458


2726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
2727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIF
2728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the polarity of an output channel.
2732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
2733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n
2734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
2735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n
2736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
2737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n
2738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_SetPolarity\n
2739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_OC_SetPolarity\n
2740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_SetPolarity\n
2741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_SetPolarity
2742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
2755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
2760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[i
2763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the polarity of an output channel.
2767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
2768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n
2769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
2770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n
2771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
2772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n
2773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_GetPolarity\n
2774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_OC_GetPolarity\n
2775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_GetPolarity\n
2776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_GetPolarity
2777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 459


2783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
2794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChan
2797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the IDLE state of an output channel
2801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This function is significant only for the timer instances
2802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx)
2803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       can be used to check whether or not a timer instance provides
2804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a break input.
2805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n
2806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_SetIdleState\n
2808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_SetIdleState\n
2810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n
2811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_SetIdleState\n
2812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS4N         LL_TIM_OC_SetIdleState\n
2813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_SetIdleState\n
2814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_SetIdleState
2815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  IdleState This parameter can be one of the following values:
2828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState
2833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),  IdleState << SHIFT_TAB_OISx[iC
2836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the IDLE state of an output channel
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 460


2840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n
2841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_GetIdleState\n
2843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_GetIdleState\n
2845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n
2846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_GetIdleState\n
2847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS4N         LL_TIM_OC_GetIdleState\n
2848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_GetIdleState\n
2849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_GetIdleState
2850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)
2867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChanne
2870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable fast mode for the output channel.
2874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
2875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
2876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
2877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
2878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_EnableFast\n
2879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_EnableFast\n
2880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_EnableFast
2881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 461


2897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable fast mode for the output channel.
2901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
2902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
2903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
2904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_DisableFast\n
2905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
2907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether fast mode is enabled for the output channel.
2927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
2928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
2929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
2930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
2931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_IsEnabledFast\n
2932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_IsEnabledFast
2933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
2944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
2947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
2948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
2953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 462


2954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
2955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
2956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload\n
2957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_EnablePreload\n
2958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_EnablePreload
2959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
2978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
2979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
2980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
2981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload\n
2982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_DisablePreload\n
2983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_DisablePreload
2984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channe
3003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
3004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
3005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
3006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
3007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_IsEnabledPreload\n
3008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_IsEnabledPreload
3009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 463


3011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
3016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
3017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
3020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
3024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
3025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable clearing the output channel on an external event.
3029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
3030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
3031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
3032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
3033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
3034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
3035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_EnableClear\n
3036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_EnableClear\n
3037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_EnableClear
3038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
3045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
3046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
3049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
3053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable clearing the output channel on an external event.
3057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
3058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
3059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
3060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
3061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
3062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_DisableClear\n
3063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_DisableClear\n
3064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_DisableClear
3065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 464


3068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
3072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
3073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
3076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
3080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates clearing the output channel on an external event is enabled for the output ch
3084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This function enables clearing the output channel on an external event.
3085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
3086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
3087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
3088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
3089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
3090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
3091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
3092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_IsEnabledClear\n
3093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_IsEnabledClear
3094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
3101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
3102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
3105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
3109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
3110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal an
3114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       dead-time insertion feature is supported by a timer instance.
3116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
3117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime
3118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  DeadTime between Min_Data=0 and Max_Data=255
3120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
3123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 465


3125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 1 (TIMx_CCR1).
3129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
3130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
3134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
3136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
3141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR1, CompareValue);
3143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 2 (TIMx_CCR2).
3147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
3148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
3152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
3154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
3159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR2, CompareValue);
3161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 3 (TIMx_CCR3).
3165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
3166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel is supported by a timer instance.
3170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
3172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
3177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR3, CompareValue);
3179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 466


3182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 4 (TIMx_CCR4).
3183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
3184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
3188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
3190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
3195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR4, CompareValue);
3197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 5 (TIMx_CCR5).
3201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
3202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
3203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_SetCompareCH5
3205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
3210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
3212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 6 (TIMx_CCR6).
3216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
3217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
3218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_SetCompareCH6
3220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
3225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR6, CompareValue);
3227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
3231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
3232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
3236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
3238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 467


3239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
3242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
3244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
3248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
3249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
3253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
3255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
3259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
3261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
3265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
3266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 3 is supported by a timer instance.
3270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
3272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
3276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
3278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
3282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
3283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
3287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
3289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
3293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
3295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 468


3296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR5) set for  output channel 5.
3299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
3300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
3301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_GetCompareCH5
3303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(TIM_TypeDef *TIMx)
3307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CCR5, TIM_CCR5_CCR5));
3309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR6) set for  output channel 6.
3313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
3314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
3315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_GetCompareCH6
3317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(TIM_TypeDef *TIMx)
3321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR6));
3323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Select on which reference signal the OC5REF is combined to.
3327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COMBINED3PHASEPWM_INSTANCE(TIMx) can be used to check
3328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the combined 3-phase PWM mode.
3329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR5         GC5C3          LL_TIM_SetCH5CombinedChannels\n
3330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCR5         GC5C2          LL_TIM_SetCH5CombinedChannels\n
3331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCR5         GC5C1          LL_TIM_SetCH5CombinedChannels
3332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  GroupCH5 This parameter can be a combination of the following values:
3334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_NONE
3335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC1REFC
3336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC2REFC
3337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC3REFC
3338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCH5CombinedChannels(TIM_TypeDef *TIMx, uint32_t GroupCH5)
3341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, (TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1), GroupCH5);
3343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the pulse on compare pulse width prescaler.
3347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_PULSEONCOMPARE_INSTANCE(TIMx) can be used to check
3348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not the pulse on compare feature is supported by the timer
3349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       instance.
3350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          PWPRSC           LL_TIM_OC_SetPulseWidthPrescaler
3351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  PulseWidthPrescaler This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 469


3353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X1
3354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X2
3355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X4
3356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X8
3357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X16
3358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X32
3359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X64
3360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X128
3361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPulseWidthPrescaler(TIM_TypeDef *TIMx, uint32_t PulseWidthPrescal
3364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_PWPRSC, PulseWidthPrescaler);
3366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the pulse on compare pulse width prescaler.
3370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_PULSEONCOMPARE_INSTANCE(TIMx) can be used to check
3371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not the pulse on compare feature is supported by the timer
3372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       instance.
3373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          PWPRSC           LL_TIM_OC_GetPulseWidthPrescaler
3374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X1
3377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X2
3378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X4
3379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X8
3380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X16
3381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X32
3382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X64
3383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X128
3384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPulseWidthPrescaler(TIM_TypeDef *TIMx)
3386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->ECR, TIM_ECR_PWPRSC));
3388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the pulse on compare pulse width duration.
3392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_PULSEONCOMPARE_INSTANCE(TIMx) can be used to check
3393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not the pulse on compare feature is supported by the timer
3394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       instance.
3395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          PW           LL_TIM_OC_SetPulseWidth
3396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  PulseWidth This parameter can be between Min_Data=0 and Max_Data=255
3398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPulseWidth(TIM_TypeDef *TIMx, uint32_t PulseWidth)
3401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_PW, PulseWidth);
3403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the pulse on compare pulse width duration.
3407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_PULSEONCOMPARE_INSTANCE(TIMx) can be used to check
3408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not the pulse on compare feature is supported by the timer
3409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       instance.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 470


3410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          PW           LL_TIM_OC_GetPulseWidth
3411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be between Min_Data=0 and Max_Data=255:
3413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPulseWidth(TIM_TypeDef *TIMx)
3415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->ECR, TIM_ECR_PW));
3417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
3421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
3424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
3425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configure input channel.
3428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
3429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
3430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC1F          LL_TIM_IC_Config\n
3431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_Config\n
3432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
3433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_Config\n
3434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_Config\n
3435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
3436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_Config\n
3437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_Config\n
3438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
3439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_Config\n
3440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_IC_Config\n
3441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_Config\n
3442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_Config\n
3443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_Config\n
3444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_Config\n
3445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_Config\n
3446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_Config\n
3447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_Config
3448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
3455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_
3456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
3457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
3458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_I
3459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
3462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChanne
3466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****              ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))  << SH
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 471


3467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
3468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****              (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
3469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the active input.
3473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
3474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
3475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
3476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
3477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ICActiveInput This parameter can be one of the following values:
3484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
3485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
3486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
3487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiv
3490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT
3494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the current active input.
3498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
3499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
3500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
3501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
3502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
3510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
3511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
3512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
3514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
3518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the prescaler of input channel.
3522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
3523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 472


3524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
3525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
3526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ICPrescaler This parameter can be one of the following values:
3533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
3534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
3535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
3536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
3537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescal
3540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT
3544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the current prescaler value acting on an  input channel.
3548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
3549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
3550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
3551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
3552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
3560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
3561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
3562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
3563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
3565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iCha
3569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the input filter duration.
3573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
3574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
3575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
3576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_SetFilter
3577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 473


3581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ICFilter This parameter can be one of the following values:
3584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
3585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
3586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
3587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
3588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
3589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
3590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
3591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
3592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
3593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
3594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
3595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
3596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
3597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
3598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
3599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
3600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
3603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_
3607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the input filter duration.
3611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
3612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
3613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
3614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_GetFilter
3615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
3623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
3624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
3625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
3626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
3627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
3628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
3629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
3630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
3631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
3632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
3633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
3634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
3635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
3636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
3637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 474


3638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
3640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
3644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the input channel polarity.
3648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
3649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
3650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
3651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
3652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
3653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
3654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
3655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_SetPolarity
3656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ICPolarity This parameter can be one of the following values:
3663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
3666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity
3669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
3672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****              ICPolarity << SHIFT_TAB_CCxP[iChannel]);
3673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the current input channel polarity.
3677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
3678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
3679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
3680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
3681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
3682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
3683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
3684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_GetPolarity
3685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 475


3695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
3697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
3700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****           SHIFT_TAB_CCxP[iChannel]);
3701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
3705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
3708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
3712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
3714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
3718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
3721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
3725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
3727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
3731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * a timer instance provides an XOR input.
3733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
3734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
3738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);
3740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get captured value for input channel 1.
3744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       input channel 1 is supported by a timer instance.
3749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
3751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 476


3752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
3755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 2196              		.loc 10 3755 1
 2197              		.cfi_startproc
 2198              		@ args = 0, pretend = 0, frame = 8
 2199              		@ frame_needed = 1, uses_anonymous_args = 0
 2200              		@ link register save eliminated.
 2201 0000 80B4     		push	{r7}
 2202              	.LCFI158:
 2203              		.cfi_def_cfa_offset 4
 2204              		.cfi_offset 7, -4
 2205 0002 83B0     		sub	sp, sp, #12
 2206              	.LCFI159:
 2207              		.cfi_def_cfa_offset 16
 2208 0004 00AF     		add	r7, sp, #0
 2209              	.LCFI160:
 2210              		.cfi_def_cfa_register 7
 2211 0006 7860     		str	r0, [r7, #4]
3756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
 2212              		.loc 10 3756 10
 2213 0008 7B68     		ldr	r3, [r7, #4]
 2214 000a 5B6B     		ldr	r3, [r3, #52]
3757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
 2215              		.loc 10 3757 1
 2216 000c 1846     		mov	r0, r3
 2217 000e 0C37     		adds	r7, r7, #12
 2218              	.LCFI161:
 2219              		.cfi_def_cfa_offset 4
 2220 0010 BD46     		mov	sp, r7
 2221              	.LCFI162:
 2222              		.cfi_def_cfa_register 13
 2223              		@ sp needed
 2224 0012 5DF8047B 		ldr	r7, [sp], #4
 2225              	.LCFI163:
 2226              		.cfi_restore 7
 2227              		.cfi_def_cfa_offset 0
 2228 0016 7047     		bx	lr
 2229              		.cfi_endproc
 2230              	.LFE1519:
 2232              		.section	.text.LL_TIM_IC_GetCaptureCH2,"ax",%progbits
 2233              		.align	1
 2234              		.syntax unified
 2235              		.thumb
 2236              		.thumb_func
 2237              		.fpu fpv4-sp-d16
 2239              	LL_TIM_IC_GetCaptureCH2:
 2240              	.LFB1520:
3758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get captured value for input channel 2.
3761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       input channel 2 is supported by a timer instance.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 477


3766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
3768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
3772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 2241              		.loc 10 3772 1
 2242              		.cfi_startproc
 2243              		@ args = 0, pretend = 0, frame = 8
 2244              		@ frame_needed = 1, uses_anonymous_args = 0
 2245              		@ link register save eliminated.
 2246 0000 80B4     		push	{r7}
 2247              	.LCFI164:
 2248              		.cfi_def_cfa_offset 4
 2249              		.cfi_offset 7, -4
 2250 0002 83B0     		sub	sp, sp, #12
 2251              	.LCFI165:
 2252              		.cfi_def_cfa_offset 16
 2253 0004 00AF     		add	r7, sp, #0
 2254              	.LCFI166:
 2255              		.cfi_def_cfa_register 7
 2256 0006 7860     		str	r0, [r7, #4]
3773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
 2257              		.loc 10 3773 10
 2258 0008 7B68     		ldr	r3, [r7, #4]
 2259 000a 9B6B     		ldr	r3, [r3, #56]
3774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
 2260              		.loc 10 3774 1
 2261 000c 1846     		mov	r0, r3
 2262 000e 0C37     		adds	r7, r7, #12
 2263              	.LCFI167:
 2264              		.cfi_def_cfa_offset 4
 2265 0010 BD46     		mov	sp, r7
 2266              	.LCFI168:
 2267              		.cfi_def_cfa_register 13
 2268              		@ sp needed
 2269 0012 5DF8047B 		ldr	r7, [sp], #4
 2270              	.LCFI169:
 2271              		.cfi_restore 7
 2272              		.cfi_def_cfa_offset 0
 2273 0016 7047     		bx	lr
 2274              		.cfi_endproc
 2275              	.LFE1520:
 2277              		.section	.text.LL_TIM_ClearFlag_CC1,"ax",%progbits
 2278              		.align	1
 2279              		.syntax unified
 2280              		.thumb
 2281              		.thumb_func
 2282              		.fpu fpv4-sp-d16
 2284              	LL_TIM_ClearFlag_CC1:
 2285              	.LFB1589:
3775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get captured value for input channel 3.
3778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 478


3780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       input channel 3 is supported by a timer instance.
3783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
3785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
3789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
3791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get captured value for input channel 4.
3795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       input channel 4 is supported by a timer instance.
3800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
3802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
3806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
3808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
3812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
3815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
3816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable external clock mode 2.
3819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ET
3820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
3823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
3827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable external clock mode 2.
3833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
3836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 479


3837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
3840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether external clock mode 2 is enabled.
3846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
3849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
3853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);
3855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the clock source of the counter clock.
3859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note when selected clock source is external clock mode 1, the timer input
3860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
3861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       function. This timer input must be configured by calling
3862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       the @ref LL_TIM_IC_Config() function.
3863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
3864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode1.
3865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
3868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         SMCR         ECE           LL_TIM_SetClockSource
3869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ClockSource This parameter can be one of the following values:
3871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
3872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
3873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
3874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
3877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
3879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the encoder interface mode.
3883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
3884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the encoder mode.
3885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
3886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  EncoderMode This parameter can be one of the following values:
3888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
3889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
3890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
3891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2
3892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1
3893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 480


3894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12
3895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X1_TI1
3896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X1_TI2
3897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
3900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
3902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
3906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
3909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
3910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the trigger output (TRGO) used for timer synchronization .
3913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
3914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance can operate as a master timer.
3915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
3916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TimerSynchronization This parameter can be one of the following values:
3918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_RESET
3919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENABLE
3920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_UPDATE
3921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_CC1IF
3922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC1REF
3923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC2REF
3924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC3REF
3925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC4REF
3926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENCODERCLK
3927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
3930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
3932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the trigger output 2 (TRGO2) used for ADC synchronization .
3936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_TRGO2_INSTANCE(TIMx) can be used to check
3937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance can be used for ADC synchronization.
3938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          MMS2          LL_TIM_SetTriggerOutput2
3939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer Instance
3940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ADCSynchronization This parameter can be one of the following values:
3941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_RESET
3942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_ENABLE
3943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_UPDATE
3944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_CC1F
3945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC1
3946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC2
3947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC3
3948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4
3949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5
3950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 481


3951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISINGFALLING
3952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6_RISINGFALLING
3953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_RISING
3954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_FALLING
3955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING
3956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
3957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)
3960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
3962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the synchronization mode of a slave timer.
3966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
3969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  SlaveMode This parameter can be one of the following values:
3971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
3972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_RESET
3973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_GATED
3974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
3975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER
3976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_COMBINED_GATEDRESET
3977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
3980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
3982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the selects the trigger input to be used to synchronize the counter.
3986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
3989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TriggerInput This parameter can be one of the following values:
3991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR0
3992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR1
3993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR2
3994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR3
3995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1F_ED
3996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1FP1
3997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI2FP2
3998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ETRF
3999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR4
4000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR5
4001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR6
4002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR7
4003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR8
4004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR9
4005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR10
4006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR11
4007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 482


4008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
4010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
4012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable the Master/Slave mode.
4016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
4017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
4018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
4019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
4023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
4025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable the Master/Slave mode.
4029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
4030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
4031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
4032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
4036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
4038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief Indicates whether the Master/Slave mode is enabled.
4042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
4043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * a timer instance can operate as a slave timer.
4044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode
4045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)
4049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL);
4051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configure the external trigger (ETR) input.
4055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
4056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an external trigger input.
4057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n
4058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         SMCR         ETPS          LL_TIM_ConfigETR\n
4059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         SMCR         ETF           LL_TIM_ConfigETR
4060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ETRPolarity This parameter can be one of the following values:
4062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
4063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED
4064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ETRPrescaler This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 483


4065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1
4066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2
4067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4
4068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8
4069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ETRFilter This parameter can be one of the following values:
4070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1
4071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
4072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
4073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
4074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
4075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
4076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
4077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
4078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
4079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
4080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
4081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
4082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
4083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
4084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
4085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
4086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescale
4089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       uint32_t ETRFilter)
4090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | 
4092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Select the external trigger (ETR) input source.
4096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ETRSEL_INSTANCE(TIMx) can be used to check whether or
4097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       not a timer instance supports ETR source selection.
4098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll AF1          ETRSEL        LL_TIM_SetETRSource
4099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ETRSource This parameter can be one of the following values:
4101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM1: any combination of ETR_RMP where
4103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_GPIO
4105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP1
4106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP2
4107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP3
4108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP4
4109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP5       (*)
4110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP6       (*)
4111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP7       (*)
4112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1
4113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2
4114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3
4115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC4_AWD1   (*)
4116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC4_AWD2   (*)
4117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC4_AWD3   (*)
4118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM2: any combination of ETR_RMP where
4120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_GPIO
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 484


4122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP1
4123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP2
4124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP3
4125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP4
4126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP5       (*)
4127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP6       (*)
4128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP7       (*)
4129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_TIM3_ETR
4130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_TIM4_ETR
4131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_TIM5_ETR    (*)
4132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_LSE
4133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM3: any combination of ETR_RMP where
4135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_GPIO
4137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP1
4138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP2
4139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP3
4140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP4
4141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP5       (*)
4142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP6       (*)
4143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP7       (*)
4144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_TIM2_ETR
4145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_TIM4_ETR
4146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_ADC2_AWD1
4147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_ADC2_AWD2
4148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_ADC2_AWD3
4149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM4: any combination of ETR_RMP where
4151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_GPIO
4153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP1
4154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP2
4155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP3
4156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP4
4157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP5       (*)
4158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP6       (*)
4159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP7       (*)
4160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_TIM3_ETR
4161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_TIM5_ETR    (*)
4162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM5: any combination of ETR_RMP where       (**)
4164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_GPIO        (*)
4166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP1       (*)
4167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP2       (*)
4168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP3       (*)
4169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP4       (*)
4170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP5       (*)
4171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP6       (*)
4172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP7       (*)
4173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_TIM2_ETR    (*)
4174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_TIM3_ETR    (*)
4175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM8: any combination of ETR_RMP where
4177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 485


4179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_GPIO
4180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP1
4181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP2
4182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP3
4183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP4
4184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP5       (*)
4185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP6       (*)
4186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP7       (*)
4187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1
4188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2
4189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3
4190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1   (*)
4191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2   (*)
4192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3   (*)
4193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM20: any combination of ETR_RMP where       (**)
4195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values
4197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_GPIO       (*)
4198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP1      (*)
4199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP2      (*)
4200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP3      (*)
4201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP4      (*)
4202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP5      (*)
4203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP6      (*)
4204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP7      (*)
4205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC3_AWD1  (*)
4206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC3_AWD2  (*)
4207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC3_AWD3  (*)
4208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC5_AWD1  (*)
4209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC5_AWD2  (*)
4210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC5_AWD3  (*)
4211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices. \n
4213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (**) Register not available in all devices.
4214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetETRSource(TIM_TypeDef *TIMx, uint32_t ETRSource)
4217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->AF1, TIMx_AF1_ETRSEL, ETRSource);
4220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable SMS preload.
4224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPE           LL_TIM_EnableSMSPreload
4227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableSMSPreload(TIM_TypeDef *TIMx)
4231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_SMSPE);
4233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 486


4236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable SMS preload.
4237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPE           LL_TIM_DisableSMSPreload
4240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableSMSPreload(TIM_TypeDef *TIMx)
4244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_SMSPE);
4246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether  SMS preload is enabled.
4250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPE           LL_TIM_IsEnabledSMSPreload
4253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledSMSPreload(TIM_TypeDef *TIMx)
4257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_SMSPE) == (TIM_SMCR_SMSPE)) ? 1UL : 0UL);
4259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the preload source of SMS.
4263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPS        LL_TIM_SetSMSPreloadSource\n
4266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  PreloadSource This parameter can be one of the following values:
4268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SMSPS_TIMUPDATE
4269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SMSPS_INDEX
4270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSMSPreloadSource(TIM_TypeDef *TIMx, uint32_t PreloadSource)
4273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMSPS, PreloadSource);
4275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the preload source of SMS.
4279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPS        LL_TIM_GetSMSPreloadSource\n
4282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
4284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SMSPS_TIMUPDATE
4285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SMSPS_INDEX
4286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetSMSPreloadSource(TIM_TypeDef *TIMx)
4288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->SMCR, TIM_SMCR_SMSPS));
4290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 487


4293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
4294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Break_Function Break function configuration
4297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
4298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable the break function.
4301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_EnableBRK
4304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)
4308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BKE);
4310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable the break function.
4314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_DisableBRK
4315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)
4321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE);
4323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configure the break input.
4327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Bidirectional mode is only supported by advanced timer instances.
4330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       Macro IS_TIM_ADVANCED_INSTANCE(TIMx) can be used to check whether or not
4331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance is an advanced-control timer.
4332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In bidirectional mode (BKBID bit set), the Break input is configured both
4333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        in input mode and in open drain output mode. Any active Break event will
4334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        assert a low logic level on the Break input to indicate an internal break
4335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        event to external devices.
4336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note When bidirectional mode isn't supported, BreakAFMode must be set to
4337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       LL_TIM_BREAK_AFMODE_INPUT.
4338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKP           LL_TIM_ConfigBRK\n
4339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         BDTR         BKF           LL_TIM_ConfigBRK\n
4340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         BDTR         BKBID         LL_TIM_ConfigBRK
4341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  BreakPolarity This parameter can be one of the following values:
4343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_LOW
4344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_HIGH
4345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  BreakFilter This parameter can be one of the following values:
4346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1
4347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N2
4348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N4
4349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N8
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 488


4350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N6
4351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N8
4352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N6
4353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N8
4354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N6
4355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N8
4356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N5
4357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N6
4358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N8
4359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N5
4360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N6
4361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N8
4362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  BreakAFMode This parameter can be one of the following values:
4363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_AFMODE_INPUT
4364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_AFMODE_BIDIRECTIONAL
4365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity, uint32_t BreakFilt
4368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       uint32_t BreakAFMode)
4369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP | TIM_BDTR_BKF | TIM_BDTR_BKBID, BreakPolarity | BreakFilter 
4371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disarm the break input (when it operates in bidirectional mode).
4375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  The break input can be disarmed only when it is configured in
4376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        bidirectional mode and when when MOE is reset.
4377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  Purpose is to be able to have the input voltage back to high-state,
4378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        whatever the time constant on the output .
4379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKDSRM        LL_TIM_DisarmBRK
4380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisarmBRK(TIM_TypeDef *TIMx)
4384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BKDSRM);
4386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Re-arm the break input (when it operates in bidirectional mode).
4390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  The Break input is automatically armed as soon as MOE bit is set.
4391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKDSRM        LL_TIM_ReArmBRK
4392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ReArmBRK(TIM_TypeDef *TIMx)
4396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKDSRM);
4398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable the break 2 function.
4402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
4403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a second break input.
4404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2E          LL_TIM_EnableBRK2
4405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 489


4407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK2(TIM_TypeDef *TIMx)
4409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
4411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable the break  2 function.
4415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
4416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a second break input.
4417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2E          LL_TIM_DisableBRK2
4418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK2(TIM_TypeDef *TIMx)
4422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
4424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configure the break 2 input.
4428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
4429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a second break input.
4430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Bidirectional mode is only supported by advanced timer instances.
4431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       Macro IS_TIM_ADVANCED_INSTANCE(TIMx) can be used to check whether or not
4432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance is an advanced-control timer.
4433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In bidirectional mode (BK2BID bit set), the Break 2 input is configured both
4434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        in input mode and in open drain output mode. Any active Break event will
4435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        assert a low logic level on the Break 2 input to indicate an internal break
4436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        event to external devices.
4437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note When bidirectional mode isn't supported, Break2AFMode must be set to
4438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       LL_TIM_BREAK2_AFMODE_INPUT.
4439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2P          LL_TIM_ConfigBRK2\n
4440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         BDTR         BK2F          LL_TIM_ConfigBRK2\n
4441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         BDTR         BK2BID        LL_TIM_ConfigBRK2
4442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Break2Polarity This parameter can be one of the following values:
4444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_POLARITY_LOW
4445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_POLARITY_HIGH
4446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Break2Filter This parameter can be one of the following values:
4447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1
4448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N2
4449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N4
4450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N8
4451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N6
4452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N8
4453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N6
4454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N8
4455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N6
4456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N8
4457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N5
4458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N6
4459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N8
4460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N5
4461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N6
4462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N8
4463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Break2AFMode This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 490


4464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_AFMODE_INPUT
4465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL
4466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK2(TIM_TypeDef *TIMx, uint32_t Break2Polarity, uint32_t Break2F
4469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                        uint32_t Break2AFMode)
4470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BK2P | TIM_BDTR_BK2F | TIM_BDTR_BK2BID, Break2Polarity | Break2Fi
4472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disarm the break 2 input (when it operates in bidirectional mode).
4476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  The break 2 input can be disarmed only when it is configured in
4477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        bidirectional mode and when when MOE is reset.
4478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  Purpose is to be able to have the input voltage back to high-state,
4479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        whatever the time constant on the output.
4480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2DSRM       LL_TIM_DisarmBRK2
4481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisarmBRK2(TIM_TypeDef *TIMx)
4485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BK2DSRM);
4487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Re-arm the break 2 input (when it operates in bidirectional mode).
4491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  The Break 2 input is automatically armed as soon as MOE bit is set.
4492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2DSRM       LL_TIM_ReArmBRK2
4493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ReArmBRK2(TIM_TypeDef *TIMx)
4497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2DSRM);
4499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.
4503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         OSSI          LL_TIM_SetOffStates\n
4506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         BDTR         OSSR          LL_TIM_SetOffStates
4507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  OffStateIdle This parameter can be one of the following values:
4509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_DISABLE
4510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_ENABLE
4511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  OffStateRun This parameter can be one of the following values:
4512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_DISABLE
4513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_ENABLE
4514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStat
4517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);
4519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 491


4521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable automatic output (MOE can be set by software or automatically when a break input
4523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_EnableAutomaticOutput
4526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)
4530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
4532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable automatic output (MOE can be set only by software).
4536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_DisableAutomaticOutput
4539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)
4543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE);
4545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether automatic output is enabled.
4549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_IsEnabledAutomaticOutput
4552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)
4556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL);
4558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable the outputs (set the MOE bit in TIMx_BDTR register).
4562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
4563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       software and is reset in case of break or break2 event
4564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
4567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
4571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
4573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable the outputs (reset the MOE bit in TIMx_BDTR register).
4577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 492


4578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       software and is reset in case of break or break2 event.
4579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs
4582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
4586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
4588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether outputs are enabled.
4592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_IsEnabledAllOutputs
4595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)
4599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL);
4601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable the signals connected to the designated timer break input.
4605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
4606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
4607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll AF1          BKINE         LL_TIM_EnableBreakInputSource\n
4608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP1E       LL_TIM_EnableBreakInputSource\n
4609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP2E       LL_TIM_EnableBreakInputSource\n
4610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP3E       LL_TIM_EnableBreakInputSource\n
4611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP4E       LL_TIM_EnableBreakInputSource\n
4612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP5E       LL_TIM_EnableBreakInputSource\n
4613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP6E       LL_TIM_EnableBreakInputSource\n
4614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP7E       LL_TIM_EnableBreakInputSource\n
4615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2NE         LL_TIM_EnableBreakInputSource\n
4616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP1E      LL_TIM_EnableBreakInputSource\n
4617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP2E      LL_TIM_EnableBreakInputSource\n
4618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP3E      LL_TIM_EnableBreakInputSource\n
4619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP4E      LL_TIM_EnableBreakInputSource\n
4620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP5E      LL_TIM_EnableBreakInputSource\n
4621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP6E      LL_TIM_EnableBreakInputSource\n
4622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP7E      LL_TIM_EnableBreakInputSource
4623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
4625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
4626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
4627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
4628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
4629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
4630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
4631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3
4632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP4
4633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP5 (*)
4634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP6 (*)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 493


4635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP7 (*)
4636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices.
4638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t
4641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput))
4643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(*pReg, Source);
4644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable the signals connected to the designated timer break input.
4648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
4649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
4650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll AF1          BKINE         LL_TIM_DisableBreakInputSource\n
4651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP1E       LL_TIM_DisableBreakInputSource\n
4652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP2E       LL_TIM_DisableBreakInputSource\n
4653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP3E       LL_TIM_DisableBreakInputSource\n
4654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP4E       LL_TIM_DisableBreakInputSource\n
4655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP5E       LL_TIM_DisableBreakInputSource\n
4656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP6E       LL_TIM_DisableBreakInputSource\n
4657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP7E       LL_TIM_DisableBreakInputSource\n
4658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKINE         LL_TIM_DisableBreakInputSource\n
4659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP1E       LL_TIM_DisableBreakInputSource\n
4660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP2E       LL_TIM_DisableBreakInputSource\n
4661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP3E       LL_TIM_DisableBreakInputSource\n
4662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP4E       LL_TIM_DisableBreakInputSource\n
4663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP5E       LL_TIM_DisableBreakInputSource\n
4664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP6E       LL_TIM_DisableBreakInputSource\n
4665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP7E       LL_TIM_DisableBreakInputSource
4666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
4668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
4669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
4670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
4671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
4672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
4673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
4674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3
4675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP4
4676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP5 (*)
4677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP6 (*)
4678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP7 (*)
4679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices.
4681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_
4684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput))
4686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, Source);
4687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the polarity of the break signal for the timer break input.
4691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 494


4692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
4693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll AF1          BKINP         LL_TIM_SetBreakInputSourcePolarity\n
4694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP1P       LL_TIM_SetBreakInputSourcePolarity\n
4695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP2P       LL_TIM_SetBreakInputSourcePolarity\n
4696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP3P       LL_TIM_SetBreakInputSourcePolarity\n
4697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP4P       LL_TIM_SetBreakInputSourcePolarity\n
4698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2INP        LL_TIM_SetBreakInputSourcePolarity\n
4699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP1P      LL_TIM_SetBreakInputSourcePolarity\n
4700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP2P      LL_TIM_SetBreakInputSourcePolarity\n
4701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP3P      LL_TIM_SetBreakInputSourcePolarity\n
4702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP4P      LL_TIM_SetBreakInputSourcePolarity
4703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
4705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
4706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
4707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
4708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
4709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
4710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
4711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3
4712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP4
4713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
4714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_POLARITY_LOW
4715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_POLARITY_HIGH
4716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetBreakInputSourcePolarity(TIM_TypeDef *TIMx, uint32_t BreakInput, uin
4719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                                         uint32_t Polarity)
4720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput))
4722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, (TIMx_AF1_BKINP << TIM_POSITION_BRK_SOURCE), (Polarity << TIM_POSITION_BRK_SOUR
4723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable asymmetrical deadtime.
4726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or n
4727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides asymmetrical deadtime.
4728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTAE          LL_TIM_EnableAsymmetricalDeadTime
4729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAsymmetricalDeadTime(TIM_TypeDef *TIMx)
4733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DTR2, TIM_DTR2_DTAE);
4735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable asymmetrical dead-time.
4739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or n
4740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides asymmetrical deadtime.
4741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTAE          LL_TIM_DisableAsymmetricalDeadTime
4742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAsymmetricalDeadTime(TIM_TypeDef *TIMx)
4746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DTR2, TIM_DTR2_DTAE);
4748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 495


4749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether asymmetrical deadtime is activated.
4752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or not
4753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides asymmetrical deadtime.
4754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTAE          LL_TIM_IsEnabledAsymmetricalDeadTime
4755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAsymmetricalDeadTime(TIM_TypeDef *TIMx)
4759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DTR2, TIM_DTR2_DTAE) == (TIM_DTR2_DTAE)) ? 1UL : 0UL);
4761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the falling egde dead-time delay (delay inserted between the falling edge of the OC
4765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or not
4766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       asymmetrical dead-time insertion feature is supported by a timer instance.
4767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
4768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed
4769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       (LOCK bits in TIMx_BDTR register).
4770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2         DTGF           LL_TIM_SetFallingDeadTime
4771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  DeadTime between Min_Data=0 and Max_Data=255
4773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetFallingDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
4776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->DTR2, TIM_DTR2_DTGF, DeadTime);
4778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the falling egde dead-time delay (delay inserted between the falling edge of the OC
4782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or not
4783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       asymmetrical dead-time insertion feature is supported by a timer instance.
4784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed
4785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       (LOCK bits in TIMx_BDTR register).
4786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTGF           LL_TIM_GetFallingDeadTime
4787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be between Min_Data=0 and Max_Data=255:
4789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetFallingDeadTime(TIM_TypeDef *TIMx)
4791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->DTR2, TIM_DTR2_DTGF));
4793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable deadtime preload.
4797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides deadtime preload.
4799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTPE          LL_TIM_EnableDeadTimePreload
4800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDeadTimePreload(TIM_TypeDef *TIMx)
4804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DTR2, TIM_DTR2_DTPE);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 496


4806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable dead-time preload.
4810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides deadtime preload.
4812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTPE          LL_TIM_DisableDeadTimePreload
4813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDeadTimePreload(TIM_TypeDef *TIMx)
4817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DTR2, TIM_DTR2_DTPE);
4819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether deadtime preload is activated.
4823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides deadtime preload.
4825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTPE          LL_TIM_IsEnabledDeadTimePreload
4826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDeadTimePreload(TIM_TypeDef *TIMx)
4830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DTR2, TIM_DTR2_DTPE) == (TIM_DTR2_DTPE)) ? 1UL : 0UL);
4832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
4836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration
4839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
4840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configures the timer DMA burst feature.
4843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or
4844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       not a timer instance supports the DMA burst mode.
4845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DCR          DBL           LL_TIM_ConfigDMABurst\n
4846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         DCR          DBA           LL_TIM_ConfigDMABurst
4847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  DMABurstBaseAddress This parameter can be one of the following values:
4849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR1
4850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR2
4851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR
4852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_DIER
4853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SR
4854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_EGR
4855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1
4856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2
4857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCER
4858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CNT
4859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_PSC
4860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_ARR
4861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_RCR
4862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 497


4863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2
4864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3
4865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4
4866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR
4867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR3
4868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR5
4869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR6
4870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_DTR2
4871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_ECR
4872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_TISEL
4873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_AF1
4874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_AF2
4875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_OR
4876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  DMABurstLength This parameter can be one of the following values:
4877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER
4878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS
4879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS
4880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS
4881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS
4882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS
4883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS
4884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS
4885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS
4886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS
4887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS
4888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS
4889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS
4890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS
4891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS
4892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS
4893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS
4894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS
4895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_19TRANSFERS
4896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_20TRANSFERS
4897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_21TRANSFERS
4898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_22TRANSFERS
4899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_23TRANSFERS
4900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_24TRANSFERS
4901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_25TRANSFERS
4902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_26TRANSFERS
4903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_
4906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
4908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
4912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Encoder Encoder configuration
4915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
4916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable encoder index.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 498


4920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR         IE           LL_TIM_EnableEncoderIndex
4923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableEncoderIndex(TIM_TypeDef *TIMx)
4927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->ECR, TIM_ECR_IE);
4929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable encoder index.
4933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR         IE           LL_TIM_DisableEncoderIndex
4936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableEncoderIndex(TIM_TypeDef *TIMx)
4940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->ECR, TIM_ECR_IE);
4942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether encoder index is enabled.
4946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR         IE           LL_TIM_IsEnabledEncoderIndex
4949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledEncoderIndex(TIM_TypeDef *TIMx)
4953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->ECR, TIM_ECR_IE) == (TIM_ECR_IE)) ? 1U : 0U);
4955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set index direction
4959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IDIR           LL_TIM_SetIndexDirection
4962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  IndexDirection This parameter can be one of the following values:
4964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP_DOWN
4965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP
4966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_DOWN
4967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetIndexDirection(TIM_TypeDef *TIMx, uint32_t IndexDirection)
4970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_IDIR, IndexDirection);
4972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get actual index direction
4976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 499


4977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IDIR           LL_TIM_GetIndexDirection
4979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
4981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP_DOWN
4982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP
4983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_DOWN
4984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetIndexDirection(TIM_TypeDef *TIMx)
4986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->ECR, TIM_ECR_IDIR));
4988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable first index.
4992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          FIDX          LL_TIM_EnableFirstIndex
4995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableFirstIndex(TIM_TypeDef *TIMx)
4999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->ECR, TIM_ECR_FIDX);
5001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable first index.
5005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          FIDX          LL_TIM_DisableFirstIndex
5008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableFirstIndex(TIM_TypeDef *TIMx)
5012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->ECR, TIM_ECR_FIDX);
5014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether first index is enabled.
5018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          FIDX          LL_TIM_IsEnabledFirstIndex
5021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledFirstIndex(TIM_TypeDef *TIMx)
5025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->ECR, TIM_ECR_FIDX) == (TIM_ECR_FIDX)) ? 1UL : 0UL);
5027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set index positionning
5031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IPOS           LL_TIM_SetIndexPositionning
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 500


5034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  IndexPositionning This parameter can be one of the following values:
5036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_DOWN
5037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_UP
5038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP_DOWN
5039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP_UP
5040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN
5041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP
5042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetIndexPositionning(TIM_TypeDef *TIMx, uint32_t IndexPositionning)
5045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_IPOS, IndexPositionning);
5047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get actual index positionning
5051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IPOS           LL_TIM_GetIndexPositionning
5054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
5056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_DOWN
5057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_UP
5058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP_DOWN
5059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP_UP
5060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN
5061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP
5062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetIndexPositionning(TIM_TypeDef *TIMx)
5064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->ECR, TIM_ECR_IPOS));
5066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configure encoder index.
5070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IDIR          LL_TIM_ConfigIDX\n
5073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         ECR          FIDX          LL_TIM_ConfigIDX\n
5074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         ECR          IPOS          LL_TIM_ConfigIDX
5075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
5077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP or @ref LL_TIM_INDEX_DOWN or @ref LL_TIM_INDEX_UP_DOWN
5078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_ALL or @ref LL_TIM_INDEX_FIRST_ONLY
5079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_DOWN or ... or @ref LL_TIM_INDEX_POSITION_UP
5080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigIDX(TIM_TypeDef *TIMx, uint32_t Configuration)
5083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_IDIR | TIM_ECR_FIDX | TIM_ECR_IPOS, Configuration);
5085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
5089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 501


5091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping
5092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
5093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Remap TIM inputs (input channel, internal/external triggers).
5096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not
5097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a some timer inputs can be remapped.
5098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll TIM1_TISEL    TI1SEL      LL_TIM_SetRemap\n
5099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM2_TISEL    TI1SEL      LL_TIM_SetRemap\n
5100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM2_TISEL    TI2SEL      LL_TIM_SetRemap\n
5101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM2_TISEL    TI3SEL      LL_TIM_SetRemap\n
5102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM2_TISEL    TI4SEL      LL_TIM_SetRemap\n
5103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM3_TISEL    TI1SEL      LL_TIM_SetRemap\n
5104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM3_TISEL    TI2SEL      LL_TIM_SetRemap\n
5105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM3_TISEL    TI3SEL      LL_TIM_SetRemap\n
5106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM4_TISEL    TI1SEL      LL_TIM_SetRemap\n
5107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM4_TISEL    TI2SEL      LL_TIM_SetRemap\n
5108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM4_TISEL    TI3SEL      LL_TIM_SetRemap\n
5109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM4_TISEL    TI4SEL      LL_TIM_SetRemap\n
5110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM5_TISEL    TI1SEL      LL_TIM_SetRemap\n
5111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM5_TISEL    TI2SEL      LL_TIM_SetRemap\n
5112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM8_TISEL    TI1SEL      LL_TIM_SetRemap\n
5113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM15_TISEL   TI1SEL      LL_TIM_SetRemap\n
5114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM15_TISEL   TI2SEL      LL_TIM_SetRemap\n
5115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM16_TISEL   TI1SEL      LL_TIM_SetRemap\n
5116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM17_TISEL   TI1SEL      LL_TIM_SetRemap\n
5117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM20_TISEL   TI1SEL      LL_TIM_SetRemap
5118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Remap Remap param depends on the TIMx. Description available only
5120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         in CHM version of the User Manual (not in .pdf).
5121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         Otherwise see Reference Manual description of TISEL registers.
5122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         Below description summarizes "Timer Instance" and "Remap" param combinations:
5124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM1: one of the following values
5126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_GPIO
5128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP1
5129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP2
5130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP3
5131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP4
5132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM2: any combination of TI1_RMP, TI2_RMP, TI3_RMP and TI4_RMP where
5134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_GPIO
5137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP1
5138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP2
5139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP3
5140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP4
5141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP5 (*)
5142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_GPIO
5145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP1
5146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP2
5147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP3
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 502


5148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP4
5149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP6 (*)
5150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI3_RMP can be one of the following values
5152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI3_RMP_GPIO
5153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI3_RMP_COMP4
5154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI4_RMP can be one of the following values
5156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_GPIO
5157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1
5158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP2
5159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM3: any combination of TI1_RMP and TI2_RMP where
5161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_GPIO
5164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP1
5165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP2
5166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP3
5167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP4
5168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP5 (*)
5169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP6 (*)
5170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP7 (*)
5171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_GPIO
5174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP1
5175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP2
5176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP3
5177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP4
5178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP5 (*)
5179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP6 (*)
5180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP7 (*)
5181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI3_RMP can be one of the following values
5183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI3_RMP_GPIO
5184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI3_RMP_COMP3
5185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM4: any combination of TI1_RMP, TI2_RMP, TI3_RMP and TI4_RMP where
5187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_GPIO
5190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP1
5191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP2
5192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP3
5193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP4
5194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP5 (*)
5195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP6 (*)
5196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP7 (*)
5197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_GPIO
5200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP1
5201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP2
5202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP3
5203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP4
5204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP5 (*)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 503


5205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP6 (*)
5206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP7 (*)
5207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI3_RMP can be one of the following values
5209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI3_RMP_GPIO
5210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI3_RMP_COMP5 (*)
5211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI4_RMP can be one of the following values
5213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI4_RMP_GPIO
5214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI4_RMP_COMP6 (*)
5215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM5: any combination of TI1_RMP and TI2_RMP where (**)
5217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_GPIO   (*)
5220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_LSI    (*)
5221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_LSE    (*)
5222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_RTC_WK (*)
5223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP1  (*)
5224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP2  (*)
5225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP3  (*)
5226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP4  (*)
5227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP5  (*)
5228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP6  (*)
5229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP7  (*)
5230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_GPIO  (*)
5233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP1 (*)
5234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP2 (*)
5235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP3 (*)
5236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP4 (*)
5237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP5 (*)
5238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP6 (*)
5239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP7 (*)
5240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM8: one of the following values
5242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_GPIO
5244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP1
5245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP2
5246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP3
5247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP4
5248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM15: any combination of TI1_RMP and TI2_RMP where
5250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_GPIO
5253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_LSE
5254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_COMP1
5255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_COMP2
5256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_COMP5 (*)
5257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_COMP7 (*)
5258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_GPIO
5261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_COMP2
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 504


5262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_COMP3
5263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_COMP6 (*)
5264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_COMP7 (*)
5265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM16: one of the following values
5267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_GPIO
5269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_COMP6 (*)
5270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_MCO
5271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_HSE_32
5272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_RTC_WK
5273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSE
5274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSI
5275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM17: one of the following values
5277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_GPIO
5279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_COMP5 (*)
5280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_MCO
5281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_HSE_32
5282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_RTC_WK
5283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_LSE
5284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_LSI
5285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM20: one of the following values (**)
5287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_GPIO  (*)
5289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_COMP1 (*)
5290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_COMP2 (*)
5291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_COMP3 (*)
5292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_COMP4 (*)
5293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices. \n
5295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (**) Register not available in all devices.
5296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)
5301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->TISEL, (TIM_TISEL_TI1SEL | TIM_TISEL_TI2SEL | TIM_TISEL_TI3SEL | TIM_TISEL_TI4SE
5303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable request for HSE/32 clock used for TISEL remap.
5307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Only TIM16 and TIM17 support HSE/32 remap
5308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll OR         HSE32EN           LL_TIM_EnableHSE32
5309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableHSE32(TIM_TypeDef *TIMx)
5313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->OR, TIM_OR_HSE32EN);
5315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable request for HSE/32 clock used for TISEL remap.
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 505


5319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Only TIM16 and TIM17 support HSE/32 remap
5320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll OR         HSE32EN           LL_TIM_DisableHSE32
5321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableHSE32(TIM_TypeDef *TIMx)
5325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->OR, TIM_OR_HSE32EN);
5327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether request for HSE/32 clock is enabled.
5331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Only TIM16 and TIM17 support HSE/32 remap
5332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll OR         HSE32EN           LL_TIM_IsEnabledHSE32
5333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledHSE32(TIM_TypeDef *TIMx)
5337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->OR, TIM_OR_HSE32EN) == (TIM_OR_HSE32EN)) ? 1UL : 0UL);
5339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
5342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
5346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_OCREF_Clear OCREF_Clear_Management
5349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
5350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the OCREF clear input source
5353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note The OCxREF signal of a given channel can be cleared when a high level is applied on the O
5354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes.
5355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_OCCS_INSTANCE(TIMx) can be used to check whether
5356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance can configure OCREF clear input source.
5357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR          OCCS                LL_TIM_SetOCRefClearInputSource
5358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll AF2           OCRSEL              LL_TIM_SetOCRefClearInputSource
5359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  OCRefClearInputSource This parameter can be one of the following values:
5361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_ETR
5362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP1
5363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP2
5364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP3
5365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP4
5366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP5 (*)
5367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP6 (*)
5368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP7 (*)
5369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices. \n
5371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSou
5374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS,
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 506


5376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****              ((OCRefClearInputSource & OCREF_CLEAR_SELECT_Msk) >> OCREF_CLEAR_SELECT_Pos) << TIM_SM
5377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->AF2, TIM1_AF2_OCRSEL, OCRefClearInputSource);
5378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
5381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management
5384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
5385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Clear the update interrupt flag (UIF).
5388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
5389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
5393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
5395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).
5399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
5400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
5404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
5406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 1 interrupt flag (CC1F).
5410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
5411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
5415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 2286              		.loc 10 5415 1
 2287              		.cfi_startproc
 2288              		@ args = 0, pretend = 0, frame = 8
 2289              		@ frame_needed = 1, uses_anonymous_args = 0
 2290              		@ link register save eliminated.
 2291 0000 80B4     		push	{r7}
 2292              	.LCFI170:
 2293              		.cfi_def_cfa_offset 4
 2294              		.cfi_offset 7, -4
 2295 0002 83B0     		sub	sp, sp, #12
 2296              	.LCFI171:
 2297              		.cfi_def_cfa_offset 16
 2298 0004 00AF     		add	r7, sp, #0
 2299              	.LCFI172:
 2300              		.cfi_def_cfa_register 7
 2301 0006 7860     		str	r0, [r7, #4]
5416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 507


 2302              		.loc 10 5416 3
 2303 0008 7B68     		ldr	r3, [r7, #4]
 2304 000a 6FF00202 		mvn	r2, #2
 2305 000e 1A61     		str	r2, [r3, #16]
5417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
 2306              		.loc 10 5417 1
 2307 0010 00BF     		nop
 2308 0012 0C37     		adds	r7, r7, #12
 2309              	.LCFI173:
 2310              		.cfi_def_cfa_offset 4
 2311 0014 BD46     		mov	sp, r7
 2312              	.LCFI174:
 2313              		.cfi_def_cfa_register 13
 2314              		@ sp needed
 2315 0016 5DF8047B 		ldr	r7, [sp], #4
 2316              	.LCFI175:
 2317              		.cfi_restore 7
 2318              		.cfi_def_cfa_offset 0
 2319 001a 7047     		bx	lr
 2320              		.cfi_endproc
 2321              	.LFE1589:
 2323              		.section	.text.LL_TIM_IsActiveFlag_CC1,"ax",%progbits
 2324              		.align	1
 2325              		.syntax unified
 2326              		.thumb
 2327              		.thumb_func
 2328              		.fpu fpv4-sp-d16
 2330              	LL_TIM_IsActiveFlag_CC1:
 2331              	.LFB1590:
5418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 inte
5421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
5422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
5426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 2332              		.loc 10 5426 1
 2333              		.cfi_startproc
 2334              		@ args = 0, pretend = 0, frame = 8
 2335              		@ frame_needed = 1, uses_anonymous_args = 0
 2336              		@ link register save eliminated.
 2337 0000 80B4     		push	{r7}
 2338              	.LCFI176:
 2339              		.cfi_def_cfa_offset 4
 2340              		.cfi_offset 7, -4
 2341 0002 83B0     		sub	sp, sp, #12
 2342              	.LCFI177:
 2343              		.cfi_def_cfa_offset 16
 2344 0004 00AF     		add	r7, sp, #0
 2345              	.LCFI178:
 2346              		.cfi_def_cfa_register 7
 2347 0006 7860     		str	r0, [r7, #4]
5427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 2348              		.loc 10 5427 12
 2349 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 508


 2350 000a 1B69     		ldr	r3, [r3, #16]
 2351 000c 03F00203 		and	r3, r3, #2
 2352              		.loc 10 5427 70
 2353 0010 022B     		cmp	r3, #2
 2354 0012 01D1     		bne	.L103
 2355              		.loc 10 5427 70 is_stmt 0 discriminator 1
 2356 0014 0123     		movs	r3, #1
 2357 0016 00E0     		b	.L105
 2358              	.L103:
 2359              		.loc 10 5427 70 discriminator 2
 2360 0018 0023     		movs	r3, #0
 2361              	.L105:
5428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
 2362              		.loc 10 5428 1 is_stmt 1 discriminator 5
 2363 001a 1846     		mov	r0, r3
 2364 001c 0C37     		adds	r7, r7, #12
 2365              	.LCFI179:
 2366              		.cfi_def_cfa_offset 4
 2367 001e BD46     		mov	sp, r7
 2368              	.LCFI180:
 2369              		.cfi_def_cfa_register 13
 2370              		@ sp needed
 2371 0020 5DF8047B 		ldr	r7, [sp], #4
 2372              	.LCFI181:
 2373              		.cfi_restore 7
 2374              		.cfi_def_cfa_offset 0
 2375 0024 7047     		bx	lr
 2376              		.cfi_endproc
 2377              	.LFE1590:
 2379              		.section	.rodata.USART_PRESCALER_TAB,"a"
 2380              		.align	2
 2383              	USART_PRESCALER_TAB:
 2384 0000 01000000 		.word	1
 2385 0004 02000000 		.word	2
 2386 0008 04000000 		.word	4
 2387 000c 06000000 		.word	6
 2388 0010 08000000 		.word	8
 2389 0014 0A000000 		.word	10
 2390 0018 0C000000 		.word	12
 2391 001c 10000000 		.word	16
 2392 0020 20000000 		.word	32
 2393 0024 40000000 		.word	64
 2394 0028 80000000 		.word	128
 2395 002c 00010000 		.word	256
 2396              		.section	.text.LL_GPIO_IsInputPinSet,"ax",%progbits
 2397              		.align	1
 2398              		.syntax unified
 2399              		.thumb
 2400              		.thumb_func
 2401              		.fpu fpv4-sp-d16
 2403              	LL_GPIO_IsInputPinSet:
 2404              	.LFB1958:
 2405              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @file    stm32g4xx_ll_gpio.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @author  MCD Application Team
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 509


   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #ifndef STM32G4xx_LL_GPIO_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define STM32G4xx_LL_GPIO_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** MISRA C:2012 deviation rule has been granted for following rules:
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..]
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * which may be out of array bounds [..,UNKNOWN] in following APIs:
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_0_7
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_0_7
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_8_15
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_8_15
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 510


  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** typedef struct
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS0 /*!< Select pin 0 */
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS1 /*!< Select pin 1 */
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS2 /*!< Select pin 2 */
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 511


 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS3 /*!< Select pin 3 */
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS4 /*!< Select pin 4 */
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS5 /*!< Select pin 5 */
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS6 /*!< Select pin 6 */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS7 /*!< Select pin 7 */
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS8 /*!< Select pin 8 */
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS9 /*!< Select pin 9 */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS10 /*!< Select pin 10 */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS11 /*!< Select pin 11 */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS12 /*!< Select pin 12 */
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS13 /*!< Select pin 13 */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS14 /*!< Select pin 14 */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS15 /*!< Select pin 15 */
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS0 | GPIO_BSRR_BS1  | GPIO_BSRR_BS2  | \
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS3  | GPIO_BSRR_BS4  | GPIO_BSRR_BS5  | \
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS6  | GPIO_BSRR_BS7  | GPIO_BSRR_BS8  | \
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS9  | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS15) /*!< Select all pins */
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode 
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT0 /*!< Select open-drain as output type */
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output spe
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDR_OSPEED0   /*!< Select I/O high output speed
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 512


 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 513


 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Register value
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(P
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 514


 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 515


 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 516


 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 517


 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(P
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(P
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 518


 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 519


 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 520


 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 521


 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         next reset.
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         (control and alternate function registers).
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   __IO uint32_t temp;
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   /* Read LCKR register. This read is mandatory to complete key lock sequence */
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   (void) temp;
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 522


 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL);
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL);
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Input data register value of port
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 523


 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 2406              		.loc 11 815 1
 2407              		.cfi_startproc
 2408              		@ args = 0, pretend = 0, frame = 8
 2409              		@ frame_needed = 1, uses_anonymous_args = 0
 2410              		@ link register save eliminated.
 2411 0000 80B4     		push	{r7}
 2412              	.LCFI182:
 2413              		.cfi_def_cfa_offset 4
 2414              		.cfi_offset 7, -4
 2415 0002 83B0     		sub	sp, sp, #12
 2416              	.LCFI183:
 2417              		.cfi_def_cfa_offset 16
 2418 0004 00AF     		add	r7, sp, #0
 2419              	.LCFI184:
 2420              		.cfi_def_cfa_register 7
 2421 0006 7860     		str	r0, [r7, #4]
 2422 0008 3960     		str	r1, [r7]
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 2423              		.loc 11 816 12
 2424 000a 7B68     		ldr	r3, [r7, #4]
 2425 000c 1A69     		ldr	r2, [r3, #16]
 2426 000e 3B68     		ldr	r3, [r7]
 2427 0010 1340     		ands	r3, r3, r2
 2428              		.loc 11 816 62
 2429 0012 3A68     		ldr	r2, [r7]
 2430 0014 9A42     		cmp	r2, r3
 2431 0016 01D1     		bne	.L107
 2432              		.loc 11 816 62 is_stmt 0 discriminator 1
 2433 0018 0123     		movs	r3, #1
 2434 001a 00E0     		b	.L109
 2435              	.L107:
 2436              		.loc 11 816 62 discriminator 2
 2437 001c 0023     		movs	r3, #0
 2438              	.L109:
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 2439              		.loc 11 817 1 is_stmt 1 discriminator 5
 2440 001e 1846     		mov	r0, r3
 2441 0020 0C37     		adds	r7, r7, #12
 2442              	.LCFI185:
 2443              		.cfi_def_cfa_offset 4
 2444 0022 BD46     		mov	sp, r7
 2445              	.LCFI186:
 2446              		.cfi_def_cfa_register 13
 2447              		@ sp needed
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 524


 2448 0024 5DF8047B 		ldr	r7, [sp], #4
 2449              	.LCFI187:
 2450              		.cfi_restore 7
 2451              		.cfi_def_cfa_offset 0
 2452 0028 7047     		bx	lr
 2453              		.cfi_endproc
 2454              	.LFE1958:
 2456              		.section	.text.LL_GPIO_ResetOutputPin,"ax",%progbits
 2457              		.align	1
 2458              		.syntax unified
 2459              		.thumb
 2460              		.thumb_func
 2461              		.fpu fpv4-sp-d16
 2463              	LL_GPIO_ResetOutputPin:
 2464              	.LFB1963:
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Output data register value of port
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 525


 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 526


 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 2465              		.loc 11 925 1
 2466              		.cfi_startproc
 2467              		@ args = 0, pretend = 0, frame = 8
 2468              		@ frame_needed = 1, uses_anonymous_args = 0
 2469              		@ link register save eliminated.
 2470 0000 80B4     		push	{r7}
 2471              	.LCFI188:
 2472              		.cfi_def_cfa_offset 4
 2473              		.cfi_offset 7, -4
 2474 0002 83B0     		sub	sp, sp, #12
 2475              	.LCFI189:
 2476              		.cfi_def_cfa_offset 16
 2477 0004 00AF     		add	r7, sp, #0
 2478              	.LCFI190:
 2479              		.cfi_def_cfa_register 7
 2480 0006 7860     		str	r0, [r7, #4]
 2481 0008 3960     		str	r1, [r7]
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 2482              		.loc 11 926 3
 2483 000a 7B68     		ldr	r3, [r7, #4]
 2484 000c 3A68     		ldr	r2, [r7]
 2485 000e 9A62     		str	r2, [r3, #40]
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 2486              		.loc 11 927 1
 2487 0010 00BF     		nop
 2488 0012 0C37     		adds	r7, r7, #12
 2489              	.LCFI191:
 2490              		.cfi_def_cfa_offset 4
 2491 0014 BD46     		mov	sp, r7
 2492              	.LCFI192:
 2493              		.cfi_def_cfa_register 13
 2494              		@ sp needed
 2495 0016 5DF8047B 		ldr	r7, [sp], #4
 2496              	.LCFI193:
 2497              		.cfi_restore 7
 2498              		.cfi_def_cfa_offset 0
 2499 001a 7047     		bx	lr
 2500              		.cfi_endproc
 2501              	.LFE1963:
 2503              		.section	.text.LL_GPIO_TogglePin,"ax",%progbits
 2504              		.align	1
 2505              		.syntax unified
 2506              		.thumb
 2507              		.thumb_func
 2508              		.fpu fpv4-sp-d16
 2510              	LL_GPIO_TogglePin:
 2511              	.LFB1964:
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 527


 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Toggle data value for several pin of dedicated port.
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_TogglePin
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 2512              		.loc 11 954 1
 2513              		.cfi_startproc
 2514              		@ args = 0, pretend = 0, frame = 8
 2515              		@ frame_needed = 1, uses_anonymous_args = 0
 2516              		@ link register save eliminated.
 2517 0000 80B4     		push	{r7}
 2518              	.LCFI194:
 2519              		.cfi_def_cfa_offset 4
 2520              		.cfi_offset 7, -4
 2521 0002 83B0     		sub	sp, sp, #12
 2522              	.LCFI195:
 2523              		.cfi_def_cfa_offset 16
 2524 0004 00AF     		add	r7, sp, #0
 2525              	.LCFI196:
 2526              		.cfi_def_cfa_register 7
 2527 0006 7860     		str	r0, [r7, #4]
 2528 0008 3960     		str	r1, [r7]
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask);
 2529              		.loc 11 955 3
 2530 000a 7B68     		ldr	r3, [r7, #4]
 2531 000c 5A69     		ldr	r2, [r3, #20]
 2532 000e 3B68     		ldr	r3, [r7]
 2533 0010 5A40     		eors	r2, r2, r3
 2534 0012 7B68     		ldr	r3, [r7, #4]
 2535 0014 5A61     		str	r2, [r3, #20]
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 2536              		.loc 11 956 1
 2537 0016 00BF     		nop
 2538 0018 0C37     		adds	r7, r7, #12
 2539              	.LCFI197:
 2540              		.cfi_def_cfa_offset 4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 528


 2541 001a BD46     		mov	sp, r7
 2542              	.LCFI198:
 2543              		.cfi_def_cfa_register 13
 2544              		@ sp needed
 2545 001c 5DF8047B 		ldr	r7, [sp], #4
 2546              	.LCFI199:
 2547              		.cfi_restore 7
 2548              		.cfi_def_cfa_offset 0
 2549 0020 7047     		bx	lr
 2550              		.cfi_endproc
 2551              	.LFE1964:
 2553              		.section	.text.LPF_calc,"ax",%progbits
 2554              		.align	1
 2555              		.syntax unified
 2556              		.thumb
 2557              		.thumb_func
 2558              		.fpu fpv4-sp-d16
 2560              	LPF_calc:
 2561              	.LFB1965:
 2562              		.file 12 "Inc/digitalFilters.h"
   1:Inc/digitalFilters.h **** /**
   2:Inc/digitalFilters.h ****  * Digital 1-st order filters 
   3:Inc/digitalFilters.h ****  * if f >> f_cut: Amp = sqrt(1 + w^2*Tf^2). In f_cut Amp = -3db = 0.70794578
   4:Inc/digitalFilters.h ****  * Phase = -arctg(w*T). In f_cut, Phase = 45deg = PI/4 = 0.78539816
   5:Inc/digitalFilters.h ****  * for LPF: T = Ts / (Tf + Ts), Ts - sample time, Tf - filter time constant
   6:Inc/digitalFilters.h ****  * for HPF: T = Tf/(Tf + Ts)
   7:Inc/digitalFilters.h ****  * 
   8:Inc/digitalFilters.h ****  * cast example:
   9:Inc/digitalFilters.h ****  * in main: lpf1.T = T_S / (1.0f / (M_2PI * F_CUT) + T_S);
  10:Inc/digitalFilters.h ****  * in ISR: lpf1.in = adcData;
  11:Inc/digitalFilters.h ****  *  	   LPF_calc(&lpf1);
  12:Inc/digitalFilters.h ****  *		   filteredData = lpf1.out;
  13:Inc/digitalFilters.h ****  */
  14:Inc/digitalFilters.h **** #ifndef __DIGITALFILTERS_H__
  15:Inc/digitalFilters.h **** #define __DIGITALFILTERS_H__
  16:Inc/digitalFilters.h **** 
  17:Inc/digitalFilters.h **** 
  18:Inc/digitalFilters.h **** struct filterData_s
  19:Inc/digitalFilters.h **** {
  20:Inc/digitalFilters.h **** 	float in;
  21:Inc/digitalFilters.h **** 	float inPr;
  22:Inc/digitalFilters.h **** 	float out;
  23:Inc/digitalFilters.h **** 	float T; 
  24:Inc/digitalFilters.h **** };
  25:Inc/digitalFilters.h **** typedef volatile struct filterData_s filterData_t;
  26:Inc/digitalFilters.h **** 
  27:Inc/digitalFilters.h **** #define FILTER_DEFAULTS \
  28:Inc/digitalFilters.h **** 	{                   \
  29:Inc/digitalFilters.h **** 		0.0f, 1e-20f, 0.0f, 0.0f     \
  30:Inc/digitalFilters.h **** 	}
  31:Inc/digitalFilters.h **** 
  32:Inc/digitalFilters.h **** static inline void LPF_calc(filterData_t *p)
  33:Inc/digitalFilters.h **** {
 2563              		.loc 12 33 1
 2564              		.cfi_startproc
 2565              		@ args = 0, pretend = 0, frame = 8
 2566              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 529


 2567              		@ link register save eliminated.
 2568 0000 80B4     		push	{r7}
 2569              	.LCFI200:
 2570              		.cfi_def_cfa_offset 4
 2571              		.cfi_offset 7, -4
 2572 0002 83B0     		sub	sp, sp, #12
 2573              	.LCFI201:
 2574              		.cfi_def_cfa_offset 16
 2575 0004 00AF     		add	r7, sp, #0
 2576              	.LCFI202:
 2577              		.cfi_def_cfa_register 7
 2578 0006 7860     		str	r0, [r7, #4]
  34:Inc/digitalFilters.h **** 	p->out = (p->T * (p->in - p->out)) + p->out;
 2579              		.loc 12 34 13
 2580 0008 7B68     		ldr	r3, [r7, #4]
 2581 000a 93ED037A 		vldr.32	s14, [r3, #12]
 2582              		.loc 12 34 21
 2583 000e 7B68     		ldr	r3, [r7, #4]
 2584 0010 D3ED006A 		vldr.32	s13, [r3]
 2585              		.loc 12 34 29
 2586 0014 7B68     		ldr	r3, [r7, #4]
 2587 0016 D3ED027A 		vldr.32	s15, [r3, #8]
 2588              		.loc 12 34 26
 2589 001a 76EEE77A 		vsub.f32	s15, s13, s15
 2590              		.loc 12 34 17
 2591 001e 27EE277A 		vmul.f32	s14, s14, s15
 2592              		.loc 12 34 40
 2593 0022 7B68     		ldr	r3, [r7, #4]
 2594 0024 D3ED027A 		vldr.32	s15, [r3, #8]
 2595              		.loc 12 34 37
 2596 0028 77EE277A 		vadd.f32	s15, s14, s15
 2597              		.loc 12 34 9
 2598 002c 7B68     		ldr	r3, [r7, #4]
 2599 002e C3ED027A 		vstr.32	s15, [r3, #8]
  35:Inc/digitalFilters.h **** }
 2600              		.loc 12 35 1
 2601 0032 00BF     		nop
 2602 0034 0C37     		adds	r7, r7, #12
 2603              	.LCFI203:
 2604              		.cfi_def_cfa_offset 4
 2605 0036 BD46     		mov	sp, r7
 2606              	.LCFI204:
 2607              		.cfi_def_cfa_register 13
 2608              		@ sp needed
 2609 0038 5DF8047B 		ldr	r7, [sp], #4
 2610              	.LCFI205:
 2611              		.cfi_restore 7
 2612              		.cfi_def_cfa_offset 0
 2613 003c 7047     		bx	lr
 2614              		.cfi_endproc
 2615              	.LFE1965:
 2617              		.section	.text.HPF_calc,"ax",%progbits
 2618              		.align	1
 2619              		.syntax unified
 2620              		.thumb
 2621              		.thumb_func
 2622              		.fpu fpv4-sp-d16
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 530


 2624              	HPF_calc:
 2625              	.LFB1966:
  36:Inc/digitalFilters.h **** 
  37:Inc/digitalFilters.h **** static inline void HPF_calc(filterData_t *p)
  38:Inc/digitalFilters.h **** {
 2626              		.loc 12 38 1
 2627              		.cfi_startproc
 2628              		@ args = 0, pretend = 0, frame = 8
 2629              		@ frame_needed = 1, uses_anonymous_args = 0
 2630              		@ link register save eliminated.
 2631 0000 80B4     		push	{r7}
 2632              	.LCFI206:
 2633              		.cfi_def_cfa_offset 4
 2634              		.cfi_offset 7, -4
 2635 0002 83B0     		sub	sp, sp, #12
 2636              	.LCFI207:
 2637              		.cfi_def_cfa_offset 16
 2638 0004 00AF     		add	r7, sp, #0
 2639              	.LCFI208:
 2640              		.cfi_def_cfa_register 7
 2641 0006 7860     		str	r0, [r7, #4]
  39:Inc/digitalFilters.h **** 	p->out = p->T * (p->out + (p->in - p->inPr));
 2642              		.loc 12 39 12
 2643 0008 7B68     		ldr	r3, [r7, #4]
 2644 000a 93ED037A 		vldr.32	s14, [r3, #12]
 2645              		.loc 12 39 20
 2646 000e 7B68     		ldr	r3, [r7, #4]
 2647 0010 D3ED026A 		vldr.32	s13, [r3, #8]
 2648              		.loc 12 39 30
 2649 0014 7B68     		ldr	r3, [r7, #4]
 2650 0016 93ED006A 		vldr.32	s12, [r3]
 2651              		.loc 12 39 38
 2652 001a 7B68     		ldr	r3, [r7, #4]
 2653 001c D3ED017A 		vldr.32	s15, [r3, #4]
 2654              		.loc 12 39 35
 2655 0020 76EE677A 		vsub.f32	s15, s12, s15
 2656              		.loc 12 39 26
 2657 0024 76EEA77A 		vadd.f32	s15, s13, s15
 2658              		.loc 12 39 16
 2659 0028 67EE277A 		vmul.f32	s15, s14, s15
 2660              		.loc 12 39 9
 2661 002c 7B68     		ldr	r3, [r7, #4]
 2662 002e C3ED027A 		vstr.32	s15, [r3, #8]
  40:Inc/digitalFilters.h **** 	p->inPr = p->in;
 2663              		.loc 12 40 13
 2664 0032 7B68     		ldr	r3, [r7, #4]
 2665 0034 1A68     		ldr	r2, [r3]	@ float
 2666              		.loc 12 40 10
 2667 0036 7B68     		ldr	r3, [r7, #4]
 2668 0038 5A60     		str	r2, [r3, #4]	@ float
  41:Inc/digitalFilters.h **** }
 2669              		.loc 12 41 1
 2670 003a 00BF     		nop
 2671 003c 0C37     		adds	r7, r7, #12
 2672              	.LCFI209:
 2673              		.cfi_def_cfa_offset 4
 2674 003e BD46     		mov	sp, r7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 531


 2675              	.LCFI210:
 2676              		.cfi_def_cfa_register 13
 2677              		@ sp needed
 2678 0040 5DF8047B 		ldr	r7, [sp], #4
 2679              	.LCFI211:
 2680              		.cfi_restore 7
 2681              		.cfi_def_cfa_offset 0
 2682 0044 7047     		bx	lr
 2683              		.cfi_endproc
 2684              	.LFE1966:
 2686              		.section	.text.utSinPU,"ax",%progbits
 2687              		.align	1
 2688              		.syntax unified
 2689              		.thumb
 2690              		.thumb_func
 2691              		.fpu fpv4-sp-d16
 2693              	utSinPU:
 2694              	.LFB1967:
 2695              		.file 13 "Inc/utils.h"
   1:Inc/utils.h   **** /*
   2:Inc/utils.h   **** 	Copyright 2016 - 2019 Benjamin Vedder	benjamin@vedder.se
   3:Inc/utils.h   **** 
   4:Inc/utils.h   **** 	This file is part of the VESC firmware.
   5:Inc/utils.h   **** 
   6:Inc/utils.h   **** 	The VESC firmware is free software: you can redistribute it and/or modify
   7:Inc/utils.h   ****     it under the terms of the GNU General Public License as published by
   8:Inc/utils.h   ****     the Free Software Foundation, either version 3 of the License, or
   9:Inc/utils.h   ****     (at your option) any later version.
  10:Inc/utils.h   **** 
  11:Inc/utils.h   ****     The VESC firmware is distributed in the hope that it will be useful,
  12:Inc/utils.h   ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:Inc/utils.h   ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:Inc/utils.h   ****     GNU General Public License for more details.
  15:Inc/utils.h   **** 
  16:Inc/utils.h   ****     You should have received a copy of the GNU General Public License
  17:Inc/utils.h   ****     along with this program.  If not, see <http://www.gnu.org/licenses/>.
  18:Inc/utils.h   ****     */
  19:Inc/utils.h   **** 
  20:Inc/utils.h   **** #ifndef UTILS_H_
  21:Inc/utils.h   **** #define UTILS_H_
  22:Inc/utils.h   **** 
  23:Inc/utils.h   **** #include <stdbool.h>
  24:Inc/utils.h   **** #include <stdint.h>
  25:Inc/utils.h   **** #include <math.h>
  26:Inc/utils.h   **** 
  27:Inc/utils.h   **** float utSin(float angle); // tested - OK, ~111 cpuCycles
  28:Inc/utils.h   **** float utCos(float angle); // tested - OK, ~120 cpuCycles
  29:Inc/utils.h   **** 
  30:Inc/utils.h   **** void utils_step_towards(float *value, float goal, float step);
  31:Inc/utils.h   **** float utils_calc_ratio(float low, float high, float val);
  32:Inc/utils.h   **** void utils_norm_angle(float *angle);
  33:Inc/utils.h   **** void utils_norm_angle_rad(float *angle);
  34:Inc/utils.h   **** int utils_truncate_number(float *number, float min, float max);
  35:Inc/utils.h   **** int utils_truncate_number_int(int *number, int min, int max);
  36:Inc/utils.h   **** int utils_truncate_number_abs(float *number, float max);
  37:Inc/utils.h   **** float utils_map(float x, float in_min, float in_max, float out_min, float out_max);
  38:Inc/utils.h   **** int utils_map_int(int x, int in_min, int in_max, int out_min, int out_max);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 532


  39:Inc/utils.h   **** void utils_deadband(float *value, float tres, float max);
  40:Inc/utils.h   **** float utils_angle_difference(float angle1, float angle2);
  41:Inc/utils.h   **** float utils_angle_difference_rad(float angle1, float angle2);
  42:Inc/utils.h   **** float utils_avg_angles_rad_fast(float *angles, float *weights, int angles_num);
  43:Inc/utils.h   **** float utils_middle_of_3(float a, float b, float c);
  44:Inc/utils.h   **** int utils_middle_of_3_int(int a, int b, int c);
  45:Inc/utils.h   **** float utils_fast_inv_sqrt(float x);
  46:Inc/utils.h   **** float utils_fast_atan2(float y, float x);
  47:Inc/utils.h   **** bool utils_saturate_vector_2d(float *x, float *y, float max);
  48:Inc/utils.h   **** void utils_fast_sincos(float angle, float *sin, float *cos);
  49:Inc/utils.h   **** float utils_min_abs(float va, float vb);
  50:Inc/utils.h   **** float utils_max_abs(float va, float vb);
  51:Inc/utils.h   **** void utils_byte_to_binary(int x, char *b);
  52:Inc/utils.h   **** float utils_throttle_curve(float val, float curve_acc, float curve_brake, int mode);
  53:Inc/utils.h   **** uint32_t utils_crc32c(uint8_t *data, uint32_t len);
  54:Inc/utils.h   **** void utils_fft32_bin2(float *real_in, float *real, float *imag);
  55:Inc/utils.h   **** void utils_fft16_bin0(float *real_in, float *real, float *imag);
  56:Inc/utils.h   **** void utils_fft8_bin0(float *real_in, float *real, float *imag);
  57:Inc/utils.h   **** uint8_t utils_second_motor_id(void);
  58:Inc/utils.h   **** float utils_batt_liion_norm_v_to_capacity(float norm_v);
  59:Inc/utils.h   **** uint16_t utils_median_filter_uint16_run(uint16_t *buffer,
  60:Inc/utils.h   **** 										unsigned int *buffer_index, unsigned int filter_len, uint16_t sample);
  61:Inc/utils.h   **** 
  62:Inc/utils.h   **** // Return the sign of the argument. -1 if negative, 1 if zero or positive.
  63:Inc/utils.h   **** #define SIGN(x) ((x < 0) ? -1 : 1)
  64:Inc/utils.h   **** 
  65:Inc/utils.h   **** #define SAT(A, Pos, Neg) (((A) > (Pos)) ? (Pos) : (((A) < (Neg)) ? (Neg) : (A)))
  66:Inc/utils.h   **** #define ABS(x) ((x < 0.0f) ? x = -x : x)
  67:Inc/utils.h   **** 
  68:Inc/utils.h   **** // Squared
  69:Inc/utils.h   **** #define SQ(x) ((x) * (x))
  70:Inc/utils.h   **** 
  71:Inc/utils.h   **** // nan and infinity check for floats
  72:Inc/utils.h   **** #define UTILS_IS_INF(x) ((x) == (1.0 / 0.0) || (x) == (-1.0 / 0.0))
  73:Inc/utils.h   **** #define UTILS_IS_NAN(x) ((x) != (x))
  74:Inc/utils.h   **** #define UTILS_NAN_ZERO(x) (x = UTILS_IS_NAN(x) ? 0.0 : x)
  75:Inc/utils.h   **** 
  76:Inc/utils.h   **** /**
  77:Inc/utils.h   ****  * A simple low pass filter.
  78:Inc/utils.h   ****  *
  79:Inc/utils.h   ****  * @param value
  80:Inc/utils.h   ****  * The filtered value.
  81:Inc/utils.h   ****  *
  82:Inc/utils.h   ****  * @param sample
  83:Inc/utils.h   ****  * Next sample.
  84:Inc/utils.h   ****  *
  85:Inc/utils.h   ****  * @param filter_constant
  86:Inc/utils.h   ****  * Filter constant. Range 0.0 to 1.0, where 1.0 gives the unfiltered value.
  87:Inc/utils.h   ****  */
  88:Inc/utils.h   **** #define UTILS_LP_FAST(value, sample, filter_constant) (value -= (filter_constant) * ((value) - (sam
  89:Inc/utils.h   **** 
  90:Inc/utils.h   **** // Constants
  91:Inc/utils.h   **** #define ONE_BY_SQRT3 (0.57735026919f)
  92:Inc/utils.h   **** #define TWO_BY_SQRT3 (2.0f * 0.57735026919f)
  93:Inc/utils.h   **** #define SQRT3_BY_2 (0.86602540378f)
  94:Inc/utils.h   **** #define SQRT2 (1.414213562f)
  95:Inc/utils.h   **** #define COS_30_DEG (0.86602540378f)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 533


  96:Inc/utils.h   **** #define SIN_30_DEG (0.5f)
  97:Inc/utils.h   **** #define COS_MINUS_30_DEG (0.86602540378f)
  98:Inc/utils.h   **** #define SIN_MINUS_30_DEG (-0.5f)
  99:Inc/utils.h   **** #define RADS2RPM 9.54929658f
 100:Inc/utils.h   **** #define RPM2RADS (1.f / RADS2RPM)
 101:Inc/utils.h   **** 
 102:Inc/utils.h   **** #define MF_PI 3.14159265358979f
 103:Inc/utils.h   **** #define M_2PI MF_PI * 2.0f
 104:Inc/utils.h   **** #define M_PI2 MF_PI * 0.5f
 105:Inc/utils.h   **** #define M_PI4 MF_PI * 0.25f
 106:Inc/utils.h   **** #define M_PI3 MF_PI / 3.0f
 107:Inc/utils.h   **** 
 108:Inc/utils.h   **** #define _IQ(A) (int32_t)((A)*16777216.0f)
 109:Inc/utils.h   **** #define _IQmpy(A, B) (int32_t)(((int64_t)(A) * (B)) >> 24)
 110:Inc/utils.h   **** #define _IQtoF(A) ((float)(A) * (1.0f / 16777216.0f))
 111:Inc/utils.h   **** 
 112:Inc/utils.h   **** /** Fast fixed point sin()
 113:Inc/utils.h   ****  * ~12-bit, ~30 CPU cycles
 114:Inc/utils.h   ****  * A sine approximation via  a fourth-order cosine approx.
 115:Inc/utils.h   ****  * floatingPoint cast example: msin = _IQtoF(utSinAbs( _IQ(angle) ));
 116:Inc/utils.h   ****  * http://www.coranac.com/2009/07/sines/
 117:Inc/utils.h   ****  * */
 118:Inc/utils.h   **** 
 119:Inc/utils.h   **** static inline int32_t utSinPU(int32_t x)
 120:Inc/utils.h   **** {
 2696              		.loc 13 120 1
 2697              		.cfi_startproc
 2698              		@ args = 0, pretend = 0, frame = 16
 2699              		@ frame_needed = 1, uses_anonymous_args = 0
 2700              		@ link register save eliminated.
 2701 0000 80B4     		push	{r7}
 2702              	.LCFI212:
 2703              		.cfi_def_cfa_offset 4
 2704              		.cfi_offset 7, -4
 2705 0002 85B0     		sub	sp, sp, #20
 2706              	.LCFI213:
 2707              		.cfi_def_cfa_offset 24
 2708 0004 00AF     		add	r7, sp, #0
 2709              	.LCFI214:
 2710              		.cfi_def_cfa_register 7
 2711 0006 7860     		str	r0, [r7, #4]
 121:Inc/utils.h   **** 	int32_t c, y;
 122:Inc/utils.h   **** 	static const int32_t qN = 13, qA = 12, B = 19900, C = 3516;
 123:Inc/utils.h   **** 	x = x >> 9;			//from 8.24
 2712              		.loc 13 123 4
 2713 0008 7B68     		ldr	r3, [r7, #4]
 2714 000a 5B12     		asrs	r3, r3, #9
 2715 000c 7B60     		str	r3, [r7, #4]
 124:Inc/utils.h   **** 	c = x << (30 - qN); // Semi-circle info into carry.
 2716              		.loc 13 124 15
 2717 000e 284B     		ldr	r3, .L118
 2718 0010 1B68     		ldr	r3, [r3]
 2719 0012 C3F11E03 		rsb	r3, r3, #30
 2720              		.loc 13 124 4
 2721 0016 7A68     		ldr	r2, [r7, #4]
 2722 0018 02FA03F3 		lsl	r3, r2, r3
 2723 001c FB60     		str	r3, [r7, #12]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 534


 125:Inc/utils.h   **** 	x -= 1 << qN;		// sine -> cosine calc
 2724              		.loc 13 125 9
 2725 001e 244B     		ldr	r3, .L118
 2726 0020 1B68     		ldr	r3, [r3]
 2727 0022 0122     		movs	r2, #1
 2728 0024 02FA03F3 		lsl	r3, r2, r3
 2729              		.loc 13 125 4
 2730 0028 7A68     		ldr	r2, [r7, #4]
 2731 002a D31A     		subs	r3, r2, r3
 2732 002c 7B60     		str	r3, [r7, #4]
 126:Inc/utils.h   **** 
 127:Inc/utils.h   **** 	x = x << (31 - qN);			// Mask with PI
 2733              		.loc 13 127 15
 2734 002e 204B     		ldr	r3, .L118
 2735 0030 1B68     		ldr	r3, [r3]
 2736 0032 C3F11F03 		rsb	r3, r3, #31
 2737              		.loc 13 127 4
 2738 0036 7A68     		ldr	r2, [r7, #4]
 2739 0038 02FA03F3 		lsl	r3, r2, r3
 2740 003c 7B60     		str	r3, [r7, #4]
 128:Inc/utils.h   **** 	x = x >> (31 - qN);			// Note: SIGNED shift! (to qN)
 2741              		.loc 13 128 15
 2742 003e 1C4B     		ldr	r3, .L118
 2743 0040 1B68     		ldr	r3, [r3]
 2744 0042 C3F11F03 		rsb	r3, r3, #31
 2745              		.loc 13 128 4
 2746 0046 7A68     		ldr	r2, [r7, #4]
 2747 0048 42FA03F3 		asr	r3, r2, r3
 2748 004c 7B60     		str	r3, [r7, #4]
 129:Inc/utils.h   **** 	x = x * x >> (2 * qN - 14); // x=x^2 To Q14
 2749              		.loc 13 129 8
 2750 004e 7B68     		ldr	r3, [r7, #4]
 2751 0050 7A68     		ldr	r2, [r7, #4]
 2752 0052 02FB03F2 		mul	r2, r2, r3
 2753              		.loc 13 129 23
 2754 0056 164B     		ldr	r3, .L118
 2755 0058 1B68     		ldr	r3, [r3]
 2756 005a 073B     		subs	r3, r3, #7
 2757 005c 5B00     		lsls	r3, r3, #1
 2758              		.loc 13 129 4
 2759 005e 42FA03F3 		asr	r3, r2, r3
 2760 0062 7B60     		str	r3, [r7, #4]
 130:Inc/utils.h   **** 
 131:Inc/utils.h   **** 	y = B - (x * C >> 14);		   // B - x^2*C
 2761              		.loc 13 131 8
 2762 0064 134B     		ldr	r3, .L118+4
 2763 0066 1A68     		ldr	r2, [r3]
 2764              		.loc 13 131 13
 2765 0068 134B     		ldr	r3, .L118+8
 2766 006a 1B68     		ldr	r3, [r3]
 2767 006c 7968     		ldr	r1, [r7, #4]
 2768 006e 01FB03F3 		mul	r3, r1, r3
 2769              		.loc 13 131 17
 2770 0072 9B13     		asrs	r3, r3, #14
 2771              		.loc 13 131 4
 2772 0074 D31A     		subs	r3, r2, r3
 2773 0076 BB60     		str	r3, [r7, #8]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 535


 132:Inc/utils.h   **** 	y = (1 << qA) - (x * y >> 16); // A - x^2*(B-x^2*C)
 2774              		.loc 13 132 9
 2775 0078 104B     		ldr	r3, .L118+12
 2776 007a 1B68     		ldr	r3, [r3]
 2777 007c 0122     		movs	r2, #1
 2778 007e 9A40     		lsls	r2, r2, r3
 2779              		.loc 13 132 21
 2780 0080 7B68     		ldr	r3, [r7, #4]
 2781 0082 B968     		ldr	r1, [r7, #8]
 2782 0084 01FB03F3 		mul	r3, r1, r3
 2783              		.loc 13 132 25
 2784 0088 1B14     		asrs	r3, r3, #16
 2785              		.loc 13 132 4
 2786 008a D31A     		subs	r3, r2, r3
 2787 008c BB60     		str	r3, [r7, #8]
 133:Inc/utils.h   **** 	y = y << 12;				   // to 8.24
 2788              		.loc 13 133 4
 2789 008e BB68     		ldr	r3, [r7, #8]
 2790 0090 1B03     		lsls	r3, r3, #12
 2791 0092 BB60     		str	r3, [r7, #8]
 134:Inc/utils.h   **** 	return c >= 0 ? y : -y;
 2792              		.loc 13 134 20
 2793 0094 FB68     		ldr	r3, [r7, #12]
 2794 0096 002B     		cmp	r3, #0
 2795 0098 02DA     		bge	.L115
 2796              		.loc 13 134 20 is_stmt 0 discriminator 1
 2797 009a BB68     		ldr	r3, [r7, #8]
 2798 009c 5B42     		rsbs	r3, r3, #0
 2799 009e 00E0     		b	.L117
 2800              	.L115:
 2801              		.loc 13 134 20 discriminator 2
 2802 00a0 BB68     		ldr	r3, [r7, #8]
 2803              	.L117:
 135:Inc/utils.h   **** }
 2804              		.loc 13 135 1 is_stmt 1 discriminator 5
 2805 00a2 1846     		mov	r0, r3
 2806 00a4 1437     		adds	r7, r7, #20
 2807              	.LCFI215:
 2808              		.cfi_def_cfa_offset 4
 2809 00a6 BD46     		mov	sp, r7
 2810              	.LCFI216:
 2811              		.cfi_def_cfa_register 13
 2812              		@ sp needed
 2813 00a8 5DF8047B 		ldr	r7, [sp], #4
 2814              	.LCFI217:
 2815              		.cfi_restore 7
 2816              		.cfi_def_cfa_offset 0
 2817 00ac 7047     		bx	lr
 2818              	.L119:
 2819 00ae 00BF     		.align	2
 2820              	.L118:
 2821 00b0 00000000 		.word	qN.15481
 2822 00b4 00000000 		.word	B.15483
 2823 00b8 00000000 		.word	C.15484
 2824 00bc 00000000 		.word	qA.15482
 2825              		.cfi_endproc
 2826              	.LFE1967:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 536


 2828              		.section	.text.utSinAbs,"ax",%progbits
 2829              		.align	1
 2830              		.syntax unified
 2831              		.thumb
 2832              		.thumb_func
 2833              		.fpu fpv4-sp-d16
 2835              	utSinAbs:
 2836              	.LFB1969:
 136:Inc/utils.h   **** static inline int32_t utCosPU(int32_t inAngle)
 137:Inc/utils.h   **** {
 138:Inc/utils.h   **** 	return utSinPU(inAngle + _IQ(0.25));
 139:Inc/utils.h   **** }
 140:Inc/utils.h   **** 
 141:Inc/utils.h   **** static inline int32_t utSinAbs(int32_t x)
 142:Inc/utils.h   **** {
 2837              		.loc 13 142 1
 2838              		.cfi_startproc
 2839              		@ args = 0, pretend = 0, frame = 8
 2840              		@ frame_needed = 1, uses_anonymous_args = 0
 2841 0000 90B5     		push	{r4, r7, lr}
 2842              	.LCFI218:
 2843              		.cfi_def_cfa_offset 12
 2844              		.cfi_offset 4, -12
 2845              		.cfi_offset 7, -8
 2846              		.cfi_offset 14, -4
 2847 0002 83B0     		sub	sp, sp, #12
 2848              	.LCFI219:
 2849              		.cfi_def_cfa_offset 24
 2850 0004 00AF     		add	r7, sp, #0
 2851              	.LCFI220:
 2852              		.cfi_def_cfa_register 7
 2853 0006 7860     		str	r0, [r7, #4]
 143:Inc/utils.h   **** 	x = _IQmpy(x, _IQ(0.15915494309189533576f));
 2854              		.loc 13 143 6
 2855 0008 7B68     		ldr	r3, [r7, #4]
 2856 000a 4FEAE374 		asr	r4, r3, #31
 2857 000e 0F4A     		ldr	r2, .L122
 2858 0010 02FB04F1 		mul	r1, r2, r4
 2859 0014 0022     		movs	r2, #0
 2860 0016 02FB03F2 		mul	r2, r2, r3
 2861 001a 0A44     		add	r2, r2, r1
 2862 001c 0B49     		ldr	r1, .L122
 2863 001e A3FB0134 		umull	r3, r4, r3, r1
 2864 0022 2244     		add	r2, r2, r4
 2865 0024 1446     		mov	r4, r2
 2866 0026 4FF00001 		mov	r1, #0
 2867 002a 4FF00002 		mov	r2, #0
 2868 002e 190E     		lsrs	r1, r3, #24
 2869 0030 41EA0421 		orr	r1, r1, r4, lsl #8
 2870 0034 2216     		asrs	r2, r4, #24
 2871              		.loc 13 143 4
 2872 0036 0B46     		mov	r3, r1
 2873 0038 7B60     		str	r3, [r7, #4]
 144:Inc/utils.h   **** 	return utSinPU(x);
 2874              		.loc 13 144 9
 2875 003a 7868     		ldr	r0, [r7, #4]
 2876 003c FFF7FEFF 		bl	utSinPU
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 537


 2877 0040 0346     		mov	r3, r0
 145:Inc/utils.h   **** }
 2878              		.loc 13 145 1
 2879 0042 1846     		mov	r0, r3
 2880 0044 0C37     		adds	r7, r7, #12
 2881              	.LCFI221:
 2882              		.cfi_def_cfa_offset 12
 2883 0046 BD46     		mov	sp, r7
 2884              	.LCFI222:
 2885              		.cfi_def_cfa_register 13
 2886              		@ sp needed
 2887 0048 90BD     		pop	{r4, r7, pc}
 2888              	.L123:
 2889 004a 00BF     		.align	2
 2890              	.L122:
 2891 004c 60BE2800 		.word	2670176
 2892              		.cfi_endproc
 2893              	.LFE1969:
 2895              		.section	.text.utCosAbs,"ax",%progbits
 2896              		.align	1
 2897              		.syntax unified
 2898              		.thumb
 2899              		.thumb_func
 2900              		.fpu fpv4-sp-d16
 2902              	utCosAbs:
 2903              	.LFB1970:
 146:Inc/utils.h   **** 
 147:Inc/utils.h   **** static inline int32_t utCosAbs(int32_t x)
 148:Inc/utils.h   **** {
 2904              		.loc 13 148 1
 2905              		.cfi_startproc
 2906              		@ args = 0, pretend = 0, frame = 8
 2907              		@ frame_needed = 1, uses_anonymous_args = 0
 2908 0000 90B5     		push	{r4, r7, lr}
 2909              	.LCFI223:
 2910              		.cfi_def_cfa_offset 12
 2911              		.cfi_offset 4, -12
 2912              		.cfi_offset 7, -8
 2913              		.cfi_offset 14, -4
 2914 0002 83B0     		sub	sp, sp, #12
 2915              	.LCFI224:
 2916              		.cfi_def_cfa_offset 24
 2917 0004 00AF     		add	r7, sp, #0
 2918              	.LCFI225:
 2919              		.cfi_def_cfa_register 7
 2920 0006 7860     		str	r0, [r7, #4]
 149:Inc/utils.h   **** 	x = _IQmpy(x, _IQ(0.15915494309189533576f));
 2921              		.loc 13 149 6
 2922 0008 7B68     		ldr	r3, [r7, #4]
 2923 000a 4FEAE374 		asr	r4, r3, #31
 2924 000e 104A     		ldr	r2, .L126
 2925 0010 02FB04F1 		mul	r1, r2, r4
 2926 0014 0022     		movs	r2, #0
 2927 0016 02FB03F2 		mul	r2, r2, r3
 2928 001a 0A44     		add	r2, r2, r1
 2929 001c 0C49     		ldr	r1, .L126
 2930 001e A3FB0134 		umull	r3, r4, r3, r1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 538


 2931 0022 2244     		add	r2, r2, r4
 2932 0024 1446     		mov	r4, r2
 2933 0026 4FF00001 		mov	r1, #0
 2934 002a 4FF00002 		mov	r2, #0
 2935 002e 190E     		lsrs	r1, r3, #24
 2936 0030 41EA0421 		orr	r1, r1, r4, lsl #8
 2937 0034 2216     		asrs	r2, r4, #24
 2938              		.loc 13 149 4
 2939 0036 0B46     		mov	r3, r1
 2940 0038 7B60     		str	r3, [r7, #4]
 150:Inc/utils.h   **** 	return utSinPU(x + _IQ(0.25f));
 2941              		.loc 13 150 9
 2942 003a 7B68     		ldr	r3, [r7, #4]
 2943 003c 03F58003 		add	r3, r3, #4194304
 2944 0040 1846     		mov	r0, r3
 2945 0042 FFF7FEFF 		bl	utSinPU
 2946 0046 0346     		mov	r3, r0
 151:Inc/utils.h   **** }
 2947              		.loc 13 151 1
 2948 0048 1846     		mov	r0, r3
 2949 004a 0C37     		adds	r7, r7, #12
 2950              	.LCFI226:
 2951              		.cfi_def_cfa_offset 12
 2952 004c BD46     		mov	sp, r7
 2953              	.LCFI227:
 2954              		.cfi_def_cfa_register 13
 2955              		@ sp needed
 2956 004e 90BD     		pop	{r4, r7, pc}
 2957              	.L127:
 2958              		.align	2
 2959              	.L126:
 2960 0050 60BE2800 		.word	2670176
 2961              		.cfi_endproc
 2962              	.LFE1970:
 2964              		.section	.text.ModelBLDC_Init,"ax",%progbits
 2965              		.align	1
 2966              		.syntax unified
 2967              		.thumb
 2968              		.thumb_func
 2969              		.fpu fpv4-sp-d16
 2971              	ModelBLDC_Init:
 2972              	.LFB1972:
 2973              		.file 14 "Inc/model_bldc.h"
   1:Inc/model_bldc.h **** #ifndef MODEL_BLDC_H
   2:Inc/model_bldc.h **** #define MODEL_BLDC_H
   3:Inc/model_bldc.h **** 
   4:Inc/model_bldc.h **** #define MOTOR_MODEL_PI 3.1415926f
   5:Inc/model_bldc.h **** #define MODEL_INV_2PI 0.15915494f
   6:Inc/model_bldc.h **** #define SQRT3_DIV2 0.8660254f
   7:Inc/model_bldc.h **** #define _2DIV_SQRT3 1.154700538f
   8:Inc/model_bldc.h **** #define _1DIV_SQRT3 0.577350269f
   9:Inc/model_bldc.h **** #define SQRT3 1.7320508f
  10:Inc/model_bldc.h **** /*******************************************************************
  11:Inc/model_bldc.h ****  * Motor/Drive parameters
  12:Inc/model_bldc.h ****  * ****************************************************************/
  13:Inc/model_bldc.h **** #define T_SAMPLING 1.0f / 20000.0f // F_PWM = F_MAIN_LOOP = 20kHz
  14:Inc/model_bldc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 539


  15:Inc/model_bldc.h **** #define BLDC_PARAM_RS 1.46f	   // Ohm, stator resistance
  16:Inc/model_bldc.h **** #define BLDC_PARAM_LSD 0.0051f//0.021033f  // H, stator inductance
  17:Inc/model_bldc.h **** #define BLDC_PARAM_LSQ 0.0059f//0.021033f  // H, stator inductance
  18:Inc/model_bldc.h **** #define BLDC_PARAM_PP 1.0f		   // rotor pole pairs
  19:Inc/model_bldc.h **** #define BLDC_PARAM_J 0.000003f	   // kg*m^2, rotor inertia 83.67kv
  20:Inc/model_bldc.h **** #define BLDC_PARAM_FLUX 0.08435f //0.0843521f // Wb. lambda = 60 / (sqrt(3) * pi * kv * poles), m->
  21:Inc/model_bldc.h **** 
  22:Inc/model_bldc.h **** #define BLDC_PARAM_VDC 24.0f
  23:Inc/model_bldc.h **** /******************************************************************/
  24:Inc/model_bldc.h **** struct modelBLDC_s
  25:Inc/model_bldc.h **** {
  26:Inc/model_bldc.h **** 	float ua, ub, uc;					//!<  
  27:Inc/model_bldc.h **** 	float fia, fib, fic, fiav;			//!<  
  28:Inc/model_bldc.h **** 	float cmpr0, cmpr1, cmpr2;			//!<   "0.0 - 1.0"
  29:Inc/model_bldc.h **** 	float isa, isb, isd, isq;			//!<     , 
  30:Inc/model_bldc.h **** 	float usa, usb, usd, usq;			//!<    
  31:Inc/model_bldc.h **** 	float udc;							//!<  
  32:Inc/model_bldc.h **** 	float omega, omega_rpm, torque;		//!<  ( ), 
  33:Inc/model_bldc.h **** 	float j;							//!<     
  34:Inc/model_bldc.h **** 	float MechLoss;						//!<  
  35:Inc/model_bldc.h **** 	float pp;							//!<   
  36:Inc/model_bldc.h **** 	float tetaR;						//!<   , 
  37:Inc/model_bldc.h **** 	float tetaRM;						//!<   , 
  38:Inc/model_bldc.h **** 	float cosTetaR, sinTetaR;			//!< cos  sin   
  39:Inc/model_bldc.h **** 	float ls, lsd, lsq;					//!<  - , , 
  40:Inc/model_bldc.h **** 	float rs;							//!<    
  41:Inc/model_bldc.h **** 	float psd, psq;						//!<      
  42:Inc/model_bldc.h **** 	float ppsd, ppsq;					//!<    
  43:Inc/model_bldc.h **** 	float dpsd, dpsq;					//!<    
  44:Inc/model_bldc.h **** 	float t, t2;						//!<  ,   
  45:Inc/model_bldc.h **** 	float m;							//!<    
  46:Inc/model_bldc.h **** 	float _1_lsd, _1_lsq;				//!<   lsd, lsq
  47:Inc/model_bldc.h **** 	float isPhaseA, isPhaseB, isPhaseC; //!<   A,B,C
  48:Inc/model_bldc.h **** 	float power;						//!<   
  49:Inc/model_bldc.h **** 	float load;							//!<  
  50:Inc/model_bldc.h **** 	float loadTmp;						//!<    
  51:Inc/model_bldc.h **** };
  52:Inc/model_bldc.h **** 
  53:Inc/model_bldc.h **** typedef volatile struct modelBLDC_s modelBLDC_t;
  54:Inc/model_bldc.h **** 
  55:Inc/model_bldc.h **** static inline void ModelBLDC_Init(modelBLDC_t *p)
  56:Inc/model_bldc.h **** {
 2974              		.loc 14 56 1
 2975              		.cfi_startproc
 2976              		@ args = 0, pretend = 0, frame = 8
 2977              		@ frame_needed = 1, uses_anonymous_args = 0
 2978              		@ link register save eliminated.
 2979 0000 80B4     		push	{r7}
 2980              	.LCFI228:
 2981              		.cfi_def_cfa_offset 4
 2982              		.cfi_offset 7, -4
 2983 0002 83B0     		sub	sp, sp, #12
 2984              	.LCFI229:
 2985              		.cfi_def_cfa_offset 16
 2986 0004 00AF     		add	r7, sp, #0
 2987              	.LCFI230:
 2988              		.cfi_def_cfa_register 7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 540


 2989 0006 7860     		str	r0, [r7, #4]
  57:Inc/model_bldc.h **** 	//   (   10
  58:Inc/model_bldc.h **** 	p->t = T_SAMPLING;
 2990              		.loc 14 58 7
 2991 0008 7B68     		ldr	r3, [r7, #4]
 2992 000a 304A     		ldr	r2, .L129
 2993 000c C3F89C20 		str	r2, [r3, #156]	@ float
  59:Inc/model_bldc.h **** 	p->t2 = p->t / 2.0f; //  
 2994              		.loc 14 59 11
 2995 0010 7B68     		ldr	r3, [r7, #4]
 2996 0012 93ED277A 		vldr.32	s14, [r3, #156]
 2997              		.loc 14 59 15
 2998 0016 F0EE006A 		vmov.f32	s13, #2.0e+0
 2999 001a C7EE267A 		vdiv.f32	s15, s14, s13
 3000              		.loc 14 59 8
 3001 001e 7B68     		ldr	r3, [r7, #4]
 3002 0020 C3ED287A 		vstr.32	s15, [r3, #160]
  60:Inc/model_bldc.h **** 
  61:Inc/model_bldc.h **** 	p->udc = BLDC_PARAM_VDC;
 3003              		.loc 14 61 9
 3004 0024 7B68     		ldr	r3, [r7, #4]
 3005 0026 2A4A     		ldr	r2, .L129+4
 3006 0028 9A64     		str	r2, [r3, #72]	@ float
  62:Inc/model_bldc.h **** 
  63:Inc/model_bldc.h **** 	//   
  64:Inc/model_bldc.h **** 	p->rs = BLDC_PARAM_RS;				// , 
 3007              		.loc 14 64 8
 3008 002a 7B68     		ldr	r3, [r7, #4]
 3009 002c 294A     		ldr	r2, .L129+8
 3010 002e C3F88020 		str	r2, [r3, #128]	@ float
  65:Inc/model_bldc.h **** 	p->lsd = BLDC_PARAM_LSD;				// , 
 3011              		.loc 14 65 9
 3012 0032 7B68     		ldr	r3, [r7, #4]
 3013 0034 284A     		ldr	r2, .L129+12
 3014 0036 9A67     		str	r2, [r3, #120]	@ float
  66:Inc/model_bldc.h **** 	p->lsq = BLDC_PARAM_LSQ;				// , 
 3015              		.loc 14 66 9
 3016 0038 7B68     		ldr	r3, [r7, #4]
 3017 003a 284A     		ldr	r2, .L129+16
 3018 003c DA67     		str	r2, [r3, #124]	@ float
  67:Inc/model_bldc.h **** 	p->pp = BLDC_PARAM_PP;				//  
 3019              		.loc 14 67 8
 3020 003e 7B68     		ldr	r3, [r7, #4]
 3021 0040 4FF07E52 		mov	r2, #1065353216
 3022 0044 1A66     		str	r2, [r3, #96]	@ float
  68:Inc/model_bldc.h **** 	p->j = BLDC_PARAM_J;				//  *^2
 3023              		.loc 14 68 7
 3024 0046 7B68     		ldr	r3, [r7, #4]
 3025 0048 254A     		ldr	r2, .L129+20
 3026 004a 9A65     		str	r2, [r3, #88]	@ float
  69:Inc/model_bldc.h **** 	p->m = BLDC_PARAM_FLUX;				//    
 3027              		.loc 14 69 7
 3028 004c 7B68     		ldr	r3, [r7, #4]
 3029 004e 254A     		ldr	r2, .L129+24
 3030 0050 C3F8A420 		str	r2, [r3, #164]	@ float
  70:Inc/model_bldc.h **** 	p->MechLoss = BLDC_PARAM_J * 10.0f; // 
 3031              		.loc 14 70 14
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 541


 3032 0054 7B68     		ldr	r3, [r7, #4]
 3033 0056 244A     		ldr	r2, .L129+28
 3034 0058 DA65     		str	r2, [r3, #92]	@ float
  71:Inc/model_bldc.h **** 	//     , 
  72:Inc/model_bldc.h **** 
  73:Inc/model_bldc.h **** 	p->_1_lsd = 1.0f / (p->lsd); // 
 3035              		.loc 14 73 23
 3036 005a 7B68     		ldr	r3, [r7, #4]
 3037 005c 93ED1E7A 		vldr.32	s14, [r3, #120]
 3038              		.loc 14 73 19
 3039 0060 F7EE006A 		vmov.f32	s13, #1.0e+0
 3040 0064 C6EE877A 		vdiv.f32	s15, s13, s14
 3041              		.loc 14 73 12
 3042 0068 7B68     		ldr	r3, [r7, #4]
 3043 006a C3ED2A7A 		vstr.32	s15, [r3, #168]
  74:Inc/model_bldc.h **** 	p->_1_lsq = 1.0f / (p->lsq); // 
 3044              		.loc 14 74 23
 3045 006e 7B68     		ldr	r3, [r7, #4]
 3046 0070 93ED1F7A 		vldr.32	s14, [r3, #124]
 3047              		.loc 14 74 19
 3048 0074 F7EE006A 		vmov.f32	s13, #1.0e+0
 3049 0078 C6EE877A 		vdiv.f32	s15, s13, s14
 3050              		.loc 14 74 12
 3051 007c 7B68     		ldr	r3, [r7, #4]
 3052 007e C3ED2B7A 		vstr.32	s15, [r3, #172]
  75:Inc/model_bldc.h **** 
  76:Inc/model_bldc.h **** 	p->psd = p->m; //    d,q
 3053              		.loc 14 76 12
 3054 0082 7B68     		ldr	r3, [r7, #4]
 3055 0084 D3F8A420 		ldr	r2, [r3, #164]	@ float
 3056              		.loc 14 76 9
 3057 0088 7B68     		ldr	r3, [r7, #4]
 3058 008a C3F88420 		str	r2, [r3, #132]	@ float
  77:Inc/model_bldc.h **** 	p->psq = 0.0f;
 3059              		.loc 14 77 9
 3060 008e 7B68     		ldr	r3, [r7, #4]
 3061 0090 4FF00002 		mov	r2, #0
 3062 0094 C3F88820 		str	r2, [r3, #136]	@ float
  78:Inc/model_bldc.h **** 
  79:Inc/model_bldc.h **** 	//   
  80:Inc/model_bldc.h **** 	p->tetaR = 0.0f;  //   
 3063              		.loc 14 80 11
 3064 0098 7B68     		ldr	r3, [r7, #4]
 3065 009a 4FF00002 		mov	r2, #0
 3066 009e 5A66     		str	r2, [r3, #100]	@ float
  81:Inc/model_bldc.h **** 	p->tetaRM = 0.0f; //   
 3067              		.loc 14 81 12
 3068 00a0 7B68     		ldr	r3, [r7, #4]
 3069 00a2 4FF00002 		mov	r2, #0
 3070 00a6 9A66     		str	r2, [r3, #104]	@ float
  82:Inc/model_bldc.h **** 	p->omega = 0.0f;  //, /
 3071              		.loc 14 82 11
 3072 00a8 7B68     		ldr	r3, [r7, #4]
 3073 00aa 4FF00002 		mov	r2, #0
 3074 00ae DA64     		str	r2, [r3, #76]	@ float
  83:Inc/model_bldc.h **** 	p->isa = 0.0f;	  //    ,
 3075              		.loc 14 83 9
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 542


 3076 00b0 7B68     		ldr	r3, [r7, #4]
 3077 00b2 4FF00002 		mov	r2, #0
 3078 00b6 9A62     		str	r2, [r3, #40]	@ float
  84:Inc/model_bldc.h **** 	p->isb = 0.0f;
 3079              		.loc 14 84 9
 3080 00b8 7B68     		ldr	r3, [r7, #4]
 3081 00ba 4FF00002 		mov	r2, #0
 3082 00be DA62     		str	r2, [r3, #44]	@ float
  85:Inc/model_bldc.h **** }
 3083              		.loc 14 85 1
 3084 00c0 00BF     		nop
 3085 00c2 0C37     		adds	r7, r7, #12
 3086              	.LCFI231:
 3087              		.cfi_def_cfa_offset 4
 3088 00c4 BD46     		mov	sp, r7
 3089              	.LCFI232:
 3090              		.cfi_def_cfa_register 13
 3091              		@ sp needed
 3092 00c6 5DF8047B 		ldr	r7, [sp], #4
 3093              	.LCFI233:
 3094              		.cfi_restore 7
 3095              		.cfi_def_cfa_offset 0
 3096 00ca 7047     		bx	lr
 3097              	.L130:
 3098              		.align	2
 3099              	.L129:
 3100 00cc 17B75138 		.word	944879383
 3101 00d0 0000C041 		.word	1103101952
 3102 00d4 48E1BA3F 		.word	1069211976
 3103 00d8 E71DA73B 		.word	1000807911
 3104 00dc CA54C13B 		.word	1002525898
 3105 00e0 9C534936 		.word	910775196
 3106 00e4 B1BFAC3D 		.word	1034731441
 3107 00e8 83A8FB37 		.word	939239555
 3108              		.cfi_endproc
 3109              	.LFE1972:
 3111              		.global	__aeabi_f2d
 3112              		.global	__aeabi_dmul
 3113              		.global	__aeabi_d2f
 3114              		.section	.text.ModelBLDC_Calc,"ax",%progbits
 3115              		.align	1
 3116              		.syntax unified
 3117              		.thumb
 3118              		.thumb_func
 3119              		.fpu fpv4-sp-d16
 3121              	ModelBLDC_Calc:
 3122              	.LFB1973:
  86:Inc/model_bldc.h **** 
  87:Inc/model_bldc.h **** static inline void ModelBLDC_Calc(modelBLDC_t *p)
  88:Inc/model_bldc.h **** {
 3123              		.loc 14 88 1
 3124              		.cfi_startproc
 3125              		@ args = 0, pretend = 0, frame = 16
 3126              		@ frame_needed = 1, uses_anonymous_args = 0
 3127 0000 90B5     		push	{r4, r7, lr}
 3128              	.LCFI234:
 3129              		.cfi_def_cfa_offset 12
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 543


 3130              		.cfi_offset 4, -12
 3131              		.cfi_offset 7, -8
 3132              		.cfi_offset 14, -4
 3133 0002 85B0     		sub	sp, sp, #20
 3134              	.LCFI235:
 3135              		.cfi_def_cfa_offset 32
 3136 0004 00AF     		add	r7, sp, #0
 3137              	.LCFI236:
 3138              		.cfi_def_cfa_register 7
 3139 0006 7860     		str	r0, [r7, #4]
  89:Inc/model_bldc.h **** 	//      
  90:Inc/model_bldc.h **** 	p->fia = p->udc * p->cmpr0;
 3140              		.loc 14 90 12
 3141 0008 7B68     		ldr	r3, [r7, #4]
 3142 000a 93ED127A 		vldr.32	s14, [r3, #72]
 3143              		.loc 14 90 21
 3144 000e 7B68     		ldr	r3, [r7, #4]
 3145 0010 D3ED077A 		vldr.32	s15, [r3, #28]
 3146              		.loc 14 90 18
 3147 0014 67EE277A 		vmul.f32	s15, s14, s15
 3148              		.loc 14 90 9
 3149 0018 7B68     		ldr	r3, [r7, #4]
 3150 001a C3ED037A 		vstr.32	s15, [r3, #12]
  91:Inc/model_bldc.h **** 	p->fib = p->udc * p->cmpr1;
 3151              		.loc 14 91 12
 3152 001e 7B68     		ldr	r3, [r7, #4]
 3153 0020 93ED127A 		vldr.32	s14, [r3, #72]
 3154              		.loc 14 91 21
 3155 0024 7B68     		ldr	r3, [r7, #4]
 3156 0026 D3ED087A 		vldr.32	s15, [r3, #32]
 3157              		.loc 14 91 18
 3158 002a 67EE277A 		vmul.f32	s15, s14, s15
 3159              		.loc 14 91 9
 3160 002e 7B68     		ldr	r3, [r7, #4]
 3161 0030 C3ED047A 		vstr.32	s15, [r3, #16]
  92:Inc/model_bldc.h **** 	p->fic = p->udc * p->cmpr2;
 3162              		.loc 14 92 12
 3163 0034 7B68     		ldr	r3, [r7, #4]
 3164 0036 93ED127A 		vldr.32	s14, [r3, #72]
 3165              		.loc 14 92 21
 3166 003a 7B68     		ldr	r3, [r7, #4]
 3167 003c D3ED097A 		vldr.32	s15, [r3, #36]
 3168              		.loc 14 92 18
 3169 0040 67EE277A 		vmul.f32	s15, s14, s15
 3170              		.loc 14 92 9
 3171 0044 7B68     		ldr	r3, [r7, #4]
 3172 0046 C3ED057A 		vstr.32	s15, [r3, #20]
  93:Inc/model_bldc.h **** 	p->fiav = (p->fia + p->fib + p->fic) * 0.3333333f; //  
 3173              		.loc 14 93 14
 3174 004a 7B68     		ldr	r3, [r7, #4]
 3175 004c 93ED037A 		vldr.32	s14, [r3, #12]
 3176              		.loc 14 93 23
 3177 0050 7B68     		ldr	r3, [r7, #4]
 3178 0052 D3ED047A 		vldr.32	s15, [r3, #16]
 3179              		.loc 14 93 20
 3180 0056 37EE277A 		vadd.f32	s14, s14, s15
 3181              		.loc 14 93 32
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 544


 3182 005a 7B68     		ldr	r3, [r7, #4]
 3183 005c D3ED057A 		vldr.32	s15, [r3, #20]
 3184              		.loc 14 93 29
 3185 0060 77EE277A 		vadd.f32	s15, s14, s15
 3186              		.loc 14 93 39
 3187 0064 9FEDCF7A 		vldr.32	s14, .L156
 3188 0068 67EE877A 		vmul.f32	s15, s15, s14
 3189              		.loc 14 93 10
 3190 006c 7B68     		ldr	r3, [r7, #4]
 3191 006e C3ED067A 		vstr.32	s15, [r3, #24]
  94:Inc/model_bldc.h **** 	p->ua = p->fia - p->fiav;								  
 3192              		.loc 14 94 11
 3193 0072 7B68     		ldr	r3, [r7, #4]
 3194 0074 93ED037A 		vldr.32	s14, [r3, #12]
 3195              		.loc 14 94 20
 3196 0078 7B68     		ldr	r3, [r7, #4]
 3197 007a D3ED067A 		vldr.32	s15, [r3, #24]
 3198              		.loc 14 94 17
 3199 007e 77EE677A 		vsub.f32	s15, s14, s15
 3200              		.loc 14 94 8
 3201 0082 7B68     		ldr	r3, [r7, #4]
 3202 0084 C3ED007A 		vstr.32	s15, [r3]
  95:Inc/model_bldc.h **** 	p->ub = p->fib - p->fiav;
 3203              		.loc 14 95 11
 3204 0088 7B68     		ldr	r3, [r7, #4]
 3205 008a 93ED047A 		vldr.32	s14, [r3, #16]
 3206              		.loc 14 95 20
 3207 008e 7B68     		ldr	r3, [r7, #4]
 3208 0090 D3ED067A 		vldr.32	s15, [r3, #24]
 3209              		.loc 14 95 17
 3210 0094 77EE677A 		vsub.f32	s15, s14, s15
 3211              		.loc 14 95 8
 3212 0098 7B68     		ldr	r3, [r7, #4]
 3213 009a C3ED017A 		vstr.32	s15, [r3, #4]
  96:Inc/model_bldc.h **** 	p->uc = p->fic - p->fiav;
 3214              		.loc 14 96 11
 3215 009e 7B68     		ldr	r3, [r7, #4]
 3216 00a0 93ED057A 		vldr.32	s14, [r3, #20]
 3217              		.loc 14 96 20
 3218 00a4 7B68     		ldr	r3, [r7, #4]
 3219 00a6 D3ED067A 		vldr.32	s15, [r3, #24]
 3220              		.loc 14 96 17
 3221 00aa 77EE677A 		vsub.f32	s15, s14, s15
 3222              		.loc 14 96 8
 3223 00ae 7B68     		ldr	r3, [r7, #4]
 3224 00b0 C3ED027A 		vstr.32	s15, [r3, #8]
  97:Inc/model_bldc.h **** 
  98:Inc/model_bldc.h **** 	//   ,
  99:Inc/model_bldc.h **** 	p->usa = p->ua;
 3225              		.loc 14 99 12
 3226 00b4 7B68     		ldr	r3, [r7, #4]
 3227 00b6 1A68     		ldr	r2, [r3]	@ float
 3228              		.loc 14 99 9
 3229 00b8 7B68     		ldr	r3, [r7, #4]
 3230 00ba 9A63     		str	r2, [r3, #56]	@ float
 100:Inc/model_bldc.h **** 	p->usb = 0.577350269f * p->ua + 1.154700538f * p->ub;
 3231              		.loc 14 100 27
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 545


 3232 00bc 7B68     		ldr	r3, [r7, #4]
 3233 00be D3ED007A 		vldr.32	s15, [r3]
 3234              		.loc 14 100 24
 3235 00c2 9FEDB97A 		vldr.32	s14, .L156+4
 3236 00c6 27EE877A 		vmul.f32	s14, s15, s14
 3237              		.loc 14 100 50
 3238 00ca 7B68     		ldr	r3, [r7, #4]
 3239 00cc D3ED017A 		vldr.32	s15, [r3, #4]
 3240              		.loc 14 100 47
 3241 00d0 DFEDB66A 		vldr.32	s13, .L156+8
 3242 00d4 67EEA67A 		vmul.f32	s15, s15, s13
 3243              		.loc 14 100 32
 3244 00d8 77EE277A 		vadd.f32	s15, s14, s15
 3245              		.loc 14 100 9
 3246 00dc 7B68     		ldr	r3, [r7, #4]
 3247 00de C3ED0F7A 		vstr.32	s15, [r3, #60]
 101:Inc/model_bldc.h **** 
 102:Inc/model_bldc.h **** 	//      
 103:Inc/model_bldc.h **** 	p->cosTetaR = _IQtoF(utCosAbs(_IQ(p->tetaR))); //    
 3248              		.loc 14 103 16
 3249 00e2 7B68     		ldr	r3, [r7, #4]
 3250 00e4 D3ED197A 		vldr.32	s15, [r3, #100]
 3251 00e8 9FEDB17A 		vldr.32	s14, .L156+12
 3252 00ec 67EE877A 		vmul.f32	s15, s15, s14
 3253 00f0 FDEEE77A 		vcvt.s32.f32	s15, s15
 3254 00f4 17EE900A 		vmov	r0, s15	@ int
 3255 00f8 FFF7FEFF 		bl	utCosAbs
 3256 00fc 07EE900A 		vmov	s15, r0	@ int
 3257 0100 F8EEE77A 		vcvt.f32.s32	s15, s15
 3258 0104 9FEDAB7A 		vldr.32	s14, .L156+16
 3259 0108 67EE877A 		vmul.f32	s15, s15, s14
 3260              		.loc 14 103 14
 3261 010c 7B68     		ldr	r3, [r7, #4]
 3262 010e C3ED1B7A 		vstr.32	s15, [r3, #108]
 104:Inc/model_bldc.h **** 	p->sinTetaR = _IQtoF(utSinAbs(_IQ(p->tetaR))); //   
 3263              		.loc 14 104 16
 3264 0112 7B68     		ldr	r3, [r7, #4]
 3265 0114 D3ED197A 		vldr.32	s15, [r3, #100]
 3266 0118 9FEDA57A 		vldr.32	s14, .L156+12
 3267 011c 67EE877A 		vmul.f32	s15, s15, s14
 3268 0120 FDEEE77A 		vcvt.s32.f32	s15, s15
 3269 0124 17EE900A 		vmov	r0, s15	@ int
 3270 0128 FFF7FEFF 		bl	utSinAbs
 3271 012c 07EE900A 		vmov	s15, r0	@ int
 3272 0130 F8EEE77A 		vcvt.f32.s32	s15, s15
 3273 0134 9FED9F7A 		vldr.32	s14, .L156+16
 3274 0138 67EE877A 		vmul.f32	s15, s15, s14
 3275              		.loc 14 104 14
 3276 013c 7B68     		ldr	r3, [r7, #4]
 3277 013e C3ED1C7A 		vstr.32	s15, [r3, #112]
 105:Inc/model_bldc.h **** 
 106:Inc/model_bldc.h **** 	//     .   d,q
 107:Inc/model_bldc.h **** 	p->usd = p->usa * p->cosTetaR + p->usb * p->sinTetaR;
 3278              		.loc 14 107 12
 3279 0142 7B68     		ldr	r3, [r7, #4]
 3280 0144 93ED0E7A 		vldr.32	s14, [r3, #56]
 3281              		.loc 14 107 21
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 546


 3282 0148 7B68     		ldr	r3, [r7, #4]
 3283 014a D3ED1B7A 		vldr.32	s15, [r3, #108]
 3284              		.loc 14 107 18
 3285 014e 27EE277A 		vmul.f32	s14, s14, s15
 3286              		.loc 14 107 35
 3287 0152 7B68     		ldr	r3, [r7, #4]
 3288 0154 D3ED0F6A 		vldr.32	s13, [r3, #60]
 3289              		.loc 14 107 44
 3290 0158 7B68     		ldr	r3, [r7, #4]
 3291 015a D3ED1C7A 		vldr.32	s15, [r3, #112]
 3292              		.loc 14 107 41
 3293 015e 66EEA77A 		vmul.f32	s15, s13, s15
 3294              		.loc 14 107 32
 3295 0162 77EE277A 		vadd.f32	s15, s14, s15
 3296              		.loc 14 107 9
 3297 0166 7B68     		ldr	r3, [r7, #4]
 3298 0168 C3ED107A 		vstr.32	s15, [r3, #64]
 108:Inc/model_bldc.h **** 	p->usq = -p->usa * p->sinTetaR + p->usb * p->cosTetaR;
 3299              		.loc 14 108 13
 3300 016c 7B68     		ldr	r3, [r7, #4]
 3301 016e D3ED0E7A 		vldr.32	s15, [r3, #56]
 3302              		.loc 14 108 11
 3303 0172 B1EE677A 		vneg.f32	s14, s15
 3304              		.loc 14 108 22
 3305 0176 7B68     		ldr	r3, [r7, #4]
 3306 0178 D3ED1C7A 		vldr.32	s15, [r3, #112]
 3307              		.loc 14 108 19
 3308 017c 27EE277A 		vmul.f32	s14, s14, s15
 3309              		.loc 14 108 36
 3310 0180 7B68     		ldr	r3, [r7, #4]
 3311 0182 D3ED0F6A 		vldr.32	s13, [r3, #60]
 3312              		.loc 14 108 45
 3313 0186 7B68     		ldr	r3, [r7, #4]
 3314 0188 D3ED1B7A 		vldr.32	s15, [r3, #108]
 3315              		.loc 14 108 42
 3316 018c 66EEA77A 		vmul.f32	s15, s13, s15
 3317              		.loc 14 108 33
 3318 0190 77EE277A 		vadd.f32	s15, s14, s15
 3319              		.loc 14 108 9
 3320 0194 7B68     		ldr	r3, [r7, #4]
 3321 0196 C3ED117A 		vstr.32	s15, [r3, #68]
 109:Inc/model_bldc.h **** 
 110:Inc/model_bldc.h **** 	//    ()
 111:Inc/model_bldc.h **** 	p->dpsd = (p->usd - p->isd * p->rs + p->psq * p->omega);
 3322              		.loc 14 111 14
 3323 019a 7B68     		ldr	r3, [r7, #4]
 3324 019c 93ED107A 		vldr.32	s14, [r3, #64]
 3325              		.loc 14 111 23
 3326 01a0 7B68     		ldr	r3, [r7, #4]
 3327 01a2 D3ED0C6A 		vldr.32	s13, [r3, #48]
 3328              		.loc 14 111 32
 3329 01a6 7B68     		ldr	r3, [r7, #4]
 3330 01a8 D3ED207A 		vldr.32	s15, [r3, #128]
 3331              		.loc 14 111 29
 3332 01ac 66EEA77A 		vmul.f32	s15, s13, s15
 3333              		.loc 14 111 20
 3334 01b0 37EE677A 		vsub.f32	s14, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 547


 3335              		.loc 14 111 40
 3336 01b4 7B68     		ldr	r3, [r7, #4]
 3337 01b6 D3ED226A 		vldr.32	s13, [r3, #136]
 3338              		.loc 14 111 49
 3339 01ba 7B68     		ldr	r3, [r7, #4]
 3340 01bc D3ED137A 		vldr.32	s15, [r3, #76]
 3341              		.loc 14 111 46
 3342 01c0 66EEA77A 		vmul.f32	s15, s13, s15
 3343              		.loc 14 111 37
 3344 01c4 77EE277A 		vadd.f32	s15, s14, s15
 3345              		.loc 14 111 10
 3346 01c8 7B68     		ldr	r3, [r7, #4]
 3347 01ca C3ED257A 		vstr.32	s15, [r3, #148]
 112:Inc/model_bldc.h **** 	p->dpsq = (p->usq - p->isq * p->rs - p->psd * p->omega);
 3348              		.loc 14 112 14
 3349 01ce 7B68     		ldr	r3, [r7, #4]
 3350 01d0 93ED117A 		vldr.32	s14, [r3, #68]
 3351              		.loc 14 112 23
 3352 01d4 7B68     		ldr	r3, [r7, #4]
 3353 01d6 D3ED0D6A 		vldr.32	s13, [r3, #52]
 3354              		.loc 14 112 32
 3355 01da 7B68     		ldr	r3, [r7, #4]
 3356 01dc D3ED207A 		vldr.32	s15, [r3, #128]
 3357              		.loc 14 112 29
 3358 01e0 66EEA77A 		vmul.f32	s15, s13, s15
 3359              		.loc 14 112 20
 3360 01e4 37EE677A 		vsub.f32	s14, s14, s15
 3361              		.loc 14 112 40
 3362 01e8 7B68     		ldr	r3, [r7, #4]
 3363 01ea D3ED216A 		vldr.32	s13, [r3, #132]
 3364              		.loc 14 112 49
 3365 01ee 7B68     		ldr	r3, [r7, #4]
 3366 01f0 D3ED137A 		vldr.32	s15, [r3, #76]
 3367              		.loc 14 112 46
 3368 01f4 66EEA77A 		vmul.f32	s15, s13, s15
 3369              		.loc 14 112 37
 3370 01f8 77EE677A 		vsub.f32	s15, s14, s15
 3371              		.loc 14 112 10
 3372 01fc 7B68     		ldr	r3, [r7, #4]
 3373 01fe C3ED267A 		vstr.32	s15, [r3, #152]
 113:Inc/model_bldc.h **** 
 114:Inc/model_bldc.h **** 	//   
 115:Inc/model_bldc.h **** 	p->ppsd = p->psd + p->dpsd * p->t;
 3374              		.loc 14 115 13
 3375 0202 7B68     		ldr	r3, [r7, #4]
 3376 0204 93ED217A 		vldr.32	s14, [r3, #132]
 3377              		.loc 14 115 22
 3378 0208 7B68     		ldr	r3, [r7, #4]
 3379 020a D3ED256A 		vldr.32	s13, [r3, #148]
 3380              		.loc 14 115 32
 3381 020e 7B68     		ldr	r3, [r7, #4]
 3382 0210 D3ED277A 		vldr.32	s15, [r3, #156]
 3383              		.loc 14 115 29
 3384 0214 66EEA77A 		vmul.f32	s15, s13, s15
 3385              		.loc 14 115 19
 3386 0218 77EE277A 		vadd.f32	s15, s14, s15
 3387              		.loc 14 115 10
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 548


 3388 021c 7B68     		ldr	r3, [r7, #4]
 3389 021e C3ED237A 		vstr.32	s15, [r3, #140]
 116:Inc/model_bldc.h **** 	p->ppsq = p->psq + p->dpsq * p->t;
 3390              		.loc 14 116 13
 3391 0222 7B68     		ldr	r3, [r7, #4]
 3392 0224 93ED227A 		vldr.32	s14, [r3, #136]
 3393              		.loc 14 116 22
 3394 0228 7B68     		ldr	r3, [r7, #4]
 3395 022a D3ED266A 		vldr.32	s13, [r3, #152]
 3396              		.loc 14 116 32
 3397 022e 7B68     		ldr	r3, [r7, #4]
 3398 0230 D3ED277A 		vldr.32	s15, [r3, #156]
 3399              		.loc 14 116 29
 3400 0234 66EEA77A 		vmul.f32	s15, s13, s15
 3401              		.loc 14 116 19
 3402 0238 77EE277A 		vadd.f32	s15, s14, s15
 3403              		.loc 14 116 10
 3404 023c 7B68     		ldr	r3, [r7, #4]
 3405 023e C3ED247A 		vstr.32	s15, [r3, #144]
 117:Inc/model_bldc.h **** 
 118:Inc/model_bldc.h **** 	//     
 119:Inc/model_bldc.h **** 	p->isd = (p->ppsd - p->m) * p->_1_lsd;
 3406              		.loc 14 119 13
 3407 0242 7B68     		ldr	r3, [r7, #4]
 3408 0244 93ED237A 		vldr.32	s14, [r3, #140]
 3409              		.loc 14 119 23
 3410 0248 7B68     		ldr	r3, [r7, #4]
 3411 024a D3ED297A 		vldr.32	s15, [r3, #164]
 3412              		.loc 14 119 20
 3413 024e 37EE677A 		vsub.f32	s14, s14, s15
 3414              		.loc 14 119 31
 3415 0252 7B68     		ldr	r3, [r7, #4]
 3416 0254 D3ED2A7A 		vldr.32	s15, [r3, #168]
 3417              		.loc 14 119 28
 3418 0258 67EE277A 		vmul.f32	s15, s14, s15
 3419              		.loc 14 119 9
 3420 025c 7B68     		ldr	r3, [r7, #4]
 3421 025e C3ED0C7A 		vstr.32	s15, [r3, #48]
 120:Inc/model_bldc.h **** 	p->isq = p->ppsq * p->_1_lsq;
 3422              		.loc 14 120 12
 3423 0262 7B68     		ldr	r3, [r7, #4]
 3424 0264 93ED247A 		vldr.32	s14, [r3, #144]
 3425              		.loc 14 120 22
 3426 0268 7B68     		ldr	r3, [r7, #4]
 3427 026a D3ED2B7A 		vldr.32	s15, [r3, #172]
 3428              		.loc 14 120 19
 3429 026e 67EE277A 		vmul.f32	s15, s14, s15
 3430              		.loc 14 120 9
 3431 0272 7B68     		ldr	r3, [r7, #4]
 3432 0274 C3ED0D7A 		vstr.32	s15, [r3, #52]
 121:Inc/model_bldc.h **** 
 122:Inc/model_bldc.h **** 	//     - 
 123:Inc/model_bldc.h **** 	p->psd = p->psd + p->t2 * (p->dpsd + (p->usd - p->isd * p->rs + p->psq * p->omega));
 3433              		.loc 14 123 12
 3434 0278 7B68     		ldr	r3, [r7, #4]
 3435 027a 93ED217A 		vldr.32	s14, [r3, #132]
 3436              		.loc 14 123 21
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 549


 3437 027e 7B68     		ldr	r3, [r7, #4]
 3438 0280 D3ED286A 		vldr.32	s13, [r3, #160]
 3439              		.loc 14 123 30
 3440 0284 7B68     		ldr	r3, [r7, #4]
 3441 0286 93ED256A 		vldr.32	s12, [r3, #148]
 3442              		.loc 14 123 41
 3443 028a 7B68     		ldr	r3, [r7, #4]
 3444 028c D3ED105A 		vldr.32	s11, [r3, #64]
 3445              		.loc 14 123 50
 3446 0290 7B68     		ldr	r3, [r7, #4]
 3447 0292 93ED0C5A 		vldr.32	s10, [r3, #48]
 3448              		.loc 14 123 59
 3449 0296 7B68     		ldr	r3, [r7, #4]
 3450 0298 D3ED207A 		vldr.32	s15, [r3, #128]
 3451              		.loc 14 123 56
 3452 029c 65EE277A 		vmul.f32	s15, s10, s15
 3453              		.loc 14 123 47
 3454 02a0 75EEE75A 		vsub.f32	s11, s11, s15
 3455              		.loc 14 123 67
 3456 02a4 7B68     		ldr	r3, [r7, #4]
 3457 02a6 93ED225A 		vldr.32	s10, [r3, #136]
 3458              		.loc 14 123 76
 3459 02aa 7B68     		ldr	r3, [r7, #4]
 3460 02ac D3ED137A 		vldr.32	s15, [r3, #76]
 3461              		.loc 14 123 73
 3462 02b0 65EE277A 		vmul.f32	s15, s10, s15
 3463              		.loc 14 123 64
 3464 02b4 75EEA77A 		vadd.f32	s15, s11, s15
 3465              		.loc 14 123 37
 3466 02b8 76EE277A 		vadd.f32	s15, s12, s15
 3467              		.loc 14 123 26
 3468 02bc 66EEA77A 		vmul.f32	s15, s13, s15
 3469              		.loc 14 123 18
 3470 02c0 77EE277A 		vadd.f32	s15, s14, s15
 3471              		.loc 14 123 9
 3472 02c4 7B68     		ldr	r3, [r7, #4]
 3473 02c6 C3ED217A 		vstr.32	s15, [r3, #132]
 124:Inc/model_bldc.h **** 	p->psq = p->psq + p->t2 * (p->dpsq + (p->usq - p->isq * p->rs - p->psd * p->omega));
 3474              		.loc 14 124 12
 3475 02ca 7B68     		ldr	r3, [r7, #4]
 3476 02cc 93ED227A 		vldr.32	s14, [r3, #136]
 3477              		.loc 14 124 21
 3478 02d0 7B68     		ldr	r3, [r7, #4]
 3479 02d2 D3ED286A 		vldr.32	s13, [r3, #160]
 3480              		.loc 14 124 30
 3481 02d6 7B68     		ldr	r3, [r7, #4]
 3482 02d8 93ED266A 		vldr.32	s12, [r3, #152]
 3483              		.loc 14 124 41
 3484 02dc 7B68     		ldr	r3, [r7, #4]
 3485 02de D3ED115A 		vldr.32	s11, [r3, #68]
 3486              		.loc 14 124 50
 3487 02e2 7B68     		ldr	r3, [r7, #4]
 3488 02e4 93ED0D5A 		vldr.32	s10, [r3, #52]
 3489              		.loc 14 124 59
 3490 02e8 7B68     		ldr	r3, [r7, #4]
 3491 02ea D3ED207A 		vldr.32	s15, [r3, #128]
 3492              		.loc 14 124 56
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 550


 3493 02ee 65EE277A 		vmul.f32	s15, s10, s15
 3494              		.loc 14 124 47
 3495 02f2 75EEE75A 		vsub.f32	s11, s11, s15
 3496              		.loc 14 124 67
 3497 02f6 7B68     		ldr	r3, [r7, #4]
 3498 02f8 93ED215A 		vldr.32	s10, [r3, #132]
 3499              		.loc 14 124 76
 3500 02fc 7B68     		ldr	r3, [r7, #4]
 3501 02fe D3ED137A 		vldr.32	s15, [r3, #76]
 3502              		.loc 14 124 73
 3503 0302 65EE277A 		vmul.f32	s15, s10, s15
 3504              		.loc 14 124 64
 3505 0306 75EEE77A 		vsub.f32	s15, s11, s15
 3506              		.loc 14 124 37
 3507 030a 76EE277A 		vadd.f32	s15, s12, s15
 3508              		.loc 14 124 26
 3509 030e 66EEA77A 		vmul.f32	s15, s13, s15
 3510              		.loc 14 124 18
 3511 0312 77EE277A 		vadd.f32	s15, s14, s15
 3512              		.loc 14 124 9
 3513 0316 7B68     		ldr	r3, [r7, #4]
 3514 0318 C3ED227A 		vstr.32	s15, [r3, #136]
 125:Inc/model_bldc.h **** 
 126:Inc/model_bldc.h **** 	//      
 127:Inc/model_bldc.h **** 	p->isd = (p->psd - p->m) * p->_1_lsd;
 3515              		.loc 14 127 13
 3516 031c 7B68     		ldr	r3, [r7, #4]
 3517 031e 93ED217A 		vldr.32	s14, [r3, #132]
 3518              		.loc 14 127 22
 3519 0322 7B68     		ldr	r3, [r7, #4]
 3520 0324 D3ED297A 		vldr.32	s15, [r3, #164]
 3521              		.loc 14 127 19
 3522 0328 37EE677A 		vsub.f32	s14, s14, s15
 3523              		.loc 14 127 30
 3524 032c 7B68     		ldr	r3, [r7, #4]
 3525 032e D3ED2A7A 		vldr.32	s15, [r3, #168]
 3526              		.loc 14 127 27
 3527 0332 67EE277A 		vmul.f32	s15, s14, s15
 3528              		.loc 14 127 9
 3529 0336 7B68     		ldr	r3, [r7, #4]
 3530 0338 C3ED0C7A 		vstr.32	s15, [r3, #48]
 128:Inc/model_bldc.h **** 	p->isq = p->psq * p->_1_lsq;
 3531              		.loc 14 128 12
 3532 033c 7B68     		ldr	r3, [r7, #4]
 3533 033e 93ED227A 		vldr.32	s14, [r3, #136]
 3534              		.loc 14 128 21
 3535 0342 7B68     		ldr	r3, [r7, #4]
 3536 0344 D3ED2B7A 		vldr.32	s15, [r3, #172]
 3537              		.loc 14 128 18
 3538 0348 67EE277A 		vmul.f32	s15, s14, s15
 3539              		.loc 14 128 9
 3540 034c 7B68     		ldr	r3, [r7, #4]
 3541 034e C3ED0D7A 		vstr.32	s15, [r3, #52]
 129:Inc/model_bldc.h **** 
 130:Inc/model_bldc.h **** 	//    , (   )
 131:Inc/model_bldc.h **** 	p->isa = p->isd * p->cosTetaR - p->isq * p->sinTetaR;
 3542              		.loc 14 131 12
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 551


 3543 0352 7B68     		ldr	r3, [r7, #4]
 3544 0354 93ED0C7A 		vldr.32	s14, [r3, #48]
 3545              		.loc 14 131 21
 3546 0358 7B68     		ldr	r3, [r7, #4]
 3547 035a D3ED1B7A 		vldr.32	s15, [r3, #108]
 3548              		.loc 14 131 18
 3549 035e 27EE277A 		vmul.f32	s14, s14, s15
 3550              		.loc 14 131 35
 3551 0362 7B68     		ldr	r3, [r7, #4]
 3552 0364 D3ED0D6A 		vldr.32	s13, [r3, #52]
 3553              		.loc 14 131 44
 3554 0368 7B68     		ldr	r3, [r7, #4]
 3555 036a D3ED1C7A 		vldr.32	s15, [r3, #112]
 3556              		.loc 14 131 41
 3557 036e 66EEA77A 		vmul.f32	s15, s13, s15
 3558              		.loc 14 131 32
 3559 0372 77EE677A 		vsub.f32	s15, s14, s15
 3560              		.loc 14 131 9
 3561 0376 7B68     		ldr	r3, [r7, #4]
 3562 0378 C3ED0A7A 		vstr.32	s15, [r3, #40]
 132:Inc/model_bldc.h **** 	p->isb = +p->isd * p->sinTetaR + p->isq * p->cosTetaR;
 3563              		.loc 14 132 13
 3564 037c 7B68     		ldr	r3, [r7, #4]
 3565 037e 93ED0C7A 		vldr.32	s14, [r3, #48]
 3566              		.loc 14 132 22
 3567 0382 7B68     		ldr	r3, [r7, #4]
 3568 0384 D3ED1C7A 		vldr.32	s15, [r3, #112]
 3569              		.loc 14 132 19
 3570 0388 27EE277A 		vmul.f32	s14, s14, s15
 3571              		.loc 14 132 36
 3572 038c 7B68     		ldr	r3, [r7, #4]
 3573 038e D3ED0D6A 		vldr.32	s13, [r3, #52]
 3574              		.loc 14 132 45
 3575 0392 7B68     		ldr	r3, [r7, #4]
 3576 0394 D3ED1B7A 		vldr.32	s15, [r3, #108]
 3577              		.loc 14 132 42
 3578 0398 66EEA77A 		vmul.f32	s15, s13, s15
 3579              		.loc 14 132 33
 3580 039c 77EE277A 		vadd.f32	s15, s14, s15
 3581 03a0 0AE0     		b	.L157
 3582              	.L158:
 3583 03a2 00BF     		.align	2
 3584              	.L156:
 3585 03a4 AAAAAA3E 		.word	1051372202
 3586 03a8 3ACD133F 		.word	1058262330
 3587 03ac 3ACD933F 		.word	1066650938
 3588 03b0 0000804B 		.word	1266679808
 3589 03b4 00008033 		.word	864026624
 3590              	.L157:
 3591              		.loc 14 132 9
 3592 03b8 7B68     		ldr	r3, [r7, #4]
 3593 03ba C3ED0B7A 		vstr.32	s15, [r3, #44]
 133:Inc/model_bldc.h **** 
 134:Inc/model_bldc.h **** 	//  
 135:Inc/model_bldc.h **** 	p->torque = 1.5f * p->pp * (p->psd * p->isq - p->psq * p->isd);
 3594              		.loc 14 135 22
 3595 03be 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 552


 3596 03c0 D3ED187A 		vldr.32	s15, [r3, #96]
 3597              		.loc 14 135 19
 3598 03c4 B7EE087A 		vmov.f32	s14, #1.5e+0
 3599 03c8 27EE877A 		vmul.f32	s14, s15, s14
 3600              		.loc 14 135 31
 3601 03cc 7B68     		ldr	r3, [r7, #4]
 3602 03ce D3ED216A 		vldr.32	s13, [r3, #132]
 3603              		.loc 14 135 40
 3604 03d2 7B68     		ldr	r3, [r7, #4]
 3605 03d4 D3ED0D7A 		vldr.32	s15, [r3, #52]
 3606              		.loc 14 135 37
 3607 03d8 66EEA76A 		vmul.f32	s13, s13, s15
 3608              		.loc 14 135 49
 3609 03dc 7B68     		ldr	r3, [r7, #4]
 3610 03de 93ED226A 		vldr.32	s12, [r3, #136]
 3611              		.loc 14 135 58
 3612 03e2 7B68     		ldr	r3, [r7, #4]
 3613 03e4 D3ED0C7A 		vldr.32	s15, [r3, #48]
 3614              		.loc 14 135 55
 3615 03e8 66EE277A 		vmul.f32	s15, s12, s15
 3616              		.loc 14 135 46
 3617 03ec 76EEE77A 		vsub.f32	s15, s13, s15
 3618              		.loc 14 135 27
 3619 03f0 67EE277A 		vmul.f32	s15, s14, s15
 3620              		.loc 14 135 12
 3621 03f4 7B68     		ldr	r3, [r7, #4]
 3622 03f6 C3ED157A 		vstr.32	s15, [r3, #84]
 136:Inc/model_bldc.h **** 
 137:Inc/model_bldc.h **** 	//  
 138:Inc/model_bldc.h **** 	float d_omega;
 139:Inc/model_bldc.h **** 	p->loadTmp = 0.0f;
 3623              		.loc 14 139 13
 3624 03fa 7B68     		ldr	r3, [r7, #4]
 3625 03fc 4FF00002 		mov	r2, #0
 3626 0400 C3F8C420 		str	r2, [r3, #196]	@ float
 140:Inc/model_bldc.h **** 	if (p->omega > 0.0f)
 3627              		.loc 14 140 7
 3628 0404 7B68     		ldr	r3, [r7, #4]
 3629 0406 D3ED137A 		vldr.32	s15, [r3, #76]
 3630              		.loc 14 140 5
 3631 040a F5EEC07A 		vcmpe.f32	s15, #0
 3632 040e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3633 0412 0ADD     		ble	.L132
 141:Inc/model_bldc.h **** 		p->loadTmp = p->load + p->MechLoss;
 3634              		.loc 14 141 17
 3635 0414 7B68     		ldr	r3, [r7, #4]
 3636 0416 93ED307A 		vldr.32	s14, [r3, #192]
 3637              		.loc 14 141 27
 3638 041a 7B68     		ldr	r3, [r7, #4]
 3639 041c D3ED177A 		vldr.32	s15, [r3, #92]
 3640              		.loc 14 141 24
 3641 0420 77EE277A 		vadd.f32	s15, s14, s15
 3642              		.loc 14 141 14
 3643 0424 7B68     		ldr	r3, [r7, #4]
 3644 0426 C3ED317A 		vstr.32	s15, [r3, #196]
 3645              	.L132:
 142:Inc/model_bldc.h **** 	if (p->omega < 0.0f)
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 553


 3646              		.loc 14 142 7
 3647 042a 7B68     		ldr	r3, [r7, #4]
 3648 042c D3ED137A 		vldr.32	s15, [r3, #76]
 3649              		.loc 14 142 5
 3650 0430 F5EEC07A 		vcmpe.f32	s15, #0
 3651 0434 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3652 0438 0CD5     		bpl	.L134
 143:Inc/model_bldc.h **** 		p->loadTmp = -p->load - p->MechLoss;
 3653              		.loc 14 143 18
 3654 043a 7B68     		ldr	r3, [r7, #4]
 3655 043c D3ED307A 		vldr.32	s15, [r3, #192]
 3656              		.loc 14 143 16
 3657 0440 B1EE677A 		vneg.f32	s14, s15
 3658              		.loc 14 143 28
 3659 0444 7B68     		ldr	r3, [r7, #4]
 3660 0446 D3ED177A 		vldr.32	s15, [r3, #92]
 3661              		.loc 14 143 25
 3662 044a 77EE677A 		vsub.f32	s15, s14, s15
 3663              		.loc 14 143 14
 3664 044e 7B68     		ldr	r3, [r7, #4]
 3665 0450 C3ED317A 		vstr.32	s15, [r3, #196]
 3666              	.L134:
 144:Inc/model_bldc.h **** 
 145:Inc/model_bldc.h **** 	d_omega = p->t / p->j * (p->torque - p->loadTmp); // 
 3667              		.loc 14 145 13
 3668 0454 7B68     		ldr	r3, [r7, #4]
 3669 0456 D3ED276A 		vldr.32	s13, [r3, #156]
 3670              		.loc 14 145 20
 3671 045a 7B68     		ldr	r3, [r7, #4]
 3672 045c D3ED167A 		vldr.32	s15, [r3, #88]
 3673              		.loc 14 145 17
 3674 0460 86EEA77A 		vdiv.f32	s14, s13, s15
 3675              		.loc 14 145 28
 3676 0464 7B68     		ldr	r3, [r7, #4]
 3677 0466 D3ED156A 		vldr.32	s13, [r3, #84]
 3678              		.loc 14 145 40
 3679 046a 7B68     		ldr	r3, [r7, #4]
 3680 046c D3ED317A 		vldr.32	s15, [r3, #196]
 3681              		.loc 14 145 37
 3682 0470 76EEE77A 		vsub.f32	s15, s13, s15
 3683              		.loc 14 145 10
 3684 0474 67EE277A 		vmul.f32	s15, s14, s15
 3685 0478 C7ED037A 		vstr.32	s15, [r7, #12]
 146:Inc/model_bldc.h **** 
 147:Inc/model_bldc.h **** 	if ((fabs(d_omega) > fabs(p->omega)) && (fabs(p->torque) < p->load))
 3686              		.loc 14 147 7
 3687 047c D7ED037A 		vldr.32	s15, [r7, #12]
 3688 0480 B0EEE77A 		vabs.f32	s14, s15
 3689              		.loc 14 147 29
 3690 0484 7B68     		ldr	r3, [r7, #4]
 3691 0486 D3ED137A 		vldr.32	s15, [r3, #76]
 3692              		.loc 14 147 23
 3693 048a F0EEE77A 		vabs.f32	s15, s15
 3694              		.loc 14 147 5
 3695 048e B4EEE77A 		vcmpe.f32	s14, s15
 3696 0492 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3697 0496 13DD     		ble	.L136
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 554


 3698              		.loc 14 147 49 discriminator 1
 3699 0498 7B68     		ldr	r3, [r7, #4]
 3700 049a D3ED157A 		vldr.32	s15, [r3, #84]
 3701              		.loc 14 147 43 discriminator 1
 3702 049e B0EEE77A 		vabs.f32	s14, s15
 3703              		.loc 14 147 62 discriminator 1
 3704 04a2 7B68     		ldr	r3, [r7, #4]
 3705 04a4 D3ED307A 		vldr.32	s15, [r3, #192]
 3706              		.loc 14 147 39 discriminator 1
 3707 04a8 B4EEE77A 		vcmpe.f32	s14, s15
 3708 04ac F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3709 04b0 06D5     		bpl	.L136
 148:Inc/model_bldc.h **** 	{
 149:Inc/model_bldc.h **** 		p->omega = 0.0f;
 3710              		.loc 14 149 12
 3711 04b2 7B68     		ldr	r3, [r7, #4]
 3712 04b4 4FF00002 		mov	r2, #0
 3713 04b8 DA64     		str	r2, [r3, #76]	@ float
 150:Inc/model_bldc.h **** 		d_omega = 0.0f;
 3714              		.loc 14 150 11
 3715 04ba 4FF00003 		mov	r3, #0
 3716 04be FB60     		str	r3, [r7, #12]	@ float
 3717              	.L136:
 151:Inc/model_bldc.h **** 	}
 152:Inc/model_bldc.h **** 	p->omega = p->omega + d_omega;		 //
 3718              		.loc 14 152 14
 3719 04c0 7B68     		ldr	r3, [r7, #4]
 3720 04c2 93ED137A 		vldr.32	s14, [r3, #76]
 3721              		.loc 14 152 22
 3722 04c6 D7ED037A 		vldr.32	s15, [r7, #12]
 3723 04ca 77EE277A 		vadd.f32	s15, s14, s15
 3724              		.loc 14 152 11
 3725 04ce 7B68     		ldr	r3, [r7, #4]
 3726 04d0 C3ED137A 		vstr.32	s15, [r3, #76]
 153:Inc/model_bldc.h **** 	p->omega_rpm = p->omega * 9.5492965; // coef: (1/(2*pi)) * 60
 3727              		.loc 14 153 18
 3728 04d4 7B68     		ldr	r3, [r7, #4]
 3729 04d6 DB6C     		ldr	r3, [r3, #76]	@ float
 3730 04d8 1846     		mov	r0, r3	@ float
 3731 04da FFF7FEFF 		bl	__aeabi_f2d
 3732              	.LVL0:
 3733              		.loc 14 153 26
 3734 04de 5FA3     		adr	r3, .L159+20
 3735 04e0 D3E90023 		ldrd	r2, [r3]
 3736 04e4 FFF7FEFF 		bl	__aeabi_dmul
 3737              	.LVL1:
 3738 04e8 0346     		mov	r3, r0
 3739 04ea 0C46     		mov	r4, r1
 3740 04ec 1846     		mov	r0, r3
 3741 04ee 2146     		mov	r1, r4
 3742 04f0 FFF7FEFF 		bl	__aeabi_d2f
 3743              	.LVL2:
 3744 04f4 0246     		mov	r2, r0	@ float
 3745              		.loc 14 153 15
 3746 04f6 7B68     		ldr	r3, [r7, #4]
 3747 04f8 1A65     		str	r2, [r3, #80]	@ float
 154:Inc/model_bldc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 555


 155:Inc/model_bldc.h **** 	p->power = p->omega * p->torque;
 3748              		.loc 14 155 14
 3749 04fa 7B68     		ldr	r3, [r7, #4]
 3750 04fc 93ED137A 		vldr.32	s14, [r3, #76]
 3751              		.loc 14 155 25
 3752 0500 7B68     		ldr	r3, [r7, #4]
 3753 0502 D3ED157A 		vldr.32	s15, [r3, #84]
 3754              		.loc 14 155 22
 3755 0506 67EE277A 		vmul.f32	s15, s14, s15
 3756              		.loc 14 155 11
 3757 050a 7B68     		ldr	r3, [r7, #4]
 3758 050c C3ED2F7A 		vstr.32	s15, [r3, #188]
 156:Inc/model_bldc.h **** 
 157:Inc/model_bldc.h **** 	//     
 158:Inc/model_bldc.h **** 	p->isPhaseA = p->isa;
 3759              		.loc 14 158 17
 3760 0510 7B68     		ldr	r3, [r7, #4]
 3761 0512 9A6A     		ldr	r2, [r3, #40]	@ float
 3762              		.loc 14 158 14
 3763 0514 7B68     		ldr	r3, [r7, #4]
 3764 0516 C3F8B020 		str	r2, [r3, #176]	@ float
 159:Inc/model_bldc.h **** 	p->isPhaseB = -0.5f * p->isa + SQRT3_DIV2 * p->isb;
 3765              		.loc 14 159 25
 3766 051a 7B68     		ldr	r3, [r7, #4]
 3767 051c D3ED0A7A 		vldr.32	s15, [r3, #40]
 3768              		.loc 14 159 22
 3769 0520 BEEE007A 		vmov.f32	s14, #-5.0e-1
 3770 0524 27EE877A 		vmul.f32	s14, s15, s14
 3771              		.loc 14 159 47
 3772 0528 7B68     		ldr	r3, [r7, #4]
 3773 052a D3ED0B7A 		vldr.32	s15, [r3, #44]
 3774              		.loc 14 159 44
 3775 052e DFED466A 		vldr.32	s13, .L159
 3776 0532 67EEA67A 		vmul.f32	s15, s15, s13
 3777              		.loc 14 159 31
 3778 0536 77EE277A 		vadd.f32	s15, s14, s15
 3779              		.loc 14 159 14
 3780 053a 7B68     		ldr	r3, [r7, #4]
 3781 053c C3ED2D7A 		vstr.32	s15, [r3, #180]
 160:Inc/model_bldc.h **** 	p->isPhaseC = -0.5f * p->isa - SQRT3_DIV2 * p->isb;
 3782              		.loc 14 160 25
 3783 0540 7B68     		ldr	r3, [r7, #4]
 3784 0542 D3ED0A7A 		vldr.32	s15, [r3, #40]
 3785              		.loc 14 160 22
 3786 0546 BEEE007A 		vmov.f32	s14, #-5.0e-1
 3787 054a 27EE877A 		vmul.f32	s14, s15, s14
 3788              		.loc 14 160 47
 3789 054e 7B68     		ldr	r3, [r7, #4]
 3790 0550 D3ED0B7A 		vldr.32	s15, [r3, #44]
 3791              		.loc 14 160 44
 3792 0554 DFED3C6A 		vldr.32	s13, .L159
 3793 0558 67EEA67A 		vmul.f32	s15, s15, s13
 3794              		.loc 14 160 31
 3795 055c 77EE677A 		vsub.f32	s15, s14, s15
 3796              		.loc 14 160 14
 3797 0560 7B68     		ldr	r3, [r7, #4]
 3798 0562 C3ED2E7A 		vstr.32	s15, [r3, #184]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 556


 161:Inc/model_bldc.h **** 
 162:Inc/model_bldc.h **** 	//  
 163:Inc/model_bldc.h **** 	// p->tetaRM = p->tetaRM + p->t * p->omega; //  
 164:Inc/model_bldc.h **** 	// if (p->tetaRM > 2.0f * MOTOR_MODEL_PI)	 // 0..2
 165:Inc/model_bldc.h **** 	// 	p->tetaRM -= 2.0f * MOTOR_MODEL_PI;
 166:Inc/model_bldc.h **** 	// if (p->tetaRM < 0.0f)
 167:Inc/model_bldc.h **** 	// 	p->tetaRM += 2.0f * MOTOR_MODEL_PI;
 168:Inc/model_bldc.h **** 
 169:Inc/model_bldc.h **** 	// p->tetaR = p->tetaRM * p->pp;
 170:Inc/model_bldc.h **** 	// if (p->tetaR > 2.0f * MOTOR_MODEL_PI) // 0..2
 171:Inc/model_bldc.h **** 	// 	p->tetaR -= 2.0f * MOTOR_MODEL_PI;
 172:Inc/model_bldc.h **** 	// if (p->tetaR < 0.0f)
 173:Inc/model_bldc.h **** 	// 	p->tetaR += 2.0f * MOTOR_MODEL_PI;
 174:Inc/model_bldc.h **** 		
 175:Inc/model_bldc.h **** 		p->tetaRM = p->tetaRM + p->t * p->omega; //  
 3799              		.loc 14 175 16
 3800 0566 7B68     		ldr	r3, [r7, #4]
 3801 0568 93ED1A7A 		vldr.32	s14, [r3, #104]
 3802              		.loc 14 175 28
 3803 056c 7B68     		ldr	r3, [r7, #4]
 3804 056e D3ED276A 		vldr.32	s13, [r3, #156]
 3805              		.loc 14 175 35
 3806 0572 7B68     		ldr	r3, [r7, #4]
 3807 0574 D3ED137A 		vldr.32	s15, [r3, #76]
 3808              		.loc 14 175 32
 3809 0578 66EEA77A 		vmul.f32	s15, s13, s15
 3810              		.loc 14 175 25
 3811 057c 77EE277A 		vadd.f32	s15, s14, s15
 3812              		.loc 14 175 13
 3813 0580 7B68     		ldr	r3, [r7, #4]
 3814 0582 C3ED1A7A 		vstr.32	s15, [r3, #104]
 176:Inc/model_bldc.h **** 	if (p->tetaRM > MOTOR_MODEL_PI)	 // 0..2
 3815              		.loc 14 176 7
 3816 0586 7B68     		ldr	r3, [r7, #4]
 3817 0588 D3ED1A7A 		vldr.32	s15, [r3, #104]
 3818              		.loc 14 176 5
 3819 058c 9FED2F7A 		vldr.32	s14, .L159+4
 3820 0590 F4EEC77A 		vcmpe.f32	s15, s14
 3821 0594 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3822 0598 09DD     		ble	.L139
 177:Inc/model_bldc.h **** 		p->tetaRM = -2.0f * MOTOR_MODEL_PI - p->tetaRM;
 3823              		.loc 14 177 41
 3824 059a 7B68     		ldr	r3, [r7, #4]
 3825 059c D3ED1A7A 		vldr.32	s15, [r3, #104]
 3826              		.loc 14 177 38
 3827 05a0 9FED2B7A 		vldr.32	s14, .L159+8
 3828 05a4 77EE677A 		vsub.f32	s15, s14, s15
 3829              		.loc 14 177 13
 3830 05a8 7B68     		ldr	r3, [r7, #4]
 3831 05aa C3ED1A7A 		vstr.32	s15, [r3, #104]
 3832              	.L139:
 178:Inc/model_bldc.h **** 	if (p->tetaRM < -MOTOR_MODEL_PI)
 3833              		.loc 14 178 7
 3834 05ae 7B68     		ldr	r3, [r7, #4]
 3835 05b0 D3ED1A7A 		vldr.32	s15, [r3, #104]
 3836              		.loc 14 178 5
 3837 05b4 9FED277A 		vldr.32	s14, .L159+12
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 557


 3838 05b8 F4EEC77A 		vcmpe.f32	s15, s14
 3839 05bc F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3840 05c0 09D5     		bpl	.L141
 179:Inc/model_bldc.h **** 		p->tetaRM = 2.0f * MOTOR_MODEL_PI + p->tetaRM;
 3841              		.loc 14 179 40
 3842 05c2 7B68     		ldr	r3, [r7, #4]
 3843 05c4 D3ED1A7A 		vldr.32	s15, [r3, #104]
 3844              		.loc 14 179 37
 3845 05c8 9FED237A 		vldr.32	s14, .L159+16
 3846 05cc 77EE877A 		vadd.f32	s15, s15, s14
 3847              		.loc 14 179 13
 3848 05d0 7B68     		ldr	r3, [r7, #4]
 3849 05d2 C3ED1A7A 		vstr.32	s15, [r3, #104]
 3850              	.L141:
 180:Inc/model_bldc.h **** 
 181:Inc/model_bldc.h **** 	p->tetaR = p->tetaRM * p->pp;
 3851              		.loc 14 181 14
 3852 05d6 7B68     		ldr	r3, [r7, #4]
 3853 05d8 93ED1A7A 		vldr.32	s14, [r3, #104]
 3854              		.loc 14 181 26
 3855 05dc 7B68     		ldr	r3, [r7, #4]
 3856 05de D3ED187A 		vldr.32	s15, [r3, #96]
 3857              		.loc 14 181 23
 3858 05e2 67EE277A 		vmul.f32	s15, s14, s15
 3859              		.loc 14 181 11
 3860 05e6 7B68     		ldr	r3, [r7, #4]
 3861 05e8 C3ED197A 		vstr.32	s15, [r3, #100]
 182:Inc/model_bldc.h **** 	if (p->tetaR > MOTOR_MODEL_PI)	 // 0..2
 3862              		.loc 14 182 7
 3863 05ec 7B68     		ldr	r3, [r7, #4]
 3864 05ee D3ED197A 		vldr.32	s15, [r3, #100]
 3865              		.loc 14 182 5
 3866 05f2 9FED167A 		vldr.32	s14, .L159+4
 3867 05f6 F4EEC77A 		vcmpe.f32	s15, s14
 3868 05fa F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3869 05fe 09DD     		ble	.L143
 183:Inc/model_bldc.h **** 		p->tetaR = -2.0f * MOTOR_MODEL_PI - p->tetaR;
 3870              		.loc 14 183 40
 3871 0600 7B68     		ldr	r3, [r7, #4]
 3872 0602 D3ED197A 		vldr.32	s15, [r3, #100]
 3873              		.loc 14 183 37
 3874 0606 9FED127A 		vldr.32	s14, .L159+8
 3875 060a 77EE677A 		vsub.f32	s15, s14, s15
 3876              		.loc 14 183 12
 3877 060e 7B68     		ldr	r3, [r7, #4]
 3878 0610 C3ED197A 		vstr.32	s15, [r3, #100]
 3879              	.L143:
 184:Inc/model_bldc.h **** 	if (p->tetaR < -MOTOR_MODEL_PI)
 3880              		.loc 14 184 7
 3881 0614 7B68     		ldr	r3, [r7, #4]
 3882 0616 D3ED197A 		vldr.32	s15, [r3, #100]
 3883              		.loc 14 184 5
 3884 061a 9FED0E7A 		vldr.32	s14, .L159+12
 3885 061e F4EEC77A 		vcmpe.f32	s15, s14
 3886 0622 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3887 0626 00D4     		bmi	.L154
 185:Inc/model_bldc.h **** 		p->tetaR = 2.0f * MOTOR_MODEL_PI + p->tetaR;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 558


 186:Inc/model_bldc.h **** }
 3888              		.loc 14 186 1
 3889 0628 09E0     		b	.L155
 3890              	.L154:
 185:Inc/model_bldc.h **** 		p->tetaR = 2.0f * MOTOR_MODEL_PI + p->tetaR;
 3891              		.loc 14 185 39
 3892 062a 7B68     		ldr	r3, [r7, #4]
 3893 062c D3ED197A 		vldr.32	s15, [r3, #100]
 185:Inc/model_bldc.h **** 		p->tetaR = 2.0f * MOTOR_MODEL_PI + p->tetaR;
 3894              		.loc 14 185 36
 3895 0630 9FED097A 		vldr.32	s14, .L159+16
 3896 0634 77EE877A 		vadd.f32	s15, s15, s14
 185:Inc/model_bldc.h **** 		p->tetaR = 2.0f * MOTOR_MODEL_PI + p->tetaR;
 3897              		.loc 14 185 12
 3898 0638 7B68     		ldr	r3, [r7, #4]
 3899 063a C3ED197A 		vstr.32	s15, [r3, #100]
 3900              	.L155:
 3901              		.loc 14 186 1
 3902 063e 00BF     		nop
 3903 0640 1437     		adds	r7, r7, #20
 3904              	.LCFI237:
 3905              		.cfi_def_cfa_offset 12
 3906 0642 BD46     		mov	sp, r7
 3907              	.LCFI238:
 3908              		.cfi_def_cfa_register 13
 3909              		@ sp needed
 3910 0644 90BD     		pop	{r4, r7, pc}
 3911              	.L160:
 3912 0646 00BF     		.align	3
 3913              	.L159:
 3914 0648 D7B35D3F 		.word	1063105495
 3915 064c DA0F4940 		.word	1078530010
 3916 0650 DA0FC9C0 		.word	-1060565030
 3917 0654 DA0F49C0 		.word	-1068953638
 3918 0658 DA0FC940 		.word	1086918618
 3919 065c 529D0E64 		.word	1678679378
 3920 0660 3D192340 		.word	1076042045
 3921              		.cfi_endproc
 3922              	.LFE1973:
 3924              		.section	.text.bldcpwm_update,"ax",%progbits
 3925              		.align	1
 3926              		.syntax unified
 3927              		.thumb
 3928              		.thumb_func
 3929              		.fpu fpv4-sp-d16
 3931              	bldcpwm_update:
 3932              	.LFB1974:
 3933              		.file 15 "Inc/bldcpwm.h"
   1:Inc/bldcpwm.h **** /* =================================================================================
   2:Inc/bldcpwm.h **** File name:        BLDCPWM.H                  
   3:Inc/bldcpwm.h ****                     
   4:Inc/bldcpwm.h **** Description: 
   5:Inc/bldcpwm.h **** Hardware-dependent PWM macro with BLDC motor commutation logic
   6:Inc/bldcpwm.h **** for STM32G474 (HRTIM1)
   7:Inc/bldcpwm.h **** 
   8:Inc/bldcpwm.h **** Config (#define PWM_METHOD):
   9:Inc/bldcpwm.h **** Switching mode 1: terminal 1 - disable
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 559


  10:Inc/bldcpwm.h ****                   terminal 2 - PWM
  11:Inc/bldcpwm.h ****                   terminal 3 - PWM
  12:Inc/bldcpwm.h **** 
  13:Inc/bldcpwm.h **** Switching mode 2: terminal 1 - disable
  14:Inc/bldcpwm.h ****                   terminal 2 - PWM
  15:Inc/bldcpwm.h ****                   terminal 3 - force low side
  16:Inc/bldcpwm.h **** =====================================================================================
  17:Inc/bldcpwm.h ****  
  18:Inc/bldcpwm.h **** ------------------------------------------------------------------------------*/
  19:Inc/bldcpwm.h **** #ifndef __BLDCPWM_H__
  20:Inc/bldcpwm.h **** #define __BLDCPWM_H__
  21:Inc/bldcpwm.h **** //------------------------------------------------
  22:Inc/bldcpwm.h **** // Configure driver in this section:
  23:Inc/bldcpwm.h **** #define PWM_METHOD 1
  24:Inc/bldcpwm.h **** 
  25:Inc/bldcpwm.h **** #define AH (LL_HRTIM_OUTPUT_TA1)
  26:Inc/bldcpwm.h **** #define AL (LL_HRTIM_OUTPUT_TA2)
  27:Inc/bldcpwm.h **** #define BH (LL_HRTIM_OUTPUT_TC1)
  28:Inc/bldcpwm.h **** #define BL (LL_HRTIM_OUTPUT_TC2)
  29:Inc/bldcpwm.h **** #define CH (LL_HRTIM_OUTPUT_TD1)
  30:Inc/bldcpwm.h **** #define CL (LL_HRTIM_OUTPUT_TD2)
  31:Inc/bldcpwm.h **** 
  32:Inc/bldcpwm.h **** #if (PWM_METHOD == 1)
  33:Inc/bldcpwm.h **** static inline void bldcpwm_update(uint32_t halfPwmPeriod, uint32_t duty, uint32_t sector)
  34:Inc/bldcpwm.h **** {                                                                            
 3934              		.loc 15 34 1
 3935              		.cfi_startproc
 3936              		@ args = 0, pretend = 0, frame = 16
 3937              		@ frame_needed = 1, uses_anonymous_args = 0
 3938 0000 80B5     		push	{r7, lr}
 3939              	.LCFI239:
 3940              		.cfi_def_cfa_offset 8
 3941              		.cfi_offset 7, -8
 3942              		.cfi_offset 14, -4
 3943 0002 84B0     		sub	sp, sp, #16
 3944              	.LCFI240:
 3945              		.cfi_def_cfa_offset 24
 3946 0004 00AF     		add	r7, sp, #0
 3947              	.LCFI241:
 3948              		.cfi_def_cfa_register 7
 3949 0006 F860     		str	r0, [r7, #12]
 3950 0008 B960     		str	r1, [r7, #8]
 3951 000a 7A60     		str	r2, [r7, #4]
  35:Inc/bldcpwm.h **** switch (sector)                                                                                   
 3952              		.loc 15 35 1
 3953 000c 7B68     		ldr	r3, [r7, #4]
 3954 000e 052B     		cmp	r3, #5
 3955 0010 00F2B280 		bhi	.L171
 3956 0014 01A2     		adr	r2, .L164
 3957 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3958 001a 00BF     		.p2align 2
 3959              	.L164:
 3960 001c 35000000 		.word	.L169+1
 3961 0020 6B000000 		.word	.L168+1
 3962 0024 A1000000 		.word	.L167+1
 3963 0028 D7000000 		.word	.L166+1
 3964 002c 0D010000 		.word	.L165+1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 560


 3965 0030 43010000 		.word	.L163+1
 3966              		.p2align 1
 3967              	.L169:
  36:Inc/bldcpwm.h ****     {                                                                                              
  37:Inc/bldcpwm.h ****     case 0:                                                                                        
  38:Inc/bldcpwm.h ****       /* State s1: current flows to motor windings from phase A->B, de-energized phase = C */      
  39:Inc/bldcpwm.h ****       LL_HRTIM_DisableOutput(HRTIM1, CH | CL);                                                   
 3968              		.loc 15 39 7
 3969 0034 C021     		movs	r1, #192
 3970 0036 5348     		ldr	r0, .L172
 3971 0038 FFF7FEFF 		bl	LL_HRTIM_DisableOutput
  40:Inc/bldcpwm.h ****       LL_HRTIM_EnableOutput(HRTIM1, AH | AL | BH | BL);                                       
 3972              		.loc 15 40 7
 3973 003c 3321     		movs	r1, #51
 3974 003e 5148     		ldr	r0, .L172
 3975 0040 FFF7FEFF 		bl	LL_HRTIM_EnableOutput
  41:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, halfPwmPeriod + duty);                    
 3976              		.loc 15 41 7
 3977 0044 FA68     		ldr	r2, [r7, #12]
 3978 0046 BB68     		ldr	r3, [r7, #8]
 3979 0048 1344     		add	r3, r3, r2
 3980 004a 1A46     		mov	r2, r3
 3981 004c 4FF40031 		mov	r1, #131072
 3982 0050 4C48     		ldr	r0, .L172
 3983 0052 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  42:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, halfPwmPeriod - duty);                    
 3984              		.loc 15 42 7
 3985 0056 FA68     		ldr	r2, [r7, #12]
 3986 0058 BB68     		ldr	r3, [r7, #8]
 3987 005a D31A     		subs	r3, r2, r3
 3988 005c 1A46     		mov	r2, r3
 3989 005e 4FF40021 		mov	r1, #524288
 3990 0062 4848     		ldr	r0, .L172
 3991 0064 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  43:Inc/bldcpwm.h ****       break;                                                                                       
 3992              		.loc 15 43 7
 3993 0068 87E0     		b	.L170
 3994              	.L168:
  44:Inc/bldcpwm.h ****     case 1:                                                                                        
  45:Inc/bldcpwm.h ****       /* State s2: current flows to motor windings from phase A->C, de-energized phase = B */      
  46:Inc/bldcpwm.h ****       LL_HRTIM_DisableOutput(HRTIM1, BH | BL);                                                   
 3995              		.loc 15 46 7
 3996 006a 3021     		movs	r1, #48
 3997 006c 4548     		ldr	r0, .L172
 3998 006e FFF7FEFF 		bl	LL_HRTIM_DisableOutput
  47:Inc/bldcpwm.h ****       LL_HRTIM_EnableOutput(HRTIM1, AH | AL | CH | CL);                                       
 3999              		.loc 15 47 7
 4000 0072 C321     		movs	r1, #195
 4001 0074 4348     		ldr	r0, .L172
 4002 0076 FFF7FEFF 		bl	LL_HRTIM_EnableOutput
  48:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, halfPwmPeriod + duty);                    
 4003              		.loc 15 48 7
 4004 007a FA68     		ldr	r2, [r7, #12]
 4005 007c BB68     		ldr	r3, [r7, #8]
 4006 007e 1344     		add	r3, r3, r2
 4007 0080 1A46     		mov	r2, r3
 4008 0082 4FF40031 		mov	r1, #131072
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 561


 4009 0086 3F48     		ldr	r0, .L172
 4010 0088 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  49:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, halfPwmPeriod - duty);                    
 4011              		.loc 15 49 7
 4012 008c FA68     		ldr	r2, [r7, #12]
 4013 008e BB68     		ldr	r3, [r7, #8]
 4014 0090 D31A     		subs	r3, r2, r3
 4015 0092 1A46     		mov	r2, r3
 4016 0094 4FF48011 		mov	r1, #1048576
 4017 0098 3A48     		ldr	r0, .L172
 4018 009a FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  50:Inc/bldcpwm.h ****       break;                                                                                       
 4019              		.loc 15 50 7
 4020 009e 6CE0     		b	.L170
 4021              	.L167:
  51:Inc/bldcpwm.h ****     case 2:                                                                                        
  52:Inc/bldcpwm.h ****       /* State s3: current flows to motor windings from phase B->C, de-energized phase = A */      
  53:Inc/bldcpwm.h ****       LL_HRTIM_DisableOutput(HRTIM1, AH | AL);                                                   
 4022              		.loc 15 53 7
 4023 00a0 0321     		movs	r1, #3
 4024 00a2 3848     		ldr	r0, .L172
 4025 00a4 FFF7FEFF 		bl	LL_HRTIM_DisableOutput
  54:Inc/bldcpwm.h ****       LL_HRTIM_EnableOutput(HRTIM1, BH | BL | CH | CL);                                            
 4026              		.loc 15 54 7
 4027 00a8 F021     		movs	r1, #240
 4028 00aa 3648     		ldr	r0, .L172
 4029 00ac FFF7FEFF 		bl	LL_HRTIM_EnableOutput
  55:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, halfPwmPeriod + duty);                    
 4030              		.loc 15 55 7
 4031 00b0 FA68     		ldr	r2, [r7, #12]
 4032 00b2 BB68     		ldr	r3, [r7, #8]
 4033 00b4 1344     		add	r3, r3, r2
 4034 00b6 1A46     		mov	r2, r3
 4035 00b8 4FF40021 		mov	r1, #524288
 4036 00bc 3148     		ldr	r0, .L172
 4037 00be FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  56:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, halfPwmPeriod - duty);                    
 4038              		.loc 15 56 7
 4039 00c2 FA68     		ldr	r2, [r7, #12]
 4040 00c4 BB68     		ldr	r3, [r7, #8]
 4041 00c6 D31A     		subs	r3, r2, r3
 4042 00c8 1A46     		mov	r2, r3
 4043 00ca 4FF48011 		mov	r1, #1048576
 4044 00ce 2D48     		ldr	r0, .L172
 4045 00d0 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  57:Inc/bldcpwm.h ****       break;                                                                                       
 4046              		.loc 15 57 7
 4047 00d4 51E0     		b	.L170
 4048              	.L166:
  58:Inc/bldcpwm.h ****     case 3:                                                                                        
  59:Inc/bldcpwm.h ****       /* State s4: current flows to motor windings from phase B->A, de-energized phase = C */      
  60:Inc/bldcpwm.h ****       LL_HRTIM_DisableOutput(HRTIM1, CH | CL);                                                   
 4049              		.loc 15 60 7
 4050 00d6 C021     		movs	r1, #192
 4051 00d8 2A48     		ldr	r0, .L172
 4052 00da FFF7FEFF 		bl	LL_HRTIM_DisableOutput
  61:Inc/bldcpwm.h ****       LL_HRTIM_EnableOutput(HRTIM1, BH | BL | AH | AL);                                       
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 562


 4053              		.loc 15 61 7
 4054 00de 3321     		movs	r1, #51
 4055 00e0 2848     		ldr	r0, .L172
 4056 00e2 FFF7FEFF 		bl	LL_HRTIM_EnableOutput
  62:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, halfPwmPeriod - duty);                    
 4057              		.loc 15 62 7
 4058 00e6 FA68     		ldr	r2, [r7, #12]
 4059 00e8 BB68     		ldr	r3, [r7, #8]
 4060 00ea D31A     		subs	r3, r2, r3
 4061 00ec 1A46     		mov	r2, r3
 4062 00ee 4FF40031 		mov	r1, #131072
 4063 00f2 2448     		ldr	r0, .L172
 4064 00f4 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  63:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, halfPwmPeriod + duty);                    
 4065              		.loc 15 63 7
 4066 00f8 FA68     		ldr	r2, [r7, #12]
 4067 00fa BB68     		ldr	r3, [r7, #8]
 4068 00fc 1344     		add	r3, r3, r2
 4069 00fe 1A46     		mov	r2, r3
 4070 0100 4FF40021 		mov	r1, #524288
 4071 0104 1F48     		ldr	r0, .L172
 4072 0106 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  64:Inc/bldcpwm.h ****       break;                                                                                       
 4073              		.loc 15 64 7
 4074 010a 36E0     		b	.L170
 4075              	.L165:
  65:Inc/bldcpwm.h ****     case 4:                                                                                        
  66:Inc/bldcpwm.h ****       /* State s5: current flows to motor windings from phase C->A, de-energized phase = B */      
  67:Inc/bldcpwm.h ****       LL_HRTIM_DisableOutput(HRTIM1, BH | BL);                                                   
 4076              		.loc 15 67 7
 4077 010c 3021     		movs	r1, #48
 4078 010e 1D48     		ldr	r0, .L172
 4079 0110 FFF7FEFF 		bl	LL_HRTIM_DisableOutput
  68:Inc/bldcpwm.h ****       LL_HRTIM_EnableOutput(HRTIM1, CH | CL | AH | AL);                                       
 4080              		.loc 15 68 7
 4081 0114 C321     		movs	r1, #195
 4082 0116 1B48     		ldr	r0, .L172
 4083 0118 FFF7FEFF 		bl	LL_HRTIM_EnableOutput
  69:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, halfPwmPeriod - duty);                    
 4084              		.loc 15 69 7
 4085 011c FA68     		ldr	r2, [r7, #12]
 4086 011e BB68     		ldr	r3, [r7, #8]
 4087 0120 D31A     		subs	r3, r2, r3
 4088 0122 1A46     		mov	r2, r3
 4089 0124 4FF40031 		mov	r1, #131072
 4090 0128 1648     		ldr	r0, .L172
 4091 012a FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  70:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, halfPwmPeriod + duty);                    
 4092              		.loc 15 70 7
 4093 012e FA68     		ldr	r2, [r7, #12]
 4094 0130 BB68     		ldr	r3, [r7, #8]
 4095 0132 1344     		add	r3, r3, r2
 4096 0134 1A46     		mov	r2, r3
 4097 0136 4FF48011 		mov	r1, #1048576
 4098 013a 1248     		ldr	r0, .L172
 4099 013c FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  71:Inc/bldcpwm.h ****       break;                                                                                       
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 563


 4100              		.loc 15 71 7
 4101 0140 1BE0     		b	.L170
 4102              	.L163:
  72:Inc/bldcpwm.h ****     case 5:                                                                                        
  73:Inc/bldcpwm.h ****       /* State s6: current flows to motor windings from phase C->B, de-energized phase = A */      
  74:Inc/bldcpwm.h ****       LL_HRTIM_DisableOutput(HRTIM1, AH | AL);                                                   
 4103              		.loc 15 74 7
 4104 0142 0321     		movs	r1, #3
 4105 0144 0F48     		ldr	r0, .L172
 4106 0146 FFF7FEFF 		bl	LL_HRTIM_DisableOutput
  75:Inc/bldcpwm.h ****       LL_HRTIM_EnableOutput(HRTIM1, CH | CL | BH | BL);                                            
 4107              		.loc 15 75 7
 4108 014a F021     		movs	r1, #240
 4109 014c 0D48     		ldr	r0, .L172
 4110 014e FFF7FEFF 		bl	LL_HRTIM_EnableOutput
  76:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, halfPwmPeriod - duty);                    
 4111              		.loc 15 76 7
 4112 0152 FA68     		ldr	r2, [r7, #12]
 4113 0154 BB68     		ldr	r3, [r7, #8]
 4114 0156 D31A     		subs	r3, r2, r3
 4115 0158 1A46     		mov	r2, r3
 4116 015a 4FF40021 		mov	r1, #524288
 4117 015e 0948     		ldr	r0, .L172
 4118 0160 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  77:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, halfPwmPeriod + duty);                    
 4119              		.loc 15 77 7
 4120 0164 FA68     		ldr	r2, [r7, #12]
 4121 0166 BB68     		ldr	r3, [r7, #8]
 4122 0168 1344     		add	r3, r3, r2
 4123 016a 1A46     		mov	r2, r3
 4124 016c 4FF48011 		mov	r1, #1048576
 4125 0170 0448     		ldr	r0, .L172
 4126 0172 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  78:Inc/bldcpwm.h ****       break;                                                                                       
 4127              		.loc 15 78 7
 4128 0176 00E0     		b	.L170
 4129              	.L171:
  79:Inc/bldcpwm.h ****     default:                                                                                       
  80:Inc/bldcpwm.h ****       break;                                                                                       
 4130              		.loc 15 80 7
 4131 0178 00BF     		nop
 4132              	.L170:
  81:Inc/bldcpwm.h ****     }
  82:Inc/bldcpwm.h **** }
 4133              		.loc 15 82 1
 4134 017a 00BF     		nop
 4135 017c 1037     		adds	r7, r7, #16
 4136              	.LCFI242:
 4137              		.cfi_def_cfa_offset 8
 4138 017e BD46     		mov	sp, r7
 4139              	.LCFI243:
 4140              		.cfi_def_cfa_register 13
 4141              		@ sp needed
 4142 0180 80BD     		pop	{r7, pc}
 4143              	.L173:
 4144 0182 00BF     		.align	2
 4145              	.L172:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 564


 4146 0184 00680140 		.word	1073833984
 4147              		.cfi_endproc
 4148              	.LFE1974:
 4150              		.section	.text.Svgen_calc,"ax",%progbits
 4151              		.align	1
 4152              		.syntax unified
 4153              		.thumb
 4154              		.thumb_func
 4155              		.fpu fpv4-sp-d16
 4157              	Svgen_calc:
 4158              	.LFB1975:
 4159              		.file 16 "Inc/foc.h"
   1:Inc/foc.h     **** /**
   2:Inc/foc.h     ****  ***********************************************************************
   3:Inc/foc.h     ****  * File name: foc.h
   4:Inc/foc.h     ****  * Discription: Implementation math library for BLDC/PMSM
   5:Inc/foc.h     ****  *  field-oriented control.
   6:Inc/foc.h     ****  * Cast exmpl: bldc1.pi_id.Ref = 1.0f;
   7:Inc/foc.h     ****  *             bldc1.calc.pi_reg(&bldc1.pi_id); 
   8:Inc/foc.h     ****  *  */
   9:Inc/foc.h     **** 
  10:Inc/foc.h     **** #ifndef FOC_H
  11:Inc/foc.h     **** #define FOC_H
  12:Inc/foc.h     **** 
  13:Inc/foc.h     **** #define FOC_TS 1.0f / 20000.0f // Calc frequency
  14:Inc/foc.h     **** 
  15:Inc/foc.h     **** #define SQRT3_DIV2 0.8660254f
  16:Inc/foc.h     **** #define SAT(A, Pos, Neg) (((A) > (Pos)) ? (Pos) : (((A) < (Neg)) ? (Neg) : (A)))
  17:Inc/foc.h     **** 
  18:Inc/foc.h     **** /*********************************************************************
  19:Inc/foc.h     ****  * Space-vector PWM generator.
  20:Inc/foc.h     ****  * Input: usa, usb - voltages in alpha/beta reference frame
  21:Inc/foc.h     ****  * Output: Ta, Tb, Tc - switching functions for half-bridges
  22:Inc/foc.h     ****  ****************************************************************** */
  23:Inc/foc.h     **** struct svgen_s
  24:Inc/foc.h     **** {
  25:Inc/foc.h     ****     float usa, usb;    // Input: reference voltages alfa-beta ref.frame
  26:Inc/foc.h     ****     float Ta;          // Output: reference phase-a switching function
  27:Inc/foc.h     ****     float Tb;          // Output: reference phase-b switching function
  28:Inc/foc.h     ****     float Tc;          // Output: reference phase-c switching function
  29:Inc/foc.h     ****     float tmp1;        // Variable: temp variable
  30:Inc/foc.h     ****     float tmp2;        // Variable: temp variable
  31:Inc/foc.h     ****     float tmp3;        // Variable: temp variable
  32:Inc/foc.h     ****     uint8_t VecSector; // Variable: Space vector sector
  33:Inc/foc.h     **** };
  34:Inc/foc.h     **** typedef volatile struct svgen_s svgen_t;
  35:Inc/foc.h     **** #define SVGEN_DEFAULTS  \
  36:Inc/foc.h     ****     {                   \
  37:Inc/foc.h     ****         0, 0, 0, 0,     \
  38:Inc/foc.h     ****             0, 0, 0, 0, \
  39:Inc/foc.h     ****     }
  40:Inc/foc.h     **** 
  41:Inc/foc.h     **** static inline void Svgen_calc(svgen_t *p)
  42:Inc/foc.h     **** {
 4160              		.loc 16 42 1
 4161              		.cfi_startproc
 4162              		@ args = 0, pretend = 0, frame = 8
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 565


 4163              		@ frame_needed = 1, uses_anonymous_args = 0
 4164              		@ link register save eliminated.
 4165 0000 80B4     		push	{r7}
 4166              	.LCFI244:
 4167              		.cfi_def_cfa_offset 4
 4168              		.cfi_offset 7, -4
 4169 0002 83B0     		sub	sp, sp, #12
 4170              	.LCFI245:
 4171              		.cfi_def_cfa_offset 16
 4172 0004 00AF     		add	r7, sp, #0
 4173              	.LCFI246:
 4174              		.cfi_def_cfa_register 7
 4175 0006 7860     		str	r0, [r7, #4]
  43:Inc/foc.h     ****     p->tmp1 = p->usb;
 4176              		.loc 16 43 16
 4177 0008 7B68     		ldr	r3, [r7, #4]
 4178 000a 5A68     		ldr	r2, [r3, #4]	@ float
 4179              		.loc 16 43 13
 4180 000c 7B68     		ldr	r3, [r7, #4]
 4181 000e 5A61     		str	r2, [r3, #20]	@ float
  44:Inc/foc.h     ****     p->tmp2 = p->usb * 0.5f + p->usa * SQRT3_DIV2;
 4182              		.loc 16 44 16
 4183 0010 7B68     		ldr	r3, [r7, #4]
 4184 0012 D3ED017A 		vldr.32	s15, [r3, #4]
 4185              		.loc 16 44 22
 4186 0016 B6EE007A 		vmov.f32	s14, #5.0e-1
 4187 001a 27EE877A 		vmul.f32	s14, s15, s14
 4188              		.loc 16 44 32
 4189 001e 7B68     		ldr	r3, [r7, #4]
 4190 0020 D3ED007A 		vldr.32	s15, [r3]
 4191              		.loc 16 44 38
 4192 0024 DFED606A 		vldr.32	s13, .L195
 4193 0028 67EEA67A 		vmul.f32	s15, s15, s13
 4194              		.loc 16 44 29
 4195 002c 77EE277A 		vadd.f32	s15, s14, s15
 4196              		.loc 16 44 13
 4197 0030 7B68     		ldr	r3, [r7, #4]
 4198 0032 C3ED067A 		vstr.32	s15, [r3, #24]
  45:Inc/foc.h     ****     p->tmp3 = p->tmp2 - p->tmp1;
 4199              		.loc 16 45 16
 4200 0036 7B68     		ldr	r3, [r7, #4]
 4201 0038 93ED067A 		vldr.32	s14, [r3, #24]
 4202              		.loc 16 45 26
 4203 003c 7B68     		ldr	r3, [r7, #4]
 4204 003e D3ED057A 		vldr.32	s15, [r3, #20]
 4205              		.loc 16 45 23
 4206 0042 77EE677A 		vsub.f32	s15, s14, s15
 4207              		.loc 16 45 13
 4208 0046 7B68     		ldr	r3, [r7, #4]
 4209 0048 C3ED077A 		vstr.32	s15, [r3, #28]
  46:Inc/foc.h     **** 
  47:Inc/foc.h     ****     p->VecSector = 3;
 4210              		.loc 16 47 18
 4211 004c 7B68     		ldr	r3, [r7, #4]
 4212 004e 0322     		movs	r2, #3
 4213 0050 83F82020 		strb	r2, [r3, #32]
  48:Inc/foc.h     ****     p->VecSector = (p->tmp2 > 0) ? (p->VecSector - 1) : p->VecSector;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 566


 4214              		.loc 16 48 22
 4215 0054 7B68     		ldr	r3, [r7, #4]
 4216 0056 D3ED067A 		vldr.32	s15, [r3, #24]
 4217              		.loc 16 48 18
 4218 005a F5EEC07A 		vcmpe.f32	s15, #0
 4219 005e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4220 0062 06DD     		ble	.L192
 4221              		.loc 16 48 38 discriminator 1
 4222 0064 7B68     		ldr	r3, [r7, #4]
 4223 0066 93F82030 		ldrb	r3, [r3, #32]
 4224 006a DBB2     		uxtb	r3, r3
 4225              		.loc 16 48 18 discriminator 1
 4226 006c 013B     		subs	r3, r3, #1
 4227 006e DBB2     		uxtb	r3, r3
 4228 0070 03E0     		b	.L177
 4229              	.L192:
 4230              		.loc 16 48 18 is_stmt 0 discriminator 2
 4231 0072 7B68     		ldr	r3, [r7, #4]
 4232 0074 93F82030 		ldrb	r3, [r3, #32]
 4233 0078 DBB2     		uxtb	r3, r3
 4234              	.L177:
 4235              		.loc 16 48 18 discriminator 4
 4236 007a 7A68     		ldr	r2, [r7, #4]
 4237 007c 82F82030 		strb	r3, [r2, #32]
  49:Inc/foc.h     ****     p->VecSector = (p->tmp3 > 0) ? (p->VecSector - 1) : p->VecSector;
 4238              		.loc 16 49 22 is_stmt 1 discriminator 4
 4239 0080 7B68     		ldr	r3, [r7, #4]
 4240 0082 D3ED077A 		vldr.32	s15, [r3, #28]
 4241              		.loc 16 49 18 discriminator 4
 4242 0086 F5EEC07A 		vcmpe.f32	s15, #0
 4243 008a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4244 008e 06DD     		ble	.L193
 4245              		.loc 16 49 38 discriminator 1
 4246 0090 7B68     		ldr	r3, [r7, #4]
 4247 0092 93F82030 		ldrb	r3, [r3, #32]
 4248 0096 DBB2     		uxtb	r3, r3
 4249              		.loc 16 49 18 discriminator 1
 4250 0098 013B     		subs	r3, r3, #1
 4251 009a DBB2     		uxtb	r3, r3
 4252 009c 03E0     		b	.L180
 4253              	.L193:
 4254              		.loc 16 49 18 is_stmt 0 discriminator 2
 4255 009e 7B68     		ldr	r3, [r7, #4]
 4256 00a0 93F82030 		ldrb	r3, [r3, #32]
 4257 00a4 DBB2     		uxtb	r3, r3
 4258              	.L180:
 4259              		.loc 16 49 18 discriminator 4
 4260 00a6 7A68     		ldr	r2, [r7, #4]
 4261 00a8 82F82030 		strb	r3, [r2, #32]
  50:Inc/foc.h     ****     p->VecSector = (p->tmp1 < 0) ? (7 - p->VecSector) : p->VecSector;
 4262              		.loc 16 50 22 is_stmt 1 discriminator 4
 4263 00ac 7B68     		ldr	r3, [r7, #4]
 4264 00ae D3ED057A 		vldr.32	s15, [r3, #20]
 4265              		.loc 16 50 18 discriminator 4
 4266 00b2 F5EEC07A 		vcmpe.f32	s15, #0
 4267 00b6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4268 00ba 07D5     		bpl	.L194
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 567


 4269              		.loc 16 50 42 discriminator 1
 4270 00bc 7B68     		ldr	r3, [r7, #4]
 4271 00be 93F82030 		ldrb	r3, [r3, #32]
 4272 00c2 DBB2     		uxtb	r3, r3
 4273              		.loc 16 50 18 discriminator 1
 4274 00c4 C3F10703 		rsb	r3, r3, #7
 4275 00c8 DBB2     		uxtb	r3, r3
 4276 00ca 03E0     		b	.L183
 4277              	.L194:
 4278              		.loc 16 50 18 is_stmt 0 discriminator 2
 4279 00cc 7B68     		ldr	r3, [r7, #4]
 4280 00ce 93F82030 		ldrb	r3, [r3, #32]
 4281 00d2 DBB2     		uxtb	r3, r3
 4282              	.L183:
 4283              		.loc 16 50 18 discriminator 4
 4284 00d4 7A68     		ldr	r2, [r7, #4]
 4285 00d6 82F82030 		strb	r3, [r2, #32]
  51:Inc/foc.h     **** 
  52:Inc/foc.h     ****     if (p->VecSector == 1 || p->VecSector == 4)
 4286              		.loc 16 52 10 is_stmt 1 discriminator 4
 4287 00da 7B68     		ldr	r3, [r7, #4]
 4288 00dc 93F82030 		ldrb	r3, [r3, #32]
 4289 00e0 DBB2     		uxtb	r3, r3
 4290              		.loc 16 52 8 discriminator 4
 4291 00e2 012B     		cmp	r3, #1
 4292 00e4 05D0     		beq	.L184
 4293              		.loc 16 52 31 discriminator 1
 4294 00e6 7B68     		ldr	r3, [r7, #4]
 4295 00e8 93F82030 		ldrb	r3, [r3, #32]
 4296 00ec DBB2     		uxtb	r3, r3
 4297              		.loc 16 52 27 discriminator 1
 4298 00ee 042B     		cmp	r3, #4
 4299 00f0 17D1     		bne	.L185
 4300              	.L184:
  53:Inc/foc.h     ****     {
  54:Inc/foc.h     ****         p->Ta = p->tmp2;
 4301              		.loc 16 54 18
 4302 00f2 7B68     		ldr	r3, [r7, #4]
 4303 00f4 9A69     		ldr	r2, [r3, #24]	@ float
 4304              		.loc 16 54 15
 4305 00f6 7B68     		ldr	r3, [r7, #4]
 4306 00f8 9A60     		str	r2, [r3, #8]	@ float
  55:Inc/foc.h     ****         p->Tb = p->tmp1 - p->tmp3;
 4307              		.loc 16 55 18
 4308 00fa 7B68     		ldr	r3, [r7, #4]
 4309 00fc 93ED057A 		vldr.32	s14, [r3, #20]
 4310              		.loc 16 55 28
 4311 0100 7B68     		ldr	r3, [r7, #4]
 4312 0102 D3ED077A 		vldr.32	s15, [r3, #28]
 4313              		.loc 16 55 25
 4314 0106 77EE677A 		vsub.f32	s15, s14, s15
 4315              		.loc 16 55 15
 4316 010a 7B68     		ldr	r3, [r7, #4]
 4317 010c C3ED037A 		vstr.32	s15, [r3, #12]
  56:Inc/foc.h     ****         p->Tc = -p->tmp2;
 4318              		.loc 16 56 19
 4319 0110 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 568


 4320 0112 D3ED067A 		vldr.32	s15, [r3, #24]
 4321              		.loc 16 56 17
 4322 0116 F1EE677A 		vneg.f32	s15, s15
 4323              		.loc 16 56 15
 4324 011a 7B68     		ldr	r3, [r7, #4]
 4325 011c C3ED047A 		vstr.32	s15, [r3, #16]
 4326 0120 3CE0     		b	.L186
 4327              	.L185:
  57:Inc/foc.h     ****     }
  58:Inc/foc.h     **** 
  59:Inc/foc.h     ****     else if (p->VecSector == 2 || p->VecSector == 5)
 4328              		.loc 16 59 15
 4329 0122 7B68     		ldr	r3, [r7, #4]
 4330 0124 93F82030 		ldrb	r3, [r3, #32]
 4331 0128 DBB2     		uxtb	r3, r3
 4332              		.loc 16 59 13
 4333 012a 022B     		cmp	r3, #2
 4334 012c 05D0     		beq	.L187
 4335              		.loc 16 59 36 discriminator 1
 4336 012e 7B68     		ldr	r3, [r7, #4]
 4337 0130 93F82030 		ldrb	r3, [r3, #32]
 4338 0134 DBB2     		uxtb	r3, r3
 4339              		.loc 16 59 32 discriminator 1
 4340 0136 052B     		cmp	r3, #5
 4341 0138 17D1     		bne	.L188
 4342              	.L187:
  60:Inc/foc.h     ****     {
  61:Inc/foc.h     ****         p->Ta = p->tmp3 + p->tmp2;
 4343              		.loc 16 61 18
 4344 013a 7B68     		ldr	r3, [r7, #4]
 4345 013c 93ED077A 		vldr.32	s14, [r3, #28]
 4346              		.loc 16 61 28
 4347 0140 7B68     		ldr	r3, [r7, #4]
 4348 0142 D3ED067A 		vldr.32	s15, [r3, #24]
 4349              		.loc 16 61 25
 4350 0146 77EE277A 		vadd.f32	s15, s14, s15
 4351              		.loc 16 61 15
 4352 014a 7B68     		ldr	r3, [r7, #4]
 4353 014c C3ED027A 		vstr.32	s15, [r3, #8]
  62:Inc/foc.h     ****         p->Tb = p->tmp1;
 4354              		.loc 16 62 18
 4355 0150 7B68     		ldr	r3, [r7, #4]
 4356 0152 5A69     		ldr	r2, [r3, #20]	@ float
 4357              		.loc 16 62 15
 4358 0154 7B68     		ldr	r3, [r7, #4]
 4359 0156 DA60     		str	r2, [r3, #12]	@ float
  63:Inc/foc.h     ****         p->Tc = -p->tmp1;
 4360              		.loc 16 63 19
 4361 0158 7B68     		ldr	r3, [r7, #4]
 4362 015a D3ED057A 		vldr.32	s15, [r3, #20]
 4363              		.loc 16 63 17
 4364 015e F1EE677A 		vneg.f32	s15, s15
 4365              		.loc 16 63 15
 4366 0162 7B68     		ldr	r3, [r7, #4]
 4367 0164 C3ED047A 		vstr.32	s15, [r3, #16]
 4368 0168 18E0     		b	.L186
 4369              	.L188:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 569


  64:Inc/foc.h     ****     }
  65:Inc/foc.h     **** 
  66:Inc/foc.h     ****     else
  67:Inc/foc.h     ****     {
  68:Inc/foc.h     ****         p->Ta = p->tmp3;
 4370              		.loc 16 68 18
 4371 016a 7B68     		ldr	r3, [r7, #4]
 4372 016c DA69     		ldr	r2, [r3, #28]	@ float
 4373              		.loc 16 68 15
 4374 016e 7B68     		ldr	r3, [r7, #4]
 4375 0170 9A60     		str	r2, [r3, #8]	@ float
  69:Inc/foc.h     ****         p->Tb = -p->tmp3;
 4376              		.loc 16 69 19
 4377 0172 7B68     		ldr	r3, [r7, #4]
 4378 0174 D3ED077A 		vldr.32	s15, [r3, #28]
 4379              		.loc 16 69 17
 4380 0178 F1EE677A 		vneg.f32	s15, s15
 4381              		.loc 16 69 15
 4382 017c 7B68     		ldr	r3, [r7, #4]
 4383 017e C3ED037A 		vstr.32	s15, [r3, #12]
  70:Inc/foc.h     ****         p->Tc = -(p->tmp1 + p->tmp2);
 4384              		.loc 16 70 20
 4385 0182 7B68     		ldr	r3, [r7, #4]
 4386 0184 93ED057A 		vldr.32	s14, [r3, #20]
 4387              		.loc 16 70 30
 4388 0188 7B68     		ldr	r3, [r7, #4]
 4389 018a D3ED067A 		vldr.32	s15, [r3, #24]
 4390              		.loc 16 70 27
 4391 018e 77EE277A 		vadd.f32	s15, s14, s15
 4392              		.loc 16 70 17
 4393 0192 F1EE677A 		vneg.f32	s15, s15
 4394              		.loc 16 70 15
 4395 0196 7B68     		ldr	r3, [r7, #4]
 4396 0198 C3ED047A 		vstr.32	s15, [r3, #16]
 4397              	.L186:
  71:Inc/foc.h     ****     }
  72:Inc/foc.h     **** }
 4398              		.loc 16 72 1
 4399 019c 00BF     		nop
 4400 019e 0C37     		adds	r7, r7, #12
 4401              	.LCFI247:
 4402              		.cfi_def_cfa_offset 4
 4403 01a0 BD46     		mov	sp, r7
 4404              	.LCFI248:
 4405              		.cfi_def_cfa_register 13
 4406              		@ sp needed
 4407 01a2 5DF8047B 		ldr	r7, [sp], #4
 4408              	.LCFI249:
 4409              		.cfi_restore 7
 4410              		.cfi_def_cfa_offset 0
 4411 01a6 7047     		bx	lr
 4412              	.L196:
 4413              		.align	2
 4414              	.L195:
 4415 01a8 D7B35D3F 		.word	1063105495
 4416              		.cfi_endproc
 4417              	.LFE1975:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 570


 4419              		.section	.text.PI_calc,"ax",%progbits
 4420              		.align	1
 4421              		.syntax unified
 4422              		.thumb
 4423              		.thumb_func
 4424              		.fpu fpv4-sp-d16
 4426              	PI_calc:
 4427              	.LFB1976:
  73:Inc/foc.h     **** 
  74:Inc/foc.h     **** /*********************************************************************
  75:Inc/foc.h     ****  * Digital PI controller (Antiwindup: back calculation)
  76:Inc/foc.h     ****  * Input: Ref, Fdb - reference and feadback
  77:Inc/foc.h     ****  * Output: Out - output from controller
  78:Inc/foc.h     ****  ****************************************************************** */
  79:Inc/foc.h     **** struct pidReg_s
  80:Inc/foc.h     **** {
  81:Inc/foc.h     ****     float Ref;       // Input: Reference input
  82:Inc/foc.h     ****     float Fdb;       // Input: Feedback input
  83:Inc/foc.h     ****     float Err;       // Variable: Error
  84:Inc/foc.h     ****     float Kp;        // Parameter: Proportional gain
  85:Inc/foc.h     ****     float Up;        // Variable: Proportional output
  86:Inc/foc.h     ****     float Ui;        // Variable: Integral output
  87:Inc/foc.h     ****     float Ud;        // Variable: Derivative output
  88:Inc/foc.h     ****     float OutPreSat; // Variable: Pre-saturated output
  89:Inc/foc.h     ****     float OutMax;    // Parameter: Maximum output
  90:Inc/foc.h     ****     float OutMin;    // Parameter: Minimum output
  91:Inc/foc.h     ****     float Out;       // Output: PID output
  92:Inc/foc.h     ****     float SatErr;    // Variable: Saturated difference
  93:Inc/foc.h     ****     float Ki;        // Parameter: Integral gain
  94:Inc/foc.h     ****     float Kc;        // Parameter: Integral correction gain
  95:Inc/foc.h     ****     float Kd;        // Parameter: Derivative gain
  96:Inc/foc.h     ****     float Up1;       // History: Previous proportional output
  97:Inc/foc.h     **** };
  98:Inc/foc.h     **** typedef volatile struct pidReg_s pidReg_t;
  99:Inc/foc.h     **** #define PIDREG_DEFAULTS \
 100:Inc/foc.h     ****     {                   \
 101:Inc/foc.h     ****         0, 0, 0, 0,     \
 102:Inc/foc.h     ****             0, 0, 0, 0, \
 103:Inc/foc.h     ****             0, 0, 0, 0, \
 104:Inc/foc.h     ****             0, 0, 0, 0, \
 105:Inc/foc.h     ****     }
 106:Inc/foc.h     **** 
 107:Inc/foc.h     **** static inline void PI_calc(pidReg_t *p)
 108:Inc/foc.h     **** {
 4428              		.loc 16 108 1
 4429              		.cfi_startproc
 4430              		@ args = 0, pretend = 0, frame = 8
 4431              		@ frame_needed = 1, uses_anonymous_args = 0
 4432              		@ link register save eliminated.
 4433 0000 80B4     		push	{r7}
 4434              	.LCFI250:
 4435              		.cfi_def_cfa_offset 4
 4436              		.cfi_offset 7, -4
 4437 0002 83B0     		sub	sp, sp, #12
 4438              	.LCFI251:
 4439              		.cfi_def_cfa_offset 16
 4440 0004 00AF     		add	r7, sp, #0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 571


 4441              	.LCFI252:
 4442              		.cfi_def_cfa_register 7
 4443 0006 7860     		str	r0, [r7, #4]
 109:Inc/foc.h     ****     p->Err = p->Ref - p->Fdb;                         /* Compute the error */
 4444              		.loc 16 109 15
 4445 0008 7B68     		ldr	r3, [r7, #4]
 4446 000a 93ED007A 		vldr.32	s14, [r3]
 4447              		.loc 16 109 24
 4448 000e 7B68     		ldr	r3, [r7, #4]
 4449 0010 D3ED017A 		vldr.32	s15, [r3, #4]
 4450              		.loc 16 109 21
 4451 0014 77EE677A 		vsub.f32	s15, s14, s15
 4452              		.loc 16 109 12
 4453 0018 7B68     		ldr	r3, [r7, #4]
 4454 001a C3ED027A 		vstr.32	s15, [r3, #8]
 110:Inc/foc.h     ****     p->Up = p->Kp * p->Err;                           /* Compute the proportional output */
 4455              		.loc 16 110 14
 4456 001e 7B68     		ldr	r3, [r7, #4]
 4457 0020 93ED037A 		vldr.32	s14, [r3, #12]
 4458              		.loc 16 110 22
 4459 0024 7B68     		ldr	r3, [r7, #4]
 4460 0026 D3ED027A 		vldr.32	s15, [r3, #8]
 4461              		.loc 16 110 19
 4462 002a 67EE277A 		vmul.f32	s15, s14, s15
 4463              		.loc 16 110 11
 4464 002e 7B68     		ldr	r3, [r7, #4]
 4465 0030 C3ED047A 		vstr.32	s15, [r3, #16]
 111:Inc/foc.h     ****     p->Ui += p->Ki * p->Up + p->Kc * p->SatErr;       /* Compute the integral output */
 4466              		.loc 16 111 15
 4467 0034 7B68     		ldr	r3, [r7, #4]
 4468 0036 93ED0C7A 		vldr.32	s14, [r3, #48]
 4469              		.loc 16 111 23
 4470 003a 7B68     		ldr	r3, [r7, #4]
 4471 003c D3ED047A 		vldr.32	s15, [r3, #16]
 4472              		.loc 16 111 20
 4473 0040 27EE277A 		vmul.f32	s14, s14, s15
 4474              		.loc 16 111 31
 4475 0044 7B68     		ldr	r3, [r7, #4]
 4476 0046 D3ED0D6A 		vldr.32	s13, [r3, #52]
 4477              		.loc 16 111 39
 4478 004a 7B68     		ldr	r3, [r7, #4]
 4479 004c D3ED0B7A 		vldr.32	s15, [r3, #44]
 4480              		.loc 16 111 36
 4481 0050 66EEA77A 		vmul.f32	s15, s13, s15
 4482              		.loc 16 111 28
 4483 0054 37EE277A 		vadd.f32	s14, s14, s15
 4484              		.loc 16 111 11
 4485 0058 7B68     		ldr	r3, [r7, #4]
 4486 005a D3ED057A 		vldr.32	s15, [r3, #20]
 4487 005e 77EE277A 		vadd.f32	s15, s14, s15
 4488 0062 7B68     		ldr	r3, [r7, #4]
 4489 0064 C3ED057A 		vstr.32	s15, [r3, #20]
 112:Inc/foc.h     ****     p->OutPreSat = p->Up + p->Ui;                     /* Compute the pre-saturated output */
 4490              		.loc 16 112 21
 4491 0068 7B68     		ldr	r3, [r7, #4]
 4492 006a 93ED047A 		vldr.32	s14, [r3, #16]
 4493              		.loc 16 112 29
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 572


 4494 006e 7B68     		ldr	r3, [r7, #4]
 4495 0070 D3ED057A 		vldr.32	s15, [r3, #20]
 4496              		.loc 16 112 26
 4497 0074 77EE277A 		vadd.f32	s15, s14, s15
 4498              		.loc 16 112 18
 4499 0078 7B68     		ldr	r3, [r7, #4]
 4500 007a C3ED077A 		vstr.32	s15, [r3, #28]
 113:Inc/foc.h     ****     p->Out = SAT(p->OutPreSat, p->OutMax, p->OutMin); /* Saturate the output */
 4501              		.loc 16 113 14
 4502 007e 7B68     		ldr	r3, [r7, #4]
 4503 0080 93ED077A 		vldr.32	s14, [r3, #28]
 4504 0084 7B68     		ldr	r3, [r7, #4]
 4505 0086 D3ED087A 		vldr.32	s15, [r3, #32]
 4506 008a B4EEE77A 		vcmpe.f32	s14, s15
 4507 008e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4508 0092 02DD     		ble	.L206
 4509              		.loc 16 113 14 is_stmt 0 discriminator 1
 4510 0094 7B68     		ldr	r3, [r7, #4]
 4511 0096 1B6A     		ldr	r3, [r3, #32]	@ float
 4512 0098 0FE0     		b	.L200
 4513              	.L206:
 4514              		.loc 16 113 14 discriminator 2
 4515 009a 7B68     		ldr	r3, [r7, #4]
 4516 009c 93ED077A 		vldr.32	s14, [r3, #28]
 4517 00a0 7B68     		ldr	r3, [r7, #4]
 4518 00a2 D3ED097A 		vldr.32	s15, [r3, #36]
 4519 00a6 B4EEE77A 		vcmpe.f32	s14, s15
 4520 00aa F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4521 00ae 02D5     		bpl	.L207
 4522              		.loc 16 113 14 discriminator 4
 4523 00b0 7B68     		ldr	r3, [r7, #4]
 4524 00b2 5B6A     		ldr	r3, [r3, #36]	@ float
 4525 00b4 01E0     		b	.L200
 4526              	.L207:
 4527              		.loc 16 113 14 discriminator 5
 4528 00b6 7B68     		ldr	r3, [r7, #4]
 4529 00b8 DB69     		ldr	r3, [r3, #28]	@ float
 4530              	.L200:
 4531              		.loc 16 113 12 is_stmt 1 discriminator 8
 4532 00ba 7A68     		ldr	r2, [r7, #4]
 4533 00bc 9362     		str	r3, [r2, #40]	@ float
 114:Inc/foc.h     ****     p->SatErr = p->Out - p->OutPreSat;                /* Compute the saturate difference */
 4534              		.loc 16 114 18 discriminator 8
 4535 00be 7B68     		ldr	r3, [r7, #4]
 4536 00c0 93ED0A7A 		vldr.32	s14, [r3, #40]
 4537              		.loc 16 114 27 discriminator 8
 4538 00c4 7B68     		ldr	r3, [r7, #4]
 4539 00c6 D3ED077A 		vldr.32	s15, [r3, #28]
 4540              		.loc 16 114 24 discriminator 8
 4541 00ca 77EE677A 		vsub.f32	s15, s14, s15
 4542              		.loc 16 114 15 discriminator 8
 4543 00ce 7B68     		ldr	r3, [r7, #4]
 4544 00d0 C3ED0B7A 		vstr.32	s15, [r3, #44]
 115:Inc/foc.h     ****     p->Up1 = p->Up;                                   /* Update the previous proportional output */
 4545              		.loc 16 115 15 discriminator 8
 4546 00d4 7B68     		ldr	r3, [r7, #4]
 4547 00d6 1A69     		ldr	r2, [r3, #16]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 573


 4548              		.loc 16 115 12 discriminator 8
 4549 00d8 7B68     		ldr	r3, [r7, #4]
 4550 00da DA63     		str	r2, [r3, #60]	@ float
 116:Inc/foc.h     **** 
 117:Inc/foc.h     ****     // p->Err = p->Ref - p->Fdb;                          /* Compute the error */
 118:Inc/foc.h     ****     // p->Up = p->Kp * p->Err;                            /* Compute the proportional output */
 119:Inc/foc.h     ****     // p->Ui += p->Ki * p->Err;                    /* Compute the integral output */
 120:Inc/foc.h     ****     // p->OutPreSat = p->Up + p->Ui;                      /* Compute the pre-saturated output */
 121:Inc/foc.h     ****     // p->Out = SAT(p->OutPreSat, p->OutMax, p->OutMin);  /* Saturate the output */
 122:Inc/foc.h     **** }
 4551              		.loc 16 122 1 discriminator 8
 4552 00dc 00BF     		nop
 4553 00de 0C37     		adds	r7, r7, #12
 4554              	.LCFI253:
 4555              		.cfi_def_cfa_offset 4
 4556 00e0 BD46     		mov	sp, r7
 4557              	.LCFI254:
 4558              		.cfi_def_cfa_register 13
 4559              		@ sp needed
 4560 00e2 5DF8047B 		ldr	r7, [sp], #4
 4561              	.LCFI255:
 4562              		.cfi_restore 7
 4563              		.cfi_def_cfa_offset 0
 4564 00e6 7047     		bx	lr
 4565              		.cfi_endproc
 4566              	.LFE1976:
 4568              		.section	.text.Volt_calc,"ax",%progbits
 4569              		.align	1
 4570              		.syntax unified
 4571              		.thumb
 4572              		.thumb_func
 4573              		.fpu fpv4-sp-d16
 4575              	Volt_calc:
 4576              	.LFB1977:
 123:Inc/foc.h     **** /*********************************************************************
 124:Inc/foc.h     ****  * Phase voltages calculation
 125:Inc/foc.h     ****  * Input: 
 126:Inc/foc.h     ****  * Output: 
 127:Inc/foc.h     ****  ****************************************************************** */
 128:Inc/foc.h     **** struct voltCalc_s
 129:Inc/foc.h     **** {
 130:Inc/foc.h     ****     float DcBusVolt;        // Input: DC-bus voltage
 131:Inc/foc.h     ****     float MfuncV1;          // Input: Modulation voltage phase A (pu)
 132:Inc/foc.h     ****     float MfuncV2;          // Input: Modulation voltage phase B (pu)
 133:Inc/foc.h     ****     float MfuncV3;          // Input: Modulation voltage phase C (pu)
 134:Inc/foc.h     ****     uint8_t OutOfPhase;     // Parameter: Out of Phase adjustment (0 or 1) (Q0) - independently wit
 135:Inc/foc.h     ****     float VphaseA;          // Output: Phase voltage phase A
 136:Inc/foc.h     ****     float VphaseB;          // Output: Phase voltage phase B
 137:Inc/foc.h     ****     float VphaseC;          // Output: Phase voltage phase C
 138:Inc/foc.h     ****     float usa;              // Output: Stationary alpha-axis phase voltage
 139:Inc/foc.h     ****     float usb;              // Output: Stationary beta-axis phase voltage
 140:Inc/foc.h     ****     float usd, usq;         // Output: DQ-axis phase voltages
 141:Inc/foc.h     ****     float vMagMax, dutyMax; // Output: DQ-axis phase voltages
 142:Inc/foc.h     ****     float temp;             // Variable: temp variable
 143:Inc/foc.h     **** };
 144:Inc/foc.h     **** typedef volatile struct voltCalc_s voltCalc_t;
 145:Inc/foc.h     **** #define VOLTCALC_DEFAULTS \
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 574


 146:Inc/foc.h     ****     {                     \
 147:Inc/foc.h     ****         0,                \
 148:Inc/foc.h     ****             0, 0, 0,      \
 149:Inc/foc.h     ****             0,            \
 150:Inc/foc.h     ****             0, 0, 0,      \
 151:Inc/foc.h     ****             0, 0,         \
 152:Inc/foc.h     ****             0, 0,         \
 153:Inc/foc.h     ****             0, 0,         \
 154:Inc/foc.h     ****             0,            \
 155:Inc/foc.h     ****     }
 156:Inc/foc.h     **** 
 157:Inc/foc.h     **** static inline void Volt_calc(voltCalc_t *p)
 158:Inc/foc.h     **** {
 4577              		.loc 16 158 1
 4578              		.cfi_startproc
 4579              		@ args = 0, pretend = 0, frame = 8
 4580              		@ frame_needed = 1, uses_anonymous_args = 0
 4581              		@ link register save eliminated.
 4582 0000 80B4     		push	{r7}
 4583              	.LCFI256:
 4584              		.cfi_def_cfa_offset 4
 4585              		.cfi_offset 7, -4
 4586 0002 83B0     		sub	sp, sp, #12
 4587              	.LCFI257:
 4588              		.cfi_def_cfa_offset 16
 4589 0004 00AF     		add	r7, sp, #0
 4590              	.LCFI258:
 4591              		.cfi_def_cfa_register 7
 4592 0006 7860     		str	r0, [r7, #4]
 159:Inc/foc.h     ****     /* Scale the incomming Modulation functions with the DC bus voltage value*/
 160:Inc/foc.h     ****     /* and calculate the 3 Phase voltages */
 161:Inc/foc.h     ****     p->temp = p->DcBusVolt * 0.3333333f;
 4593              		.loc 16 161 16
 4594 0008 7B68     		ldr	r3, [r7, #4]
 4595 000a D3ED007A 		vldr.32	s15, [r3]
 4596              		.loc 16 161 28
 4597 000e 9FED337A 		vldr.32	s14, .L210
 4598 0012 67EE877A 		vmul.f32	s15, s15, s14
 4599              		.loc 16 161 13
 4600 0016 7B68     		ldr	r3, [r7, #4]
 4601 0018 C3ED0E7A 		vstr.32	s15, [r3, #56]
 162:Inc/foc.h     ****     p->VphaseA = p->temp * ((p->MfuncV1 * 2) - p->MfuncV2 - p->MfuncV3);
 4602              		.loc 16 162 19
 4603 001c 7B68     		ldr	r3, [r7, #4]
 4604 001e 93ED0E7A 		vldr.32	s14, [r3, #56]
 4605              		.loc 16 162 31
 4606 0022 7B68     		ldr	r3, [r7, #4]
 4607 0024 D3ED017A 		vldr.32	s15, [r3, #4]
 4608              		.loc 16 162 41
 4609 0028 77EEA76A 		vadd.f32	s13, s15, s15
 4610              		.loc 16 162 49
 4611 002c 7B68     		ldr	r3, [r7, #4]
 4612 002e D3ED027A 		vldr.32	s15, [r3, #8]
 4613              		.loc 16 162 46
 4614 0032 76EEE76A 		vsub.f32	s13, s13, s15
 4615              		.loc 16 162 62
 4616 0036 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 575


 4617 0038 D3ED037A 		vldr.32	s15, [r3, #12]
 4618              		.loc 16 162 59
 4619 003c 76EEE77A 		vsub.f32	s15, s13, s15
 4620              		.loc 16 162 26
 4621 0040 67EE277A 		vmul.f32	s15, s14, s15
 4622              		.loc 16 162 16
 4623 0044 7B68     		ldr	r3, [r7, #4]
 4624 0046 C3ED057A 		vstr.32	s15, [r3, #20]
 163:Inc/foc.h     ****     p->VphaseB = p->temp * ((p->MfuncV2 * 2) - p->MfuncV1 - p->MfuncV3);
 4625              		.loc 16 163 19
 4626 004a 7B68     		ldr	r3, [r7, #4]
 4627 004c 93ED0E7A 		vldr.32	s14, [r3, #56]
 4628              		.loc 16 163 31
 4629 0050 7B68     		ldr	r3, [r7, #4]
 4630 0052 D3ED027A 		vldr.32	s15, [r3, #8]
 4631              		.loc 16 163 41
 4632 0056 77EEA76A 		vadd.f32	s13, s15, s15
 4633              		.loc 16 163 49
 4634 005a 7B68     		ldr	r3, [r7, #4]
 4635 005c D3ED017A 		vldr.32	s15, [r3, #4]
 4636              		.loc 16 163 46
 4637 0060 76EEE76A 		vsub.f32	s13, s13, s15
 4638              		.loc 16 163 62
 4639 0064 7B68     		ldr	r3, [r7, #4]
 4640 0066 D3ED037A 		vldr.32	s15, [r3, #12]
 4641              		.loc 16 163 59
 4642 006a 76EEE77A 		vsub.f32	s15, s13, s15
 4643              		.loc 16 163 26
 4644 006e 67EE277A 		vmul.f32	s15, s14, s15
 4645              		.loc 16 163 16
 4646 0072 7B68     		ldr	r3, [r7, #4]
 4647 0074 C3ED067A 		vstr.32	s15, [r3, #24]
 164:Inc/foc.h     **** 
 165:Inc/foc.h     ****     if (p->OutOfPhase != 0)
 4648              		.loc 16 165 10
 4649 0078 7B68     		ldr	r3, [r7, #4]
 4650 007a 1B7C     		ldrb	r3, [r3, #16]
 4651 007c DBB2     		uxtb	r3, r3
 4652              		.loc 16 165 8
 4653 007e 002B     		cmp	r3, #0
 4654 0080 0FD0     		beq	.L209
 166:Inc/foc.h     ****     {
 167:Inc/foc.h     ****         p->VphaseA = -p->VphaseA;
 4655              		.loc 16 167 24
 4656 0082 7B68     		ldr	r3, [r7, #4]
 4657 0084 D3ED057A 		vldr.32	s15, [r3, #20]
 4658              		.loc 16 167 22
 4659 0088 F1EE677A 		vneg.f32	s15, s15
 4660              		.loc 16 167 20
 4661 008c 7B68     		ldr	r3, [r7, #4]
 4662 008e C3ED057A 		vstr.32	s15, [r3, #20]
 168:Inc/foc.h     ****         p->VphaseB = -p->VphaseB;
 4663              		.loc 16 168 24
 4664 0092 7B68     		ldr	r3, [r7, #4]
 4665 0094 D3ED067A 		vldr.32	s15, [r3, #24]
 4666              		.loc 16 168 22
 4667 0098 F1EE677A 		vneg.f32	s15, s15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 576


 4668              		.loc 16 168 20
 4669 009c 7B68     		ldr	r3, [r7, #4]
 4670 009e C3ED067A 		vstr.32	s15, [r3, #24]
 4671              	.L209:
 169:Inc/foc.h     ****     }
 170:Inc/foc.h     ****     /* Voltage transformation (a,b,c)  ->  (Alpha,Beta)	*/
 171:Inc/foc.h     ****     p->usa = p->VphaseA;
 4672              		.loc 16 171 15
 4673 00a2 7B68     		ldr	r3, [r7, #4]
 4674 00a4 5A69     		ldr	r2, [r3, #20]	@ float
 4675              		.loc 16 171 12
 4676 00a6 7B68     		ldr	r3, [r7, #4]
 4677 00a8 1A62     		str	r2, [r3, #32]	@ float
 172:Inc/foc.h     ****     p->usb = 0.577350269f * p->VphaseA + 1.154700538f * p->VphaseB;
 4678              		.loc 16 172 30
 4679 00aa 7B68     		ldr	r3, [r7, #4]
 4680 00ac D3ED057A 		vldr.32	s15, [r3, #20]
 4681              		.loc 16 172 27
 4682 00b0 9FED0B7A 		vldr.32	s14, .L210+4
 4683 00b4 27EE877A 		vmul.f32	s14, s15, s14
 4684              		.loc 16 172 58
 4685 00b8 7B68     		ldr	r3, [r7, #4]
 4686 00ba D3ED067A 		vldr.32	s15, [r3, #24]
 4687              		.loc 16 172 55
 4688 00be DFED096A 		vldr.32	s13, .L210+8
 4689 00c2 67EEA67A 		vmul.f32	s15, s15, s13
 4690              		.loc 16 172 40
 4691 00c6 77EE277A 		vadd.f32	s15, s14, s15
 4692              		.loc 16 172 12
 4693 00ca 7B68     		ldr	r3, [r7, #4]
 4694 00cc C3ED097A 		vstr.32	s15, [r3, #36]
 173:Inc/foc.h     **** }
 4695              		.loc 16 173 1
 4696 00d0 00BF     		nop
 4697 00d2 0C37     		adds	r7, r7, #12
 4698              	.LCFI259:
 4699              		.cfi_def_cfa_offset 4
 4700 00d4 BD46     		mov	sp, r7
 4701              	.LCFI260:
 4702              		.cfi_def_cfa_register 13
 4703              		@ sp needed
 4704 00d6 5DF8047B 		ldr	r7, [sp], #4
 4705              	.LCFI261:
 4706              		.cfi_restore 7
 4707              		.cfi_def_cfa_offset 0
 4708 00da 7047     		bx	lr
 4709              	.L211:
 4710              		.align	2
 4711              	.L210:
 4712 00dc AAAAAA3E 		.word	1051372202
 4713 00e0 3ACD133F 		.word	1058262330
 4714 00e4 3ACD933F 		.word	1066650938
 4715              		.cfi_endproc
 4716              	.LFE1977:
 4718              		.section	.text.FluxObs_calc,"ax",%progbits
 4719              		.align	1
 4720              		.syntax unified
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 577


 4721              		.thumb
 4722              		.thumb_func
 4723              		.fpu fpv4-sp-d16
 4725              	FluxObs_calc:
 4726              	.LFB1978:
 174:Inc/foc.h     **** 
 175:Inc/foc.h     **** /*********************************************************************
 176:Inc/foc.h     ****  * Flux observer
 177:Inc/foc.h     ****  * Input: 
 178:Inc/foc.h     ****  * Output: 
 179:Inc/foc.h     ****  ****************************************************************** */
 180:Inc/foc.h     **** struct fluxObs_s
 181:Inc/foc.h     **** {
 182:Inc/foc.h     ****     float i_alpha;
 183:Inc/foc.h     ****     float i_beta;
 184:Inc/foc.h     ****     float v_alpha;
 185:Inc/foc.h     ****     float v_beta;
 186:Inc/foc.h     ****     float fluxLeakage;
 187:Inc/foc.h     ****     float R;
 188:Inc/foc.h     ****     float L;
 189:Inc/foc.h     ****     float x1;
 190:Inc/foc.h     ****     float x2;
 191:Inc/foc.h     ****     float dt;
 192:Inc/foc.h     ****     float phase;
 193:Inc/foc.h     ****     float gamma;
 194:Inc/foc.h     **** };
 195:Inc/foc.h     **** typedef volatile struct fluxObs_s fluxObs_t;
 196:Inc/foc.h     **** #define FLUX_OBS_DEFAULTS           \
 197:Inc/foc.h     ****     {                               \
 198:Inc/foc.h     ****         0, 0, 0, 0,                 \
 199:Inc/foc.h     ****             0, 0, 0, 0, 0, 0, 0, 0, \
 200:Inc/foc.h     ****     }
 201:Inc/foc.h     **** // See http://cas.ensmp.fr/~praly/Telechargement/Journaux/2010-IEEE_TPEL-Lee-Hong-Nam-Ortega-Praly-
 202:Inc/foc.h     **** static inline void FluxObs_calc(fluxObs_t *p)
 203:Inc/foc.h     **** {
 4727              		.loc 16 203 1
 4728              		.cfi_startproc
 4729              		@ args = 0, pretend = 0, frame = 40
 4730              		@ frame_needed = 1, uses_anonymous_args = 0
 4731 0000 80B5     		push	{r7, lr}
 4732              	.LCFI262:
 4733              		.cfi_def_cfa_offset 8
 4734              		.cfi_offset 7, -8
 4735              		.cfi_offset 14, -4
 4736 0002 8AB0     		sub	sp, sp, #40
 4737              	.LCFI263:
 4738              		.cfi_def_cfa_offset 48
 4739 0004 00AF     		add	r7, sp, #0
 4740              	.LCFI264:
 4741              		.cfi_def_cfa_register 7
 4742 0006 7860     		str	r0, [r7, #4]
 204:Inc/foc.h     **** 
 205:Inc/foc.h     ****     // // Saturation compensation
 206:Inc/foc.h     ****     // const float sign = (motor->m_motor_state.iq * motor->m_motor_state.vq) >= 0.0 ? 1.0 : -1.0;
 207:Inc/foc.h     ****     // R -= R * sign * conf_now->foc_sat_comp * (motor->m_motor_state.i_abs_filter / conf_now->l_cu
 208:Inc/foc.h     **** 
 209:Inc/foc.h     ****     // // Temperature compensation
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 578


 210:Inc/foc.h     ****     // const float t = mc_interface_temp_motor_filtered();
 211:Inc/foc.h     ****     // if (conf_now->foc_temp_comp && t > -25.0) {
 212:Inc/foc.h     ****     // 	R += R * 0.00386 * (t - conf_now->foc_temp_comp_base_temp);
 213:Inc/foc.h     ****     // }
 214:Inc/foc.h     **** 
 215:Inc/foc.h     ****     const float L_ia = p->L * p->i_alpha;
 4743              		.loc 16 215 25
 4744 0008 7B68     		ldr	r3, [r7, #4]
 4745 000a 93ED067A 		vldr.32	s14, [r3, #24]
 4746              		.loc 16 215 32
 4747 000e 7B68     		ldr	r3, [r7, #4]
 4748 0010 D3ED007A 		vldr.32	s15, [r3]
 4749              		.loc 16 215 17
 4750 0014 67EE277A 		vmul.f32	s15, s14, s15
 4751 0018 C7ED097A 		vstr.32	s15, [r7, #36]
 216:Inc/foc.h     ****     const float L_ib = p->L * p->i_beta;
 4752              		.loc 16 216 25
 4753 001c 7B68     		ldr	r3, [r7, #4]
 4754 001e 93ED067A 		vldr.32	s14, [r3, #24]
 4755              		.loc 16 216 32
 4756 0022 7B68     		ldr	r3, [r7, #4]
 4757 0024 D3ED017A 		vldr.32	s15, [r3, #4]
 4758              		.loc 16 216 17
 4759 0028 67EE277A 		vmul.f32	s15, s14, s15
 4760 002c C7ED087A 		vstr.32	s15, [r7, #32]
 217:Inc/foc.h     ****     const float R_ia = p->R * p->i_alpha;
 4761              		.loc 16 217 25
 4762 0030 7B68     		ldr	r3, [r7, #4]
 4763 0032 93ED057A 		vldr.32	s14, [r3, #20]
 4764              		.loc 16 217 32
 4765 0036 7B68     		ldr	r3, [r7, #4]
 4766 0038 D3ED007A 		vldr.32	s15, [r3]
 4767              		.loc 16 217 17
 4768 003c 67EE277A 		vmul.f32	s15, s14, s15
 4769 0040 C7ED077A 		vstr.32	s15, [r7, #28]
 218:Inc/foc.h     ****     const float R_ib = p->R * p->i_beta;
 4770              		.loc 16 218 25
 4771 0044 7B68     		ldr	r3, [r7, #4]
 4772 0046 93ED057A 		vldr.32	s14, [r3, #20]
 4773              		.loc 16 218 32
 4774 004a 7B68     		ldr	r3, [r7, #4]
 4775 004c D3ED017A 		vldr.32	s15, [r3, #4]
 4776              		.loc 16 218 17
 4777 0050 67EE277A 		vmul.f32	s15, s14, s15
 4778 0054 C7ED067A 		vstr.32	s15, [r7, #24]
 219:Inc/foc.h     ****     const float lambda_2 = SQ(p->fluxLeakage);
 4779              		.loc 16 219 28
 4780 0058 7B68     		ldr	r3, [r7, #4]
 4781 005a 93ED047A 		vldr.32	s14, [r3, #16]
 4782 005e 7B68     		ldr	r3, [r7, #4]
 4783 0060 D3ED047A 		vldr.32	s15, [r3, #16]
 4784              		.loc 16 219 17
 4785 0064 67EE277A 		vmul.f32	s15, s14, s15
 4786 0068 C7ED057A 		vstr.32	s15, [r7, #20]
 220:Inc/foc.h     **** 
 221:Inc/foc.h     ****     float err = lambda_2 - (SQ(p->x1 - L_ia) + SQ(p->x2 - L_ib));
 4787              		.loc 16 221 29
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 579


 4788 006c 7B68     		ldr	r3, [r7, #4]
 4789 006e 93ED077A 		vldr.32	s14, [r3, #28]
 4790 0072 D7ED097A 		vldr.32	s15, [r7, #36]
 4791 0076 37EE677A 		vsub.f32	s14, s14, s15
 4792 007a 7B68     		ldr	r3, [r7, #4]
 4793 007c D3ED076A 		vldr.32	s13, [r3, #28]
 4794 0080 D7ED097A 		vldr.32	s15, [r7, #36]
 4795 0084 76EEE77A 		vsub.f32	s15, s13, s15
 4796 0088 27EE277A 		vmul.f32	s14, s14, s15
 4797              		.loc 16 221 48
 4798 008c 7B68     		ldr	r3, [r7, #4]
 4799 008e D3ED086A 		vldr.32	s13, [r3, #32]
 4800 0092 D7ED087A 		vldr.32	s15, [r7, #32]
 4801 0096 76EEE76A 		vsub.f32	s13, s13, s15
 4802 009a 7B68     		ldr	r3, [r7, #4]
 4803 009c 93ED086A 		vldr.32	s12, [r3, #32]
 4804 00a0 D7ED087A 		vldr.32	s15, [r7, #32]
 4805 00a4 76EE677A 		vsub.f32	s15, s12, s15
 4806 00a8 66EEA77A 		vmul.f32	s15, s13, s15
 4807              		.loc 16 221 46
 4808 00ac 77EE277A 		vadd.f32	s15, s14, s15
 4809              		.loc 16 221 11
 4810 00b0 97ED057A 		vldr.32	s14, [r7, #20]
 4811 00b4 77EE677A 		vsub.f32	s15, s14, s15
 4812 00b8 C7ED047A 		vstr.32	s15, [r7, #16]
 222:Inc/foc.h     ****     float x1_dot = -R_ia + p->v_alpha + p->gamma * (p->x1 - L_ia) * err;
 4813              		.loc 16 222 29
 4814 00bc 7B68     		ldr	r3, [r7, #4]
 4815 00be 93ED027A 		vldr.32	s14, [r3, #8]
 4816              		.loc 16 222 26
 4817 00c2 D7ED077A 		vldr.32	s15, [r7, #28]
 4818 00c6 37EE677A 		vsub.f32	s14, s14, s15
 4819              		.loc 16 222 42
 4820 00ca 7B68     		ldr	r3, [r7, #4]
 4821 00cc D3ED0B6A 		vldr.32	s13, [r3, #44]
 4822              		.loc 16 222 54
 4823 00d0 7B68     		ldr	r3, [r7, #4]
 4824 00d2 93ED076A 		vldr.32	s12, [r3, #28]
 4825              		.loc 16 222 59
 4826 00d6 D7ED097A 		vldr.32	s15, [r7, #36]
 4827 00da 76EE677A 		vsub.f32	s15, s12, s15
 4828              		.loc 16 222 50
 4829 00de 66EEA76A 		vmul.f32	s13, s13, s15
 4830              		.loc 16 222 67
 4831 00e2 D7ED047A 		vldr.32	s15, [r7, #16]
 4832 00e6 66EEA77A 		vmul.f32	s15, s13, s15
 4833              		.loc 16 222 11
 4834 00ea 77EE277A 		vadd.f32	s15, s14, s15
 4835 00ee C7ED037A 		vstr.32	s15, [r7, #12]
 223:Inc/foc.h     ****     float x2_dot = -R_ib + p->v_beta + p->gamma * (p->x2 - L_ib) * err;
 4836              		.loc 16 223 29
 4837 00f2 7B68     		ldr	r3, [r7, #4]
 4838 00f4 93ED037A 		vldr.32	s14, [r3, #12]
 4839              		.loc 16 223 26
 4840 00f8 D7ED067A 		vldr.32	s15, [r7, #24]
 4841 00fc 37EE677A 		vsub.f32	s14, s14, s15
 4842              		.loc 16 223 41
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 580


 4843 0100 7B68     		ldr	r3, [r7, #4]
 4844 0102 D3ED0B6A 		vldr.32	s13, [r3, #44]
 4845              		.loc 16 223 53
 4846 0106 7B68     		ldr	r3, [r7, #4]
 4847 0108 93ED086A 		vldr.32	s12, [r3, #32]
 4848              		.loc 16 223 58
 4849 010c D7ED087A 		vldr.32	s15, [r7, #32]
 4850 0110 76EE677A 		vsub.f32	s15, s12, s15
 4851              		.loc 16 223 49
 4852 0114 66EEA76A 		vmul.f32	s13, s13, s15
 4853              		.loc 16 223 66
 4854 0118 D7ED047A 		vldr.32	s15, [r7, #16]
 4855 011c 66EEA77A 		vmul.f32	s15, s13, s15
 4856              		.loc 16 223 11
 4857 0120 77EE277A 		vadd.f32	s15, s14, s15
 4858 0124 C7ED027A 		vstr.32	s15, [r7, #8]
 224:Inc/foc.h     ****     p->x1 += x1_dot * p->dt;
 4859              		.loc 16 224 24
 4860 0128 7B68     		ldr	r3, [r7, #4]
 4861 012a 93ED097A 		vldr.32	s14, [r3, #36]
 4862              		.loc 16 224 21
 4863 012e D7ED037A 		vldr.32	s15, [r7, #12]
 4864 0132 27EE277A 		vmul.f32	s14, s14, s15
 4865              		.loc 16 224 11
 4866 0136 7B68     		ldr	r3, [r7, #4]
 4867 0138 D3ED077A 		vldr.32	s15, [r3, #28]
 4868 013c 77EE277A 		vadd.f32	s15, s14, s15
 4869 0140 7B68     		ldr	r3, [r7, #4]
 4870 0142 C3ED077A 		vstr.32	s15, [r3, #28]
 225:Inc/foc.h     ****     p->x2 += x2_dot * p->dt;
 4871              		.loc 16 225 24
 4872 0146 7B68     		ldr	r3, [r7, #4]
 4873 0148 93ED097A 		vldr.32	s14, [r3, #36]
 4874              		.loc 16 225 21
 4875 014c D7ED027A 		vldr.32	s15, [r7, #8]
 4876 0150 27EE277A 		vmul.f32	s14, s14, s15
 4877              		.loc 16 225 11
 4878 0154 7B68     		ldr	r3, [r7, #4]
 4879 0156 D3ED087A 		vldr.32	s15, [r3, #32]
 4880 015a 77EE277A 		vadd.f32	s15, s14, s15
 4881 015e 7B68     		ldr	r3, [r7, #4]
 4882 0160 C3ED087A 		vstr.32	s15, [r3, #32]
 226:Inc/foc.h     **** 
 227:Inc/foc.h     ****     //motor_now->m_phase_now_observer = utils_fast_atan2(motor_now->m_x2_prev + motor_now->m_observ
 228:Inc/foc.h     ****     //													   motor_now->m_x1_prev + motor_now->m_observer_x1);
 229:Inc/foc.h     **** 
 230:Inc/foc.h     ****     //p->phase = utils_fast_atan2(-(p->x2 - L_ib), -(p->x1 - L_ia));
 231:Inc/foc.h     ****     p->phase = utils_fast_atan2(p->x2 - L_ib, p->x1 - L_ia);
 4883              		.loc 16 231 34
 4884 0164 7B68     		ldr	r3, [r7, #4]
 4885 0166 93ED087A 		vldr.32	s14, [r3, #32]
 4886              		.loc 16 231 16
 4887 016a D7ED087A 		vldr.32	s15, [r7, #32]
 4888 016e 77EE676A 		vsub.f32	s13, s14, s15
 4889              		.loc 16 231 48
 4890 0172 7B68     		ldr	r3, [r7, #4]
 4891 0174 93ED077A 		vldr.32	s14, [r3, #28]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 581


 4892              		.loc 16 231 16
 4893 0178 D7ED097A 		vldr.32	s15, [r7, #36]
 4894 017c 77EE677A 		vsub.f32	s15, s14, s15
 4895 0180 F0EE670A 		vmov.f32	s1, s15
 4896 0184 B0EE660A 		vmov.f32	s0, s13
 4897 0188 FFF7FEFF 		bl	utils_fast_atan2
 4898 018c F0EE407A 		vmov.f32	s15, s0
 4899              		.loc 16 231 14
 4900 0190 7B68     		ldr	r3, [r7, #4]
 4901 0192 C3ED0A7A 		vstr.32	s15, [r3, #40]
 232:Inc/foc.h     **** }
 4902              		.loc 16 232 1
 4903 0196 00BF     		nop
 4904 0198 2837     		adds	r7, r7, #40
 4905              	.LCFI265:
 4906              		.cfi_def_cfa_offset 8
 4907 019a BD46     		mov	sp, r7
 4908              	.LCFI266:
 4909              		.cfi_def_cfa_register 13
 4910              		@ sp needed
 4911 019c 80BD     		pop	{r7, pc}
 4912              		.cfi_endproc
 4913              	.LFE1978:
 4915              		.section	.text.Smopos_calc,"ax",%progbits
 4916              		.align	1
 4917              		.syntax unified
 4918              		.thumb
 4919              		.thumb_func
 4920              		.fpu fpv4-sp-d16
 4922              	Smopos_calc:
 4923              	.LFB1979:
 233:Inc/foc.h     **** /*********************************************************************
 234:Inc/foc.h     ****  * Sliding mode rotor position observer
 235:Inc/foc.h     ****  * with zero phase delay filter for estimated BEMF signal
 236:Inc/foc.h     ****  * Input: Valpha, Vbeta, Ialpha, Ibeta - phase voltages and currents in A-B reference frame
 237:Inc/foc.h     ****  * Output: Theta - observed angle
 238:Inc/foc.h     ****  ****************************************************************** */
 239:Inc/foc.h     **** struct smopos_s
 240:Inc/foc.h     **** {
 241:Inc/foc.h     ****     float Valpha;           // Input: Stationary alfa-axis stator voltage
 242:Inc/foc.h     ****     float Ealpha;           // Variable: Stationary alfa-axis back EMF
 243:Inc/foc.h     ****     float Zalpha;           // Output: Stationary alfa-axis sliding control
 244:Inc/foc.h     ****     float Gsmopos;          // Parameter: Motor dependent control gain
 245:Inc/foc.h     ****     float EstIalpha;        // Variable: Estimated stationary alfa-axis stator current
 246:Inc/foc.h     ****     float Fsmopos;          // Parameter: Motor dependent plant matrix
 247:Inc/foc.h     ****     float Vbeta;            // Input: Stationary beta-axis stator voltage
 248:Inc/foc.h     ****     float Ebeta;            // Variable: Stationary beta-axis back EMF
 249:Inc/foc.h     ****     float Zbeta;            // Output: Stationary beta-axis sliding control
 250:Inc/foc.h     ****     float EstIbeta;         // Variable: Estimated stationary beta-axis stator current
 251:Inc/foc.h     ****     float Ialpha;           // Input: Stationary alfa-axis stator current
 252:Inc/foc.h     ****     float IalphaError;      // Variable: Stationary alfa-axis current error
 253:Inc/foc.h     ****     float Kslide;           // Parameter: Sliding control gain
 254:Inc/foc.h     ****     float Ibeta;            // Input: Stationary beta-axis stator current
 255:Inc/foc.h     ****     float IbetaError;       // Variable: Stationary beta-axis current error
 256:Inc/foc.h     ****     float Kslf;             // Parameter: Sliding control filter gain
 257:Inc/foc.h     ****     float Theta;            // Output: Compensated rotor angle
 258:Inc/foc.h     ****     float E0;               // Parameter: 0.5
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 582


 259:Inc/foc.h     ****     float freq;             // Input: Input angular frequency
 260:Inc/foc.h     ****     float tmp_Tf;           // Variable: Time constant for given frequency
 261:Inc/foc.h     ****     float tmp_Ealpha;       // Variable: Time constant for given frequency
 262:Inc/foc.h     ****     float tmp_Ebeta;        // Variable: Time constant for given frequency
 263:Inc/foc.h     ****     float tmp_Theta;        // Variable: Time constant for given frequency
 264:Inc/foc.h     ****     filterData_t lpf_alpha; // Data struct: bemf Alpha low-pass filter data
 265:Inc/foc.h     ****     filterData_t hpf_alpha; // Data struct: bemf Alpha high-pass filter data
 266:Inc/foc.h     ****     filterData_t lpf_beta;  // Data struct: bemf Beta low-pass filter data
 267:Inc/foc.h     ****     filterData_t hpf_beta;  // Data struct: bemf Beta high-pass filter data
 268:Inc/foc.h     **** };
 269:Inc/foc.h     **** typedef volatile struct smopos_s smopos_t;
 270:Inc/foc.h     **** #define SMOPOS_DEFAULTS                   \
 271:Inc/foc.h     ****     {                                     \
 272:Inc/foc.h     ****         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
 273:Inc/foc.h     ****             0, 0, 0, 0, 0, 0, 0.5f, 0, 0, \
 274:Inc/foc.h     ****             0, 0, 0,                      \
 275:Inc/foc.h     ****             FILTER_DEFAULTS,              \
 276:Inc/foc.h     ****             FILTER_DEFAULTS,              \
 277:Inc/foc.h     ****             FILTER_DEFAULTS,              \
 278:Inc/foc.h     ****             FILTER_DEFAULTS               \
 279:Inc/foc.h     ****     }
 280:Inc/foc.h     **** 
 281:Inc/foc.h     **** static inline void Smopos_calc(smopos_t *p)
 282:Inc/foc.h     **** {
 4924              		.loc 16 282 1
 4925              		.cfi_startproc
 4926              		@ args = 0, pretend = 0, frame = 8
 4927              		@ frame_needed = 1, uses_anonymous_args = 0
 4928 0000 80B5     		push	{r7, lr}
 4929              	.LCFI267:
 4930              		.cfi_def_cfa_offset 8
 4931              		.cfi_offset 7, -8
 4932              		.cfi_offset 14, -4
 4933 0002 82B0     		sub	sp, sp, #8
 4934              	.LCFI268:
 4935              		.cfi_def_cfa_offset 16
 4936 0004 00AF     		add	r7, sp, #0
 4937              	.LCFI269:
 4938              		.cfi_def_cfa_register 7
 4939 0006 7860     		str	r0, [r7, #4]
 283:Inc/foc.h     ****     /*	Sliding mode current observer	*/
 284:Inc/foc.h     ****     p->EstIalpha = p->Fsmopos * p->EstIalpha + p->Gsmopos * (p->Valpha - p->Ealpha - p->Zalpha);
 4940              		.loc 16 284 21
 4941 0008 7B68     		ldr	r3, [r7, #4]
 4942 000a 93ED057A 		vldr.32	s14, [r3, #20]
 4943              		.loc 16 284 34
 4944 000e 7B68     		ldr	r3, [r7, #4]
 4945 0010 D3ED047A 		vldr.32	s15, [r3, #16]
 4946              		.loc 16 284 31
 4947 0014 27EE277A 		vmul.f32	s14, s14, s15
 4948              		.loc 16 284 49
 4949 0018 7B68     		ldr	r3, [r7, #4]
 4950 001a D3ED036A 		vldr.32	s13, [r3, #12]
 4951              		.loc 16 284 63
 4952 001e 7B68     		ldr	r3, [r7, #4]
 4953 0020 93ED006A 		vldr.32	s12, [r3]
 4954              		.loc 16 284 75
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 583


 4955 0024 7B68     		ldr	r3, [r7, #4]
 4956 0026 D3ED017A 		vldr.32	s15, [r3, #4]
 4957              		.loc 16 284 72
 4958 002a 36EE676A 		vsub.f32	s12, s12, s15
 4959              		.loc 16 284 87
 4960 002e 7B68     		ldr	r3, [r7, #4]
 4961 0030 D3ED027A 		vldr.32	s15, [r3, #8]
 4962              		.loc 16 284 84
 4963 0034 76EE677A 		vsub.f32	s15, s12, s15
 4964              		.loc 16 284 59
 4965 0038 66EEA77A 		vmul.f32	s15, s13, s15
 4966              		.loc 16 284 46
 4967 003c 77EE277A 		vadd.f32	s15, s14, s15
 4968              		.loc 16 284 18
 4969 0040 7B68     		ldr	r3, [r7, #4]
 4970 0042 C3ED047A 		vstr.32	s15, [r3, #16]
 285:Inc/foc.h     ****     p->EstIbeta = p->Fsmopos * p->EstIbeta + p->Gsmopos * (p->Vbeta - p->Ebeta - p->Zbeta);
 4971              		.loc 16 285 20
 4972 0046 7B68     		ldr	r3, [r7, #4]
 4973 0048 93ED057A 		vldr.32	s14, [r3, #20]
 4974              		.loc 16 285 33
 4975 004c 7B68     		ldr	r3, [r7, #4]
 4976 004e D3ED097A 		vldr.32	s15, [r3, #36]
 4977              		.loc 16 285 30
 4978 0052 27EE277A 		vmul.f32	s14, s14, s15
 4979              		.loc 16 285 47
 4980 0056 7B68     		ldr	r3, [r7, #4]
 4981 0058 D3ED036A 		vldr.32	s13, [r3, #12]
 4982              		.loc 16 285 61
 4983 005c 7B68     		ldr	r3, [r7, #4]
 4984 005e 93ED066A 		vldr.32	s12, [r3, #24]
 4985              		.loc 16 285 72
 4986 0062 7B68     		ldr	r3, [r7, #4]
 4987 0064 D3ED077A 		vldr.32	s15, [r3, #28]
 4988              		.loc 16 285 69
 4989 0068 36EE676A 		vsub.f32	s12, s12, s15
 4990              		.loc 16 285 83
 4991 006c 7B68     		ldr	r3, [r7, #4]
 4992 006e D3ED087A 		vldr.32	s15, [r3, #32]
 4993              		.loc 16 285 80
 4994 0072 76EE677A 		vsub.f32	s15, s12, s15
 4995              		.loc 16 285 57
 4996 0076 66EEA77A 		vmul.f32	s15, s13, s15
 4997              		.loc 16 285 44
 4998 007a 77EE277A 		vadd.f32	s15, s14, s15
 4999              		.loc 16 285 17
 5000 007e 7B68     		ldr	r3, [r7, #4]
 5001 0080 C3ED097A 		vstr.32	s15, [r3, #36]
 286:Inc/foc.h     ****     /*	Current errors	*/
 287:Inc/foc.h     ****     p->IalphaError = p->EstIalpha - p->Ialpha;
 5002              		.loc 16 287 23
 5003 0084 7B68     		ldr	r3, [r7, #4]
 5004 0086 93ED047A 		vldr.32	s14, [r3, #16]
 5005              		.loc 16 287 38
 5006 008a 7B68     		ldr	r3, [r7, #4]
 5007 008c D3ED0A7A 		vldr.32	s15, [r3, #40]
 5008              		.loc 16 287 35
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 584


 5009 0090 77EE677A 		vsub.f32	s15, s14, s15
 5010              		.loc 16 287 20
 5011 0094 7B68     		ldr	r3, [r7, #4]
 5012 0096 C3ED0B7A 		vstr.32	s15, [r3, #44]
 288:Inc/foc.h     ****     p->IbetaError = p->EstIbeta - p->Ibeta;
 5013              		.loc 16 288 22
 5014 009a 7B68     		ldr	r3, [r7, #4]
 5015 009c 93ED097A 		vldr.32	s14, [r3, #36]
 5016              		.loc 16 288 36
 5017 00a0 7B68     		ldr	r3, [r7, #4]
 5018 00a2 D3ED0D7A 		vldr.32	s15, [r3, #52]
 5019              		.loc 16 288 33
 5020 00a6 77EE677A 		vsub.f32	s15, s14, s15
 5021              		.loc 16 288 19
 5022 00aa 7B68     		ldr	r3, [r7, #4]
 5023 00ac C3ED0E7A 		vstr.32	s15, [r3, #56]
 289:Inc/foc.h     ****     /*  Sliding control calculator	*/
 290:Inc/foc.h     ****     /* p->Zalpha=p->IalphaError*p->Kslide/p->E0) where E0=0.5 here*/
 291:Inc/foc.h     ****     p->Zalpha = SAT(p->IalphaError, p->E0, -p->E0) * (p->Kslide * 2);
 5024              		.loc 16 291 17
 5025 00b0 7B68     		ldr	r3, [r7, #4]
 5026 00b2 93ED0B7A 		vldr.32	s14, [r3, #44]
 5027 00b6 7B68     		ldr	r3, [r7, #4]
 5028 00b8 D3ED117A 		vldr.32	s15, [r3, #68]
 5029 00bc B4EEE77A 		vcmpe.f32	s14, s15
 5030 00c0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5031 00c4 03DD     		ble	.L230
 5032              		.loc 16 291 17 is_stmt 0 discriminator 1
 5033 00c6 7B68     		ldr	r3, [r7, #4]
 5034 00c8 D3ED117A 		vldr.32	s15, [r3, #68]
 5035 00cc 15E0     		b	.L216
 5036              	.L230:
 5037              		.loc 16 291 17 discriminator 2
 5038 00ce 7B68     		ldr	r3, [r7, #4]
 5039 00d0 93ED0B7A 		vldr.32	s14, [r3, #44]
 5040 00d4 7B68     		ldr	r3, [r7, #4]
 5041 00d6 D3ED117A 		vldr.32	s15, [r3, #68]
 5042 00da F1EE677A 		vneg.f32	s15, s15
 5043 00de B4EEE77A 		vcmpe.f32	s14, s15
 5044 00e2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5045 00e6 05D5     		bpl	.L231
 5046              		.loc 16 291 17 discriminator 4
 5047 00e8 7B68     		ldr	r3, [r7, #4]
 5048 00ea D3ED117A 		vldr.32	s15, [r3, #68]
 5049 00ee F1EE677A 		vneg.f32	s15, s15
 5050 00f2 02E0     		b	.L216
 5051              	.L231:
 5052              		.loc 16 291 17 discriminator 5
 5053 00f4 7B68     		ldr	r3, [r7, #4]
 5054 00f6 D3ED0B7A 		vldr.32	s15, [r3, #44]
 5055              	.L216:
 5056              		.loc 16 291 56 is_stmt 1 discriminator 8
 5057 00fa 7B68     		ldr	r3, [r7, #4]
 5058 00fc 93ED0C7A 		vldr.32	s14, [r3, #48]
 5059              		.loc 16 291 65 discriminator 8
 5060 0100 37EE077A 		vadd.f32	s14, s14, s14
 5061              		.loc 16 291 52 discriminator 8
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 585


 5062 0104 67EE877A 		vmul.f32	s15, s15, s14
 5063              		.loc 16 291 15 discriminator 8
 5064 0108 7B68     		ldr	r3, [r7, #4]
 5065 010a C3ED027A 		vstr.32	s15, [r3, #8]
 292:Inc/foc.h     ****     p->Zbeta = SAT(p->IbetaError, p->E0, -p->E0) * (p->Kslide * 2);
 5066              		.loc 16 292 16 discriminator 8
 5067 010e 7B68     		ldr	r3, [r7, #4]
 5068 0110 93ED0E7A 		vldr.32	s14, [r3, #56]
 5069 0114 7B68     		ldr	r3, [r7, #4]
 5070 0116 D3ED117A 		vldr.32	s15, [r3, #68]
 5071 011a B4EEE77A 		vcmpe.f32	s14, s15
 5072 011e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5073 0122 03DD     		ble	.L232
 5074              		.loc 16 292 16 is_stmt 0 discriminator 1
 5075 0124 7B68     		ldr	r3, [r7, #4]
 5076 0126 D3ED117A 		vldr.32	s15, [r3, #68]
 5077 012a 15E0     		b	.L222
 5078              	.L232:
 5079              		.loc 16 292 16 discriminator 2
 5080 012c 7B68     		ldr	r3, [r7, #4]
 5081 012e 93ED0E7A 		vldr.32	s14, [r3, #56]
 5082 0132 7B68     		ldr	r3, [r7, #4]
 5083 0134 D3ED117A 		vldr.32	s15, [r3, #68]
 5084 0138 F1EE677A 		vneg.f32	s15, s15
 5085 013c B4EEE77A 		vcmpe.f32	s14, s15
 5086 0140 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5087 0144 05D5     		bpl	.L233
 5088              		.loc 16 292 16 discriminator 4
 5089 0146 7B68     		ldr	r3, [r7, #4]
 5090 0148 D3ED117A 		vldr.32	s15, [r3, #68]
 5091 014c F1EE677A 		vneg.f32	s15, s15
 5092 0150 02E0     		b	.L222
 5093              	.L233:
 5094              		.loc 16 292 16 discriminator 5
 5095 0152 7B68     		ldr	r3, [r7, #4]
 5096 0154 D3ED0E7A 		vldr.32	s15, [r3, #56]
 5097              	.L222:
 5098              		.loc 16 292 54 is_stmt 1 discriminator 8
 5099 0158 7B68     		ldr	r3, [r7, #4]
 5100 015a 93ED0C7A 		vldr.32	s14, [r3, #48]
 5101              		.loc 16 292 63 discriminator 8
 5102 015e 37EE077A 		vadd.f32	s14, s14, s14
 5103              		.loc 16 292 50 discriminator 8
 5104 0162 67EE877A 		vmul.f32	s15, s15, s14
 5105              		.loc 16 292 14 discriminator 8
 5106 0166 7B68     		ldr	r3, [r7, #4]
 5107 0168 C3ED087A 		vstr.32	s15, [r3, #32]
 293:Inc/foc.h     ****     /*	Sliding control filter -> back EMF calculator	*/
 294:Inc/foc.h     ****     p->tmp_Tf = 1.0f / (p->freq); // recalculate filter time constant (continuous time)
 5108              		.loc 16 294 26 discriminator 8
 5109 016c 7B68     		ldr	r3, [r7, #4]
 5110 016e 93ED127A 		vldr.32	s14, [r3, #72]
 5111              		.loc 16 294 22 discriminator 8
 5112 0172 F7EE006A 		vmov.f32	s13, #1.0e+0
 5113 0176 C6EE877A 		vdiv.f32	s15, s13, s14
 5114              		.loc 16 294 15 discriminator 8
 5115 017a 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 586


 5116 017c C3ED137A 		vstr.32	s15, [r3, #76]
 295:Inc/foc.h     ****     /*------------- calc BEMF alpha ----------------------------*/
 296:Inc/foc.h     ****     p->lpf_alpha.in = p->Zalpha;
 5117              		.loc 16 296 24 discriminator 8
 5118 0180 7B68     		ldr	r3, [r7, #4]
 5119 0182 9A68     		ldr	r2, [r3, #8]	@ float
 5120              		.loc 16 296 21 discriminator 8
 5121 0184 7B68     		ldr	r3, [r7, #4]
 5122 0186 DA65     		str	r2, [r3, #92]	@ float
 297:Inc/foc.h     ****     p->lpf_alpha.T = FOC_TS / (p->tmp_Tf + FOC_TS); // time constant in descrete time dominian for 
 5123              		.loc 16 297 33 discriminator 8
 5124 0188 7B68     		ldr	r3, [r7, #4]
 5125 018a D3ED137A 		vldr.32	s15, [r3, #76]
 5126              		.loc 16 297 42 discriminator 8
 5127 018e 9FED5C7A 		vldr.32	s14, .L234
 5128 0192 37EE877A 		vadd.f32	s14, s15, s14
 5129              		.loc 16 297 29 discriminator 8
 5130 0196 DFED5A6A 		vldr.32	s13, .L234
 5131 019a C6EE877A 		vdiv.f32	s15, s13, s14
 5132              		.loc 16 297 20 discriminator 8
 5133 019e 7B68     		ldr	r3, [r7, #4]
 5134 01a0 C3ED1A7A 		vstr.32	s15, [r3, #104]
 298:Inc/foc.h     ****     LPF_calc(&p->lpf_alpha);
 5135              		.loc 16 298 5 discriminator 8
 5136 01a4 7B68     		ldr	r3, [r7, #4]
 5137 01a6 5C33     		adds	r3, r3, #92
 5138 01a8 1846     		mov	r0, r3
 5139 01aa FFF7FEFF 		bl	LPF_calc
 299:Inc/foc.h     ****     p->tmp_Ealpha = p->lpf_alpha.out * 1.41421603665f;
 5140              		.loc 16 299 33 discriminator 8
 5141 01ae 7B68     		ldr	r3, [r7, #4]
 5142 01b0 D3ED197A 		vldr.32	s15, [r3, #100]
 5143              		.loc 16 299 38 discriminator 8
 5144 01b4 9FED537A 		vldr.32	s14, .L234+4
 5145 01b8 67EE877A 		vmul.f32	s15, s15, s14
 5146              		.loc 16 299 19 discriminator 8
 5147 01bc 7B68     		ldr	r3, [r7, #4]
 5148 01be C3ED147A 		vstr.32	s15, [r3, #80]
 300:Inc/foc.h     ****     p->hpf_alpha.T = p->tmp_Tf / (p->tmp_Tf + FOC_TS); // time constant in descrete time dominian f
 5149              		.loc 16 300 23 discriminator 8
 5150 01c2 7B68     		ldr	r3, [r7, #4]
 5151 01c4 D3ED136A 		vldr.32	s13, [r3, #76]
 5152              		.loc 16 300 36 discriminator 8
 5153 01c8 7B68     		ldr	r3, [r7, #4]
 5154 01ca D3ED137A 		vldr.32	s15, [r3, #76]
 5155              		.loc 16 300 45 discriminator 8
 5156 01ce 9FED4C7A 		vldr.32	s14, .L234
 5157 01d2 37EE877A 		vadd.f32	s14, s15, s14
 5158              		.loc 16 300 32 discriminator 8
 5159 01d6 C6EE877A 		vdiv.f32	s15, s13, s14
 5160              		.loc 16 300 20 discriminator 8
 5161 01da 7B68     		ldr	r3, [r7, #4]
 5162 01dc C3ED1E7A 		vstr.32	s15, [r3, #120]
 301:Inc/foc.h     ****     p->hpf_alpha.in = p->tmp_Ealpha + 1e-20f;          // 1e-20f for avoid QNAN
 5163              		.loc 16 301 24 discriminator 8
 5164 01e0 7B68     		ldr	r3, [r7, #4]
 5165 01e2 D3ED147A 		vldr.32	s15, [r3, #80]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 587


 5166              		.loc 16 301 37 discriminator 8
 5167 01e6 9FED487A 		vldr.32	s14, .L234+8
 5168 01ea 77EE877A 		vadd.f32	s15, s15, s14
 5169              		.loc 16 301 21 discriminator 8
 5170 01ee 7B68     		ldr	r3, [r7, #4]
 5171 01f0 C3ED1B7A 		vstr.32	s15, [r3, #108]
 302:Inc/foc.h     ****     HPF_calc(&p->hpf_alpha);
 5172              		.loc 16 302 5 discriminator 8
 5173 01f4 7B68     		ldr	r3, [r7, #4]
 5174 01f6 6C33     		adds	r3, r3, #108
 5175 01f8 1846     		mov	r0, r3
 5176 01fa FFF7FEFF 		bl	HPF_calc
 303:Inc/foc.h     ****     p->tmp_Ealpha = p->hpf_alpha.out * 1.41421603665f; // final value
 5177              		.loc 16 303 33 discriminator 8
 5178 01fe 7B68     		ldr	r3, [r7, #4]
 5179 0200 D3ED1D7A 		vldr.32	s15, [r3, #116]
 5180              		.loc 16 303 38 discriminator 8
 5181 0204 9FED3F7A 		vldr.32	s14, .L234+4
 5182 0208 67EE877A 		vmul.f32	s15, s15, s14
 5183              		.loc 16 303 19 discriminator 8
 5184 020c 7B68     		ldr	r3, [r7, #4]
 5185 020e C3ED147A 		vstr.32	s15, [r3, #80]
 304:Inc/foc.h     ****     // /*------------- calc BEMF beta ----------------------------*/
 305:Inc/foc.h     ****     p->lpf_beta.in = p->Zbeta;
 5186              		.loc 16 305 23 discriminator 8
 5187 0212 7B68     		ldr	r3, [r7, #4]
 5188 0214 1A6A     		ldr	r2, [r3, #32]	@ float
 5189              		.loc 16 305 20 discriminator 8
 5190 0216 7B68     		ldr	r3, [r7, #4]
 5191 0218 DA67     		str	r2, [r3, #124]	@ float
 306:Inc/foc.h     ****     p->lpf_beta.T = p->lpf_alpha.T; // time constant in descrete time dominian for LPF
 5192              		.loc 16 306 33 discriminator 8
 5193 021a 7B68     		ldr	r3, [r7, #4]
 5194 021c 9A6E     		ldr	r2, [r3, #104]	@ float
 5195              		.loc 16 306 19 discriminator 8
 5196 021e 7B68     		ldr	r3, [r7, #4]
 5197 0220 C3F88820 		str	r2, [r3, #136]	@ float
 307:Inc/foc.h     ****     LPF_calc(&p->lpf_beta);
 5198              		.loc 16 307 5 discriminator 8
 5199 0224 7B68     		ldr	r3, [r7, #4]
 5200 0226 7C33     		adds	r3, r3, #124
 5201 0228 1846     		mov	r0, r3
 5202 022a FFF7FEFF 		bl	LPF_calc
 308:Inc/foc.h     ****     p->tmp_Ebeta = p->lpf_beta.out * 1.41421603665f;
 5203              		.loc 16 308 31 discriminator 8
 5204 022e 7B68     		ldr	r3, [r7, #4]
 5205 0230 D3ED217A 		vldr.32	s15, [r3, #132]
 5206              		.loc 16 308 36 discriminator 8
 5207 0234 9FED337A 		vldr.32	s14, .L234+4
 5208 0238 67EE877A 		vmul.f32	s15, s15, s14
 5209              		.loc 16 308 18 discriminator 8
 5210 023c 7B68     		ldr	r3, [r7, #4]
 5211 023e C3ED157A 		vstr.32	s15, [r3, #84]
 309:Inc/foc.h     ****     p->hpf_beta.T = p->hpf_alpha.T;         // time constant in descrete time dominian for HPF
 5212              		.loc 16 309 33 discriminator 8
 5213 0242 7B68     		ldr	r3, [r7, #4]
 5214 0244 9A6F     		ldr	r2, [r3, #120]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 588


 5215              		.loc 16 309 19 discriminator 8
 5216 0246 7B68     		ldr	r3, [r7, #4]
 5217 0248 C3F89820 		str	r2, [r3, #152]	@ float
 310:Inc/foc.h     ****     p->hpf_beta.in = p->tmp_Ebeta + 1e-20f; // 1e-20f for avoid QNAN
 5218              		.loc 16 310 23 discriminator 8
 5219 024c 7B68     		ldr	r3, [r7, #4]
 5220 024e D3ED157A 		vldr.32	s15, [r3, #84]
 5221              		.loc 16 310 35 discriminator 8
 5222 0252 9FED2D7A 		vldr.32	s14, .L234+8
 5223 0256 77EE877A 		vadd.f32	s15, s15, s14
 5224              		.loc 16 310 20 discriminator 8
 5225 025a 7B68     		ldr	r3, [r7, #4]
 5226 025c C3ED237A 		vstr.32	s15, [r3, #140]
 311:Inc/foc.h     ****     HPF_calc(&p->hpf_beta);
 5227              		.loc 16 311 5 discriminator 8
 5228 0260 7B68     		ldr	r3, [r7, #4]
 5229 0262 8C33     		adds	r3, r3, #140
 5230 0264 1846     		mov	r0, r3
 5231 0266 FFF7FEFF 		bl	HPF_calc
 312:Inc/foc.h     ****     p->tmp_Ebeta = p->hpf_beta.out * 1.41421603665f; // final value
 5232              		.loc 16 312 31 discriminator 8
 5233 026a 7B68     		ldr	r3, [r7, #4]
 5234 026c D3ED257A 		vldr.32	s15, [r3, #148]
 5235              		.loc 16 312 36 discriminator 8
 5236 0270 9FED247A 		vldr.32	s14, .L234+4
 5237 0274 67EE877A 		vmul.f32	s15, s15, s14
 5238              		.loc 16 312 18 discriminator 8
 5239 0278 7B68     		ldr	r3, [r7, #4]
 5240 027a C3ED157A 		vstr.32	s15, [r3, #84]
 313:Inc/foc.h     **** 
 314:Inc/foc.h     ****     p->Ealpha = p->Ealpha + (p->Kslf * (p->Zalpha - p->Ealpha));
 5241              		.loc 16 314 18 discriminator 8
 5242 027e 7B68     		ldr	r3, [r7, #4]
 5243 0280 93ED017A 		vldr.32	s14, [r3, #4]
 5244              		.loc 16 314 31 discriminator 8
 5245 0284 7B68     		ldr	r3, [r7, #4]
 5246 0286 D3ED0F6A 		vldr.32	s13, [r3, #60]
 5247              		.loc 16 314 42 discriminator 8
 5248 028a 7B68     		ldr	r3, [r7, #4]
 5249 028c 93ED026A 		vldr.32	s12, [r3, #8]
 5250              		.loc 16 314 54 discriminator 8
 5251 0290 7B68     		ldr	r3, [r7, #4]
 5252 0292 D3ED017A 		vldr.32	s15, [r3, #4]
 5253              		.loc 16 314 51 discriminator 8
 5254 0296 76EE677A 		vsub.f32	s15, s12, s15
 5255              		.loc 16 314 38 discriminator 8
 5256 029a 66EEA77A 		vmul.f32	s15, s13, s15
 5257              		.loc 16 314 27 discriminator 8
 5258 029e 77EE277A 		vadd.f32	s15, s14, s15
 5259              		.loc 16 314 15 discriminator 8
 5260 02a2 7B68     		ldr	r3, [r7, #4]
 5261 02a4 C3ED017A 		vstr.32	s15, [r3, #4]
 315:Inc/foc.h     ****     p->Ebeta = p->Ebeta + (p->Kslf * (p->Zbeta - p->Ebeta));
 5262              		.loc 16 315 17 discriminator 8
 5263 02a8 7B68     		ldr	r3, [r7, #4]
 5264 02aa 93ED077A 		vldr.32	s14, [r3, #28]
 5265              		.loc 16 315 29 discriminator 8
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 589


 5266 02ae 7B68     		ldr	r3, [r7, #4]
 5267 02b0 D3ED0F6A 		vldr.32	s13, [r3, #60]
 5268              		.loc 16 315 40 discriminator 8
 5269 02b4 7B68     		ldr	r3, [r7, #4]
 5270 02b6 93ED086A 		vldr.32	s12, [r3, #32]
 5271              		.loc 16 315 51 discriminator 8
 5272 02ba 7B68     		ldr	r3, [r7, #4]
 5273 02bc D3ED077A 		vldr.32	s15, [r3, #28]
 5274              		.loc 16 315 48 discriminator 8
 5275 02c0 76EE677A 		vsub.f32	s15, s12, s15
 5276              		.loc 16 315 36 discriminator 8
 5277 02c4 66EEA77A 		vmul.f32	s15, s13, s15
 5278              		.loc 16 315 25 discriminator 8
 5279 02c8 77EE277A 		vadd.f32	s15, s14, s15
 5280              		.loc 16 315 14 discriminator 8
 5281 02cc 7B68     		ldr	r3, [r7, #4]
 5282 02ce C3ED077A 		vstr.32	s15, [r3, #28]
 316:Inc/foc.h     ****     /*	Rotor angle calculator -> Theta = atan(-Ealpha,Ebeta)	*/
 317:Inc/foc.h     ****     //p->Theta = utils_fast_atan2(-p->Ebeta, -p->Ealpha);
 318:Inc/foc.h     ****     //p->tmp_Theta = utils_fast_atan2(-p->tmp_Ebeta, -p->tmp_Ealpha);
 319:Inc/foc.h     ****     //p->tmp_Theta = utils_fast_atan2(-p->Ealpha, p->Ebeta);
 320:Inc/foc.h     ****     p->Theta = utils_fast_atan2(-p->tmp_Ealpha, p->tmp_Ebeta);
 5283              		.loc 16 320 35 discriminator 8
 5284 02d2 7B68     		ldr	r3, [r7, #4]
 5285 02d4 D3ED147A 		vldr.32	s15, [r3, #80]
 5286              		.loc 16 320 16 discriminator 8
 5287 02d8 F1EE677A 		vneg.f32	s15, s15
 5288 02dc 7B68     		ldr	r3, [r7, #4]
 5289 02de 93ED157A 		vldr.32	s14, [r3, #84]
 5290 02e2 F0EE470A 		vmov.f32	s1, s14
 5291 02e6 B0EE670A 		vmov.f32	s0, s15
 5292 02ea FFF7FEFF 		bl	utils_fast_atan2
 5293 02ee F0EE407A 		vmov.f32	s15, s0
 5294              		.loc 16 320 14 discriminator 8
 5295 02f2 7B68     		ldr	r3, [r7, #4]
 5296 02f4 C3ED107A 		vstr.32	s15, [r3, #64]
 321:Inc/foc.h     **** }
 5297              		.loc 16 321 1 discriminator 8
 5298 02f8 00BF     		nop
 5299 02fa 0837     		adds	r7, r7, #8
 5300              	.LCFI270:
 5301              		.cfi_def_cfa_offset 8
 5302 02fc BD46     		mov	sp, r7
 5303              	.LCFI271:
 5304              		.cfi_def_cfa_register 13
 5305              		@ sp needed
 5306 02fe 80BD     		pop	{r7, pc}
 5307              	.L235:
 5308              		.align	2
 5309              	.L234:
 5310 0300 17B75138 		.word	944879383
 5311 0304 0805B53F 		.word	1068827912
 5312 0308 08E53C1E 		.word	507307272
 5313              		.cfi_endproc
 5314              	.LFE1979:
 5316              		.section	.text.Prot_calc,"ax",%progbits
 5317              		.align	1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 590


 5318              		.syntax unified
 5319              		.thumb
 5320              		.thumb_func
 5321              		.fpu fpv4-sp-d16
 5323              	Prot_calc:
 5324              	.LFB1980:
 322:Inc/foc.h     **** 
 323:Inc/foc.h     **** /*********************************************************************
 324:Inc/foc.h     ****  * Enum with fault codes
 325:Inc/foc.h     ****  ****************************************************************** */
 326:Inc/foc.h     **** enum faultCode_e
 327:Inc/foc.h     **** {
 328:Inc/foc.h     ****     NONE,      // Fault code: No fault
 329:Inc/foc.h     ****     OCP_FLT_U, // Fault code: Overcurrent phase A
 330:Inc/foc.h     ****     OCP_FLT_V, // Fault code: Overcurrent phase B
 331:Inc/foc.h     ****     OVP_FLT,   // Fault code: Overvoltage DC-Link
 332:Inc/foc.h     ****     OVT_FLT,   // Fault code: PCB Overtemperature
 333:Inc/foc.h     ****     UVLO_FLT   // Fault code: Undervoltage DC-Link
 334:Inc/foc.h     **** };
 335:Inc/foc.h     **** typedef volatile enum faultCode_e faultCode_t;
 336:Inc/foc.h     **** 
 337:Inc/foc.h     **** /*********************************************************************
 338:Inc/foc.h     ****  * Struct with Protection data
 339:Inc/foc.h     ****  ****************************************************************** */
 340:Inc/foc.h     **** struct prot_s
 341:Inc/foc.h     **** {
 342:Inc/foc.h     ****     faultCode_t fltCode;
 343:Inc/foc.h     ****     float ocpThld, ovpThld, uvloThld, pcbTempThld; // Protection thresholds, OCP for phase currents
 344:Inc/foc.h     ****     float currPhU, currPhV, udc, tempPcb;
 345:Inc/foc.h     ****     uint8_t protFlag;
 346:Inc/foc.h     ****     uint8_t prechargeFlag;
 347:Inc/foc.h     ****     uint8_t enable;
 348:Inc/foc.h     **** };
 349:Inc/foc.h     **** typedef volatile struct prot_s prot_t;
 350:Inc/foc.h     **** #define PROTECTION_DEFAULTS \
 351:Inc/foc.h     ****     {                       \
 352:Inc/foc.h     ****         0,                  \
 353:Inc/foc.h     ****             0, 0, 0, 0,     \
 354:Inc/foc.h     ****             0, 0, 0, 0,     \
 355:Inc/foc.h     ****             0, 0, 0,        \
 356:Inc/foc.h     ****     }
 357:Inc/foc.h     **** 
 358:Inc/foc.h     **** static inline void Prot_calc(prot_t *p)
 359:Inc/foc.h     **** {
 5325              		.loc 16 359 1
 5326              		.cfi_startproc
 5327              		@ args = 0, pretend = 0, frame = 8
 5328              		@ frame_needed = 1, uses_anonymous_args = 0
 5329              		@ link register save eliminated.
 5330 0000 80B4     		push	{r7}
 5331              	.LCFI272:
 5332              		.cfi_def_cfa_offset 4
 5333              		.cfi_offset 7, -4
 5334 0002 83B0     		sub	sp, sp, #12
 5335              	.LCFI273:
 5336              		.cfi_def_cfa_offset 16
 5337 0004 00AF     		add	r7, sp, #0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 591


 5338              	.LCFI274:
 5339              		.cfi_def_cfa_register 7
 5340 0006 7860     		str	r0, [r7, #4]
 360:Inc/foc.h     ****     if (p->enable != 0)
 5341              		.loc 16 360 10
 5342 0008 7B68     		ldr	r3, [r7, #4]
 5343 000a 93F82630 		ldrb	r3, [r3, #38]
 5344 000e DBB2     		uxtb	r3, r3
 5345              		.loc 16 360 8
 5346 0010 002B     		cmp	r3, #0
 5347 0012 00F08180 		beq	.L252
 361:Inc/foc.h     ****     {
 362:Inc/foc.h     ****         if (p->currPhU >= p->ocpThld || p->currPhU <= -p->ocpThld)
 5348              		.loc 16 362 14
 5349 0016 7B68     		ldr	r3, [r7, #4]
 5350 0018 93ED057A 		vldr.32	s14, [r3, #20]
 5351              		.loc 16 362 28
 5352 001c 7B68     		ldr	r3, [r7, #4]
 5353 001e D3ED017A 		vldr.32	s15, [r3, #4]
 5354              		.loc 16 362 12
 5355 0022 B4EEE77A 		vcmpe.f32	s14, s15
 5356 0026 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5357 002a 0CDA     		bge	.L238
 5358              		.loc 16 362 42 discriminator 1
 5359 002c 7B68     		ldr	r3, [r7, #4]
 5360 002e 93ED057A 		vldr.32	s14, [r3, #20]
 5361              		.loc 16 362 57 discriminator 1
 5362 0032 7B68     		ldr	r3, [r7, #4]
 5363 0034 D3ED017A 		vldr.32	s15, [r3, #4]
 5364              		.loc 16 362 55 discriminator 1
 5365 0038 F1EE677A 		vneg.f32	s15, s15
 5366              		.loc 16 362 38 discriminator 1
 5367 003c B4EEE77A 		vcmpe.f32	s14, s15
 5368 0040 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5369 0044 06D8     		bhi	.L239
 5370              	.L238:
 363:Inc/foc.h     ****         {
 364:Inc/foc.h     ****             p->fltCode = OCP_FLT_U;
 5371              		.loc 16 364 24
 5372 0046 7B68     		ldr	r3, [r7, #4]
 5373 0048 0122     		movs	r2, #1
 5374 004a 1A70     		strb	r2, [r3]
 365:Inc/foc.h     ****             p->protFlag = 1;
 5375              		.loc 16 365 25
 5376 004c 7B68     		ldr	r3, [r7, #4]
 5377 004e 0122     		movs	r2, #1
 5378 0050 83F82420 		strb	r2, [r3, #36]
 5379              	.L239:
 366:Inc/foc.h     ****         }
 367:Inc/foc.h     ****         if (p->currPhV >= p->ocpThld || p->currPhV <= -p->ocpThld)
 5380              		.loc 16 367 14
 5381 0054 7B68     		ldr	r3, [r7, #4]
 5382 0056 93ED067A 		vldr.32	s14, [r3, #24]
 5383              		.loc 16 367 28
 5384 005a 7B68     		ldr	r3, [r7, #4]
 5385 005c D3ED017A 		vldr.32	s15, [r3, #4]
 5386              		.loc 16 367 12
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 592


 5387 0060 B4EEE77A 		vcmpe.f32	s14, s15
 5388 0064 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5389 0068 0CDA     		bge	.L241
 5390              		.loc 16 367 42 discriminator 1
 5391 006a 7B68     		ldr	r3, [r7, #4]
 5392 006c 93ED067A 		vldr.32	s14, [r3, #24]
 5393              		.loc 16 367 57 discriminator 1
 5394 0070 7B68     		ldr	r3, [r7, #4]
 5395 0072 D3ED017A 		vldr.32	s15, [r3, #4]
 5396              		.loc 16 367 55 discriminator 1
 5397 0076 F1EE677A 		vneg.f32	s15, s15
 5398              		.loc 16 367 38 discriminator 1
 5399 007a B4EEE77A 		vcmpe.f32	s14, s15
 5400 007e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5401 0082 06D8     		bhi	.L242
 5402              	.L241:
 368:Inc/foc.h     ****         {
 369:Inc/foc.h     ****             p->fltCode = OCP_FLT_V;
 5403              		.loc 16 369 24
 5404 0084 7B68     		ldr	r3, [r7, #4]
 5405 0086 0222     		movs	r2, #2
 5406 0088 1A70     		strb	r2, [r3]
 370:Inc/foc.h     ****             p->protFlag = 1;
 5407              		.loc 16 370 25
 5408 008a 7B68     		ldr	r3, [r7, #4]
 5409 008c 0122     		movs	r2, #1
 5410 008e 83F82420 		strb	r2, [r3, #36]
 5411              	.L242:
 371:Inc/foc.h     ****         }
 372:Inc/foc.h     ****         if (p->udc >= p->ovpThld)
 5412              		.loc 16 372 14
 5413 0092 7B68     		ldr	r3, [r7, #4]
 5414 0094 93ED077A 		vldr.32	s14, [r3, #28]
 5415              		.loc 16 372 24
 5416 0098 7B68     		ldr	r3, [r7, #4]
 5417 009a D3ED027A 		vldr.32	s15, [r3, #8]
 5418              		.loc 16 372 12
 5419 009e B4EEE77A 		vcmpe.f32	s14, s15
 5420 00a2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5421 00a6 06DB     		blt	.L244
 373:Inc/foc.h     ****         {
 374:Inc/foc.h     ****             p->fltCode = OVP_FLT;
 5422              		.loc 16 374 24
 5423 00a8 7B68     		ldr	r3, [r7, #4]
 5424 00aa 0322     		movs	r2, #3
 5425 00ac 1A70     		strb	r2, [r3]
 375:Inc/foc.h     ****             p->protFlag = 1;
 5426              		.loc 16 375 25
 5427 00ae 7B68     		ldr	r3, [r7, #4]
 5428 00b0 0122     		movs	r2, #1
 5429 00b2 83F82420 		strb	r2, [r3, #36]
 5430              	.L244:
 376:Inc/foc.h     ****         }
 377:Inc/foc.h     ****         if (p->udc <= p->uvloThld)
 5431              		.loc 16 377 14
 5432 00b6 7B68     		ldr	r3, [r7, #4]
 5433 00b8 93ED077A 		vldr.32	s14, [r3, #28]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 593


 5434              		.loc 16 377 24
 5435 00bc 7B68     		ldr	r3, [r7, #4]
 5436 00be D3ED037A 		vldr.32	s15, [r3, #12]
 5437              		.loc 16 377 12
 5438 00c2 B4EEE77A 		vcmpe.f32	s14, s15
 5439 00c6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5440 00ca 0CD8     		bhi	.L246
 378:Inc/foc.h     ****         {
 379:Inc/foc.h     ****             if (p->prechargeFlag != 0)
 5441              		.loc 16 379 18
 5442 00cc 7B68     		ldr	r3, [r7, #4]
 5443 00ce 93F82530 		ldrb	r3, [r3, #37]
 5444 00d2 DBB2     		uxtb	r3, r3
 5445              		.loc 16 379 16
 5446 00d4 002B     		cmp	r3, #0
 5447 00d6 06D0     		beq	.L246
 380:Inc/foc.h     ****             {
 381:Inc/foc.h     ****                 p->fltCode = UVLO_FLT;
 5448              		.loc 16 381 28
 5449 00d8 7B68     		ldr	r3, [r7, #4]
 5450 00da 0522     		movs	r2, #5
 5451 00dc 1A70     		strb	r2, [r3]
 382:Inc/foc.h     ****                 p->protFlag = 1;
 5452              		.loc 16 382 29
 5453 00de 7B68     		ldr	r3, [r7, #4]
 5454 00e0 0122     		movs	r2, #1
 5455 00e2 83F82420 		strb	r2, [r3, #36]
 5456              	.L246:
 383:Inc/foc.h     ****             }
 384:Inc/foc.h     ****         }
 385:Inc/foc.h     ****         if (p->tempPcb >= p->pcbTempThld)
 5457              		.loc 16 385 14
 5458 00e6 7B68     		ldr	r3, [r7, #4]
 5459 00e8 93ED087A 		vldr.32	s14, [r3, #32]
 5460              		.loc 16 385 28
 5461 00ec 7B68     		ldr	r3, [r7, #4]
 5462 00ee D3ED047A 		vldr.32	s15, [r3, #16]
 5463              		.loc 16 385 12
 5464 00f2 B4EEE77A 		vcmpe.f32	s14, s15
 5465 00f6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5466 00fa 00DA     		bge	.L251
 386:Inc/foc.h     ****         {
 387:Inc/foc.h     ****             if (p->prechargeFlag != 0)
 388:Inc/foc.h     ****             {
 389:Inc/foc.h     ****                 p->fltCode = OVT_FLT;
 390:Inc/foc.h     ****                 p->protFlag = 1;
 391:Inc/foc.h     ****             }
 392:Inc/foc.h     ****         }
 393:Inc/foc.h     ****     }
 394:Inc/foc.h     **** }
 5467              		.loc 16 394 1
 5468 00fc 0CE0     		b	.L252
 5469              	.L251:
 387:Inc/foc.h     ****             {
 5470              		.loc 16 387 18
 5471 00fe 7B68     		ldr	r3, [r7, #4]
 5472 0100 93F82530 		ldrb	r3, [r3, #37]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 594


 5473 0104 DBB2     		uxtb	r3, r3
 387:Inc/foc.h     ****             {
 5474              		.loc 16 387 16
 5475 0106 002B     		cmp	r3, #0
 5476 0108 06D0     		beq	.L252
 389:Inc/foc.h     ****                 p->protFlag = 1;
 5477              		.loc 16 389 28
 5478 010a 7B68     		ldr	r3, [r7, #4]
 5479 010c 0422     		movs	r2, #4
 5480 010e 1A70     		strb	r2, [r3]
 390:Inc/foc.h     ****             }
 5481              		.loc 16 390 29
 5482 0110 7B68     		ldr	r3, [r7, #4]
 5483 0112 0122     		movs	r2, #1
 5484 0114 83F82420 		strb	r2, [r3, #36]
 5485              	.L252:
 5486              		.loc 16 394 1
 5487 0118 00BF     		nop
 5488 011a 0C37     		adds	r7, r7, #12
 5489              	.LCFI275:
 5490              		.cfi_def_cfa_offset 4
 5491 011c BD46     		mov	sp, r7
 5492              	.LCFI276:
 5493              		.cfi_def_cfa_register 13
 5494              		@ sp needed
 5495 011e 5DF8047B 		ldr	r7, [sp], #4
 5496              	.LCFI277:
 5497              		.cfi_restore 7
 5498              		.cfi_def_cfa_offset 0
 5499 0122 7047     		bx	lr
 5500              		.cfi_endproc
 5501              	.LFE1980:
 5503              		.section	.text.Pll_calc,"ax",%progbits
 5504              		.align	1
 5505              		.syntax unified
 5506              		.thumb
 5507              		.thumb_func
 5508              		.fpu fpv4-sp-d16
 5510              	Pll_calc:
 5511              	.LFB1981:
 395:Inc/foc.h     **** 
 396:Inc/foc.h     **** /*********************************************************************
 397:Inc/foc.h     ****  * Struct with PLL based angle and speed estimation
 398:Inc/foc.h     ****  ****************************************************************** */
 399:Inc/foc.h     **** struct pll_s
 400:Inc/foc.h     **** {
 401:Inc/foc.h     ****     float AngleRaw, dt;       // Input: Raw electrical angle(rad), sample time(s)
 402:Inc/foc.h     ****     float Err;                // Internal: Electrical angle error (delta Theta)
 403:Inc/foc.h     ****     float SpeedPll, AnglePll; // Output: Filtered Speed(rad/s), Angle(rad)
 404:Inc/foc.h     ****     float Kp, Ki;             // Parameter: PLL gains
 405:Inc/foc.h     **** };
 406:Inc/foc.h     **** typedef volatile struct pll_s pll_t;
 407:Inc/foc.h     **** 
 408:Inc/foc.h     **** /*-----------------------------------------------------------------------------
 409:Inc/foc.h     **** Default initalizer for the SPEED_MEAS_QEP object.
 410:Inc/foc.h     **** -----------------------------------------------------------------------------*/
 411:Inc/foc.h     **** #define PLL_DEFAULTS         \
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 595


 412:Inc/foc.h     ****     {                        \
 413:Inc/foc.h     ****         0, 0,                \
 414:Inc/foc.h     ****             0,               \
 415:Inc/foc.h     ****             0, 0,            \
 416:Inc/foc.h     ****             2000.f, 30000.f, \
 417:Inc/foc.h     ****     }
 418:Inc/foc.h     **** 
 419:Inc/foc.h     **** static inline void Pll_calc(pll_t *p)
 420:Inc/foc.h     **** {
 5512              		.loc 16 420 1
 5513              		.cfi_startproc
 5514              		@ args = 0, pretend = 0, frame = 8
 5515              		@ frame_needed = 1, uses_anonymous_args = 0
 5516              		@ link register save eliminated.
 5517 0000 80B4     		push	{r7}
 5518              	.LCFI278:
 5519              		.cfi_def_cfa_offset 4
 5520              		.cfi_offset 7, -4
 5521 0002 83B0     		sub	sp, sp, #12
 5522              	.LCFI279:
 5523              		.cfi_def_cfa_offset 16
 5524 0004 00AF     		add	r7, sp, #0
 5525              	.LCFI280:
 5526              		.cfi_def_cfa_register 7
 5527 0006 7860     		str	r0, [r7, #4]
 421:Inc/foc.h     ****     p->Err = p->AngleRaw - p->AnglePll + 1e-20f; // for avoid QNAN
 5528              		.loc 16 421 15
 5529 0008 7B68     		ldr	r3, [r7, #4]
 5530 000a 93ED007A 		vldr.32	s14, [r3]
 5531              		.loc 16 421 29
 5532 000e 7B68     		ldr	r3, [r7, #4]
 5533 0010 D3ED047A 		vldr.32	s15, [r3, #16]
 5534              		.loc 16 421 26
 5535 0014 77EE677A 		vsub.f32	s15, s14, s15
 5536              		.loc 16 421 40
 5537 0018 9FED467A 		vldr.32	s14, .L268
 5538 001c 77EE877A 		vadd.f32	s15, s15, s14
 5539              		.loc 16 421 12
 5540 0020 7B68     		ldr	r3, [r7, #4]
 5541 0022 C3ED027A 		vstr.32	s15, [r3, #8]
 422:Inc/foc.h     ****     /* Normalize to range -PI to PI */
 423:Inc/foc.h     ****     if (p->Err < -MF_PI)
 5542              		.loc 16 423 10
 5543 0026 7B68     		ldr	r3, [r7, #4]
 5544 0028 D3ED027A 		vldr.32	s15, [r3, #8]
 5545              		.loc 16 423 8
 5546 002c 9FED427A 		vldr.32	s14, .L268+4
 5547 0030 F4EEC77A 		vcmpe.f32	s15, s14
 5548 0034 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5549 0038 0AD5     		bpl	.L266
 424:Inc/foc.h     ****         p->Err = p->Err + M_2PI;
 5550              		.loc 16 424 19
 5551 003a 7B68     		ldr	r3, [r7, #4]
 5552 003c D3ED027A 		vldr.32	s15, [r3, #8]
 5553              		.loc 16 424 25
 5554 0040 9FED3E7A 		vldr.32	s14, .L268+8
 5555 0044 77EE877A 		vadd.f32	s15, s15, s14
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 596


 5556              		.loc 16 424 16
 5557 0048 7B68     		ldr	r3, [r7, #4]
 5558 004a C3ED027A 		vstr.32	s15, [r3, #8]
 5559 004e 13E0     		b	.L256
 5560              	.L266:
 425:Inc/foc.h     ****     else if (p->Err > MF_PI)
 5561              		.loc 16 425 15
 5562 0050 7B68     		ldr	r3, [r7, #4]
 5563 0052 D3ED027A 		vldr.32	s15, [r3, #8]
 5564              		.loc 16 425 13
 5565 0056 9FED3A7A 		vldr.32	s14, .L268+12
 5566 005a F4EEC77A 		vcmpe.f32	s15, s14
 5567 005e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5568 0062 09DD     		ble	.L256
 426:Inc/foc.h     ****         p->Err = p->Err - M_2PI;
 5569              		.loc 16 426 19
 5570 0064 7B68     		ldr	r3, [r7, #4]
 5571 0066 D3ED027A 		vldr.32	s15, [r3, #8]
 5572              		.loc 16 426 25
 5573 006a 9FED347A 		vldr.32	s14, .L268+8
 5574 006e 77EEC77A 		vsub.f32	s15, s15, s14
 5575              		.loc 16 426 16
 5576 0072 7B68     		ldr	r3, [r7, #4]
 5577 0074 C3ED027A 		vstr.32	s15, [r3, #8]
 5578              	.L256:
 427:Inc/foc.h     ****     /* calc pll angle */
 428:Inc/foc.h     ****     p->AnglePll += (p->SpeedPll + p->Err * p->Kp) * p->dt;
 5579              		.loc 16 428 22
 5580 0078 7B68     		ldr	r3, [r7, #4]
 5581 007a 93ED037A 		vldr.32	s14, [r3, #12]
 5582              		.loc 16 428 36
 5583 007e 7B68     		ldr	r3, [r7, #4]
 5584 0080 D3ED026A 		vldr.32	s13, [r3, #8]
 5585              		.loc 16 428 45
 5586 0084 7B68     		ldr	r3, [r7, #4]
 5587 0086 D3ED057A 		vldr.32	s15, [r3, #20]
 5588              		.loc 16 428 42
 5589 008a 66EEA77A 		vmul.f32	s15, s13, s15
 5590              		.loc 16 428 33
 5591 008e 37EE277A 		vadd.f32	s14, s14, s15
 5592              		.loc 16 428 54
 5593 0092 7B68     		ldr	r3, [r7, #4]
 5594 0094 D3ED017A 		vldr.32	s15, [r3, #4]
 5595              		.loc 16 428 51
 5596 0098 27EE277A 		vmul.f32	s14, s14, s15
 5597              		.loc 16 428 17
 5598 009c 7B68     		ldr	r3, [r7, #4]
 5599 009e D3ED047A 		vldr.32	s15, [r3, #16]
 5600 00a2 77EE277A 		vadd.f32	s15, s14, s15
 5601 00a6 7B68     		ldr	r3, [r7, #4]
 5602 00a8 C3ED047A 		vstr.32	s15, [r3, #16]
 429:Inc/foc.h     ****     /* Normalize to range -PI to PI */
 430:Inc/foc.h     ****     if (p->AnglePll < -MF_PI)
 5603              		.loc 16 430 10
 5604 00ac 7B68     		ldr	r3, [r7, #4]
 5605 00ae D3ED047A 		vldr.32	s15, [r3, #16]
 5606              		.loc 16 430 8
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 597


 5607 00b2 9FED217A 		vldr.32	s14, .L268+4
 5608 00b6 F4EEC77A 		vcmpe.f32	s15, s14
 5609 00ba F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5610 00be 0AD5     		bpl	.L267
 431:Inc/foc.h     ****         p->AnglePll = p->AnglePll + M_2PI;
 5611              		.loc 16 431 24
 5612 00c0 7B68     		ldr	r3, [r7, #4]
 5613 00c2 D3ED047A 		vldr.32	s15, [r3, #16]
 5614              		.loc 16 431 35
 5615 00c6 9FED1D7A 		vldr.32	s14, .L268+8
 5616 00ca 77EE877A 		vadd.f32	s15, s15, s14
 5617              		.loc 16 431 21
 5618 00ce 7B68     		ldr	r3, [r7, #4]
 5619 00d0 C3ED047A 		vstr.32	s15, [r3, #16]
 5620 00d4 13E0     		b	.L260
 5621              	.L267:
 432:Inc/foc.h     ****     else if (p->AnglePll > MF_PI)
 5622              		.loc 16 432 15
 5623 00d6 7B68     		ldr	r3, [r7, #4]
 5624 00d8 D3ED047A 		vldr.32	s15, [r3, #16]
 5625              		.loc 16 432 13
 5626 00dc 9FED187A 		vldr.32	s14, .L268+12
 5627 00e0 F4EEC77A 		vcmpe.f32	s15, s14
 5628 00e4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5629 00e8 09DD     		ble	.L260
 433:Inc/foc.h     ****         p->AnglePll = p->AnglePll - M_2PI;
 5630              		.loc 16 433 24
 5631 00ea 7B68     		ldr	r3, [r7, #4]
 5632 00ec D3ED047A 		vldr.32	s15, [r3, #16]
 5633              		.loc 16 433 35
 5634 00f0 9FED127A 		vldr.32	s14, .L268+8
 5635 00f4 77EEC77A 		vsub.f32	s15, s15, s14
 5636              		.loc 16 433 21
 5637 00f8 7B68     		ldr	r3, [r7, #4]
 5638 00fa C3ED047A 		vstr.32	s15, [r3, #16]
 5639              	.L260:
 434:Inc/foc.h     ****     /* calc pll speed */
 435:Inc/foc.h     ****     p->SpeedPll += p->Err * p->Ki * p->dt;
 5640              		.loc 16 435 21
 5641 00fe 7B68     		ldr	r3, [r7, #4]
 5642 0100 93ED027A 		vldr.32	s14, [r3, #8]
 5643              		.loc 16 435 30
 5644 0104 7B68     		ldr	r3, [r7, #4]
 5645 0106 D3ED067A 		vldr.32	s15, [r3, #24]
 5646              		.loc 16 435 27
 5647 010a 27EE277A 		vmul.f32	s14, s14, s15
 5648              		.loc 16 435 38
 5649 010e 7B68     		ldr	r3, [r7, #4]
 5650 0110 D3ED017A 		vldr.32	s15, [r3, #4]
 5651              		.loc 16 435 35
 5652 0114 27EE277A 		vmul.f32	s14, s14, s15
 5653              		.loc 16 435 17
 5654 0118 7B68     		ldr	r3, [r7, #4]
 5655 011a D3ED037A 		vldr.32	s15, [r3, #12]
 5656 011e 77EE277A 		vadd.f32	s15, s14, s15
 5657 0122 7B68     		ldr	r3, [r7, #4]
 5658 0124 C3ED037A 		vstr.32	s15, [r3, #12]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 598


 436:Inc/foc.h     **** }
 5659              		.loc 16 436 1
 5660 0128 00BF     		nop
 5661 012a 0C37     		adds	r7, r7, #12
 5662              	.LCFI281:
 5663              		.cfi_def_cfa_offset 4
 5664 012c BD46     		mov	sp, r7
 5665              	.LCFI282:
 5666              		.cfi_def_cfa_register 13
 5667              		@ sp needed
 5668 012e 5DF8047B 		ldr	r7, [sp], #4
 5669              	.LCFI283:
 5670              		.cfi_restore 7
 5671              		.cfi_def_cfa_offset 0
 5672 0132 7047     		bx	lr
 5673              	.L269:
 5674              		.align	2
 5675              	.L268:
 5676 0134 08E53C1E 		.word	507307272
 5677 0138 DB0F49C0 		.word	-1068953637
 5678 013c DB0FC940 		.word	1086918619
 5679 0140 DB0F4940 		.word	1078530011
 5680              		.cfi_endproc
 5681              	.LFE1981:
 5683              		.section	.text.CMTN_run,"ax",%progbits
 5684              		.align	1
 5685              		.syntax unified
 5686              		.thumb
 5687              		.thumb_func
 5688              		.fpu fpv4-sp-d16
 5690              	CMTN_run:
 5691              	.LFB1982:
 437:Inc/foc.h     **** 
 438:Inc/foc.h     **** /* **********************************************************************************
 439:Inc/foc.h     **** Description: 
 440:Inc/foc.h     **** Commutation trigger logic in sensorless operation.
 441:Inc/foc.h     **** 1) Find zero-cross poin.
 442:Inc/foc.h     **** 2) Starting inegrate BEMF.
 443:Inc/foc.h     **** 3) When BEMF integral grater than threshold value - switch to next step 
 444:Inc/foc.h     **** *********************************************************************************** */
 445:Inc/foc.h     **** struct cmtn_s
 446:Inc/foc.h     **** {
 447:Inc/foc.h     ****     uint8_t Trigger; // Output: commutation trigger flag
 448:Inc/foc.h     ****     float fluxBuff;
 449:Inc/foc.h     ****     float cmtnTh;
 450:Inc/foc.h     ****     float As, Bs, Cs;
 451:Inc/foc.h     ****     float An, Bn, Cn;
 452:Inc/foc.h     ****     uint8_t dir;
 453:Inc/foc.h     ****     uint8_t cmtnState;
 454:Inc/foc.h     ****     float halfVdc;
 455:Inc/foc.h     ****     float Neutral;
 456:Inc/foc.h     ****     filterData_t lpf_bemfA; // Data struct: bemf A low-pass filter data
 457:Inc/foc.h     ****     filterData_t lpf_bemfB; // Data struct: bemf B low-pass filter data
 458:Inc/foc.h     ****     filterData_t lpf_bemfC; // Data struct: bemf C low-pass filter data
 459:Inc/foc.h     **** };
 460:Inc/foc.h     **** typedef volatile struct cmtn_s cmtn_t;
 461:Inc/foc.h     **** #define CMTN_DEFAULTS        \
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 599


 462:Inc/foc.h     ****     {                        \
 463:Inc/foc.h     ****         0,                   \
 464:Inc/foc.h     ****             0,               \
 465:Inc/foc.h     ****             1.f,             \
 466:Inc/foc.h     ****             0, 0, 0,         \
 467:Inc/foc.h     ****             0, 0, 0,         \
 468:Inc/foc.h     ****             0,               \
 469:Inc/foc.h     ****             0,               \
 470:Inc/foc.h     ****             0,               \
 471:Inc/foc.h     ****             0,               \
 472:Inc/foc.h     ****             FILTER_DEFAULTS, \
 473:Inc/foc.h     ****             FILTER_DEFAULTS, \
 474:Inc/foc.h     ****             FILTER_DEFAULTS, \
 475:Inc/foc.h     ****     }
 476:Inc/foc.h     **** 
 477:Inc/foc.h     **** static inline void CMTN_run(volatile cmtn_t *obj)
 478:Inc/foc.h     **** {
 5692              		.loc 16 478 1
 5693              		.cfi_startproc
 5694              		@ args = 0, pretend = 0, frame = 8
 5695              		@ frame_needed = 1, uses_anonymous_args = 0
 5696              		@ link register save eliminated.
 5697 0000 80B4     		push	{r7}
 5698              	.LCFI284:
 5699              		.cfi_def_cfa_offset 4
 5700              		.cfi_offset 7, -4
 5701 0002 83B0     		sub	sp, sp, #12
 5702              	.LCFI285:
 5703              		.cfi_def_cfa_offset 16
 5704 0004 00AF     		add	r7, sp, #0
 5705              	.LCFI286:
 5706              		.cfi_def_cfa_register 7
 5707 0006 7860     		str	r0, [r7, #4]
 479:Inc/foc.h     ****     // clear flags on entry if state is changed:
 480:Inc/foc.h     ****     obj->Trigger = 0;
 5708              		.loc 16 480 18
 5709 0008 7B68     		ldr	r3, [r7, #4]
 5710 000a 0022     		movs	r2, #0
 5711 000c 1A70     		strb	r2, [r3]
 481:Inc/foc.h     ****     obj->Neutral = (obj->As + obj->Bs + obj->Cs) * 0.333333f;
 5712              		.loc 16 481 24
 5713 000e 7B68     		ldr	r3, [r7, #4]
 5714 0010 93ED037A 		vldr.32	s14, [r3, #12]
 5715              		.loc 16 481 34
 5716 0014 7B68     		ldr	r3, [r7, #4]
 5717 0016 D3ED047A 		vldr.32	s15, [r3, #16]
 5718              		.loc 16 481 29
 5719 001a 37EE277A 		vadd.f32	s14, s14, s15
 5720              		.loc 16 481 44
 5721 001e 7B68     		ldr	r3, [r7, #4]
 5722 0020 D3ED057A 		vldr.32	s15, [r3, #20]
 5723              		.loc 16 481 39
 5724 0024 77EE277A 		vadd.f32	s15, s14, s15
 5725              		.loc 16 481 50
 5726 0028 9FEDB57A 		vldr.32	s14, .L410
 5727 002c 67EE877A 		vmul.f32	s15, s15, s14
 5728              		.loc 16 481 18
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 600


 5729 0030 7B68     		ldr	r3, [r7, #4]
 5730 0032 C3ED0B7A 		vstr.32	s15, [r3, #44]
 482:Inc/foc.h     ****     obj->An = obj->As - obj->Neutral;
 5731              		.loc 16 482 18
 5732 0036 7B68     		ldr	r3, [r7, #4]
 5733 0038 93ED037A 		vldr.32	s14, [r3, #12]
 5734              		.loc 16 482 28
 5735 003c 7B68     		ldr	r3, [r7, #4]
 5736 003e D3ED0B7A 		vldr.32	s15, [r3, #44]
 5737              		.loc 16 482 23
 5738 0042 77EE677A 		vsub.f32	s15, s14, s15
 5739              		.loc 16 482 13
 5740 0046 7B68     		ldr	r3, [r7, #4]
 5741 0048 C3ED067A 		vstr.32	s15, [r3, #24]
 483:Inc/foc.h     ****     obj->Bn = obj->Bs - obj->Neutral;
 5742              		.loc 16 483 18
 5743 004c 7B68     		ldr	r3, [r7, #4]
 5744 004e 93ED047A 		vldr.32	s14, [r3, #16]
 5745              		.loc 16 483 28
 5746 0052 7B68     		ldr	r3, [r7, #4]
 5747 0054 D3ED0B7A 		vldr.32	s15, [r3, #44]
 5748              		.loc 16 483 23
 5749 0058 77EE677A 		vsub.f32	s15, s14, s15
 5750              		.loc 16 483 13
 5751 005c 7B68     		ldr	r3, [r7, #4]
 5752 005e C3ED077A 		vstr.32	s15, [r3, #28]
 484:Inc/foc.h     ****     obj->Cn = obj->Cs - obj->Neutral;
 5753              		.loc 16 484 18
 5754 0062 7B68     		ldr	r3, [r7, #4]
 5755 0064 93ED057A 		vldr.32	s14, [r3, #20]
 5756              		.loc 16 484 28
 5757 0068 7B68     		ldr	r3, [r7, #4]
 5758 006a D3ED0B7A 		vldr.32	s15, [r3, #44]
 5759              		.loc 16 484 23
 5760 006e 77EE677A 		vsub.f32	s15, s14, s15
 5761              		.loc 16 484 13
 5762 0072 7B68     		ldr	r3, [r7, #4]
 5763 0074 C3ED087A 		vstr.32	s15, [r3, #32]
 485:Inc/foc.h     **** 
 486:Inc/foc.h     ****     if (obj->dir == 1)
 5764              		.loc 16 486 12
 5765 0078 7B68     		ldr	r3, [r7, #4]
 5766 007a 93F82430 		ldrb	r3, [r3, #36]
 5767 007e DBB2     		uxtb	r3, r3
 5768              		.loc 16 486 8
 5769 0080 012B     		cmp	r3, #1
 5770 0082 40F06F81 		bne	.L407
 487:Inc/foc.h     ****     {
 488:Inc/foc.h     ****         // Commutation State table Tasks; must correspond to bldcpwm.h table!
 489:Inc/foc.h     ****         switch (obj->cmtnState)
 5771              		.loc 16 489 20
 5772 0086 7B68     		ldr	r3, [r7, #4]
 5773 0088 93F82530 		ldrb	r3, [r3, #37]
 5774 008c DBB2     		uxtb	r3, r3
 5775              		.loc 16 489 9
 5776 008e 052B     		cmp	r3, #5
 5777 0090 00F26981 		bhi	.L271
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 601


 5778 0094 01A2     		adr	r2, .L273
 5779 0096 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 5780 009a 00BF     		.p2align 2
 5781              	.L273:
 5782 009c B5000000 		.word	.L278+1
 5783 00a0 27010000 		.word	.L277+1
 5784 00a4 99010000 		.word	.L276+1
 5785 00a8 0B020000 		.word	.L275+1
 5786 00ac 7D020000 		.word	.L274+1
 5787 00b0 EF020000 		.word	.L272+1
 5788              		.p2align 1
 5789              	.L278:
 490:Inc/foc.h     ****         {
 491:Inc/foc.h     ****         case 0: // State s1: current flows to motor windings from voltage A->B, de-energized voltag
 492:Inc/foc.h     **** 
 493:Inc/foc.h     ****             //  As we are interested in the zero crossing of the Bemf it is possible to check only 
 494:Inc/foc.h     ****             //  the Bemf sign change
 495:Inc/foc.h     ****             if (obj->Cn > 0.f)
 5790              		.loc 16 495 20
 5791 00b4 7B68     		ldr	r3, [r7, #4]
 5792 00b6 D3ED087A 		vldr.32	s15, [r3, #32]
 5793              		.loc 16 495 16
 5794 00ba F5EEC07A 		vcmpe.f32	s15, #0
 5795 00be F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5796 00c2 00DC     		bgt	.L359
 496:Inc/foc.h     ****             {
 497:Inc/foc.h     ****                 obj->fluxBuff += obj->Cn;             // integrate BEMF
 498:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 499:Inc/foc.h     ****                 {
 500:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 501:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 502:Inc/foc.h     ****                 }
 503:Inc/foc.h     ****             }
 504:Inc/foc.h     ****             break;
 5797              		.loc 16 504 13
 5798 00c4 4FE1     		b	.L271
 5799              	.L359:
 497:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5800              		.loc 16 497 37
 5801 00c6 7B68     		ldr	r3, [r7, #4]
 5802 00c8 93ED087A 		vldr.32	s14, [r3, #32]
 497:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5803              		.loc 16 497 31
 5804 00cc 7B68     		ldr	r3, [r7, #4]
 5805 00ce D3ED017A 		vldr.32	s15, [r3, #4]
 5806 00d2 77EE277A 		vadd.f32	s15, s14, s15
 5807 00d6 7B68     		ldr	r3, [r7, #4]
 5808 00d8 C3ED017A 		vstr.32	s15, [r3, #4]
 498:Inc/foc.h     ****                 {
 5809              		.loc 16 498 21
 5810 00dc 7B68     		ldr	r3, [r7, #4]
 5811 00de D3ED017A 		vldr.32	s15, [r3, #4]
 5812 00e2 F5EEC07A 		vcmpe.f32	s15, #0
 5813 00e6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5814 00ea 08D5     		bpl	.L395
 498:Inc/foc.h     ****                 {
 5815              		.loc 16 498 21 is_stmt 0 discriminator 1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 602


 5816 00ec 7B68     		ldr	r3, [r7, #4]
 5817 00ee D3ED017A 		vldr.32	s15, [r3, #4]
 5818 00f2 F1EE677A 		vneg.f32	s15, s15
 5819 00f6 7B68     		ldr	r3, [r7, #4]
 5820 00f8 C3ED017A 		vstr.32	s15, [r3, #4]
 5821 00fc 02E0     		b	.L283
 5822              	.L395:
 498:Inc/foc.h     ****                 {
 5823              		.loc 16 498 21 discriminator 2
 5824 00fe 7B68     		ldr	r3, [r7, #4]
 5825 0100 D3ED017A 		vldr.32	s15, [r3, #4]
 5826              	.L283:
 498:Inc/foc.h     ****                 {
 5827              		.loc 16 498 45 is_stmt 1 discriminator 4
 5828 0104 7B68     		ldr	r3, [r7, #4]
 5829 0106 93ED027A 		vldr.32	s14, [r3, #8]
 498:Inc/foc.h     ****                 {
 5830              		.loc 16 498 20 discriminator 4
 5831 010a F4EEC77A 		vcmpe.f32	s15, s14
 5832 010e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5833 0112 00DC     		bgt	.L361
 5834              		.loc 16 504 13 discriminator 4
 5835 0114 27E1     		b	.L271
 5836              	.L361:
 500:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 5837              		.loc 16 500 35
 5838 0116 7B68     		ldr	r3, [r7, #4]
 5839 0118 4FF00002 		mov	r2, #0
 5840 011c 5A60     		str	r2, [r3, #4]	@ float
 501:Inc/foc.h     ****                 }
 5841              		.loc 16 501 34
 5842 011e 7B68     		ldr	r3, [r7, #4]
 5843 0120 0122     		movs	r2, #1
 5844 0122 1A70     		strb	r2, [r3]
 5845              		.loc 16 504 13
 5846 0124 1FE1     		b	.L271
 5847              	.L277:
 505:Inc/foc.h     ****         case 1: // State s2: current flows to motor windings from voltage A->C, de-energized voltag
 506:Inc/foc.h     **** 
 507:Inc/foc.h     ****             if (obj->Bn < 0.f)
 5848              		.loc 16 507 20
 5849 0126 7B68     		ldr	r3, [r7, #4]
 5850 0128 D3ED077A 		vldr.32	s15, [r3, #28]
 5851              		.loc 16 507 16
 5852 012c F5EEC07A 		vcmpe.f32	s15, #0
 5853 0130 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5854 0134 00D4     		bmi	.L362
 508:Inc/foc.h     ****             {
 509:Inc/foc.h     ****                 obj->fluxBuff += obj->Bn;             // integrate BEMF
 510:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 511:Inc/foc.h     ****                 {
 512:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 513:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 514:Inc/foc.h     ****                 }
 515:Inc/foc.h     ****             }
 516:Inc/foc.h     ****             break;
 5855              		.loc 16 516 13
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 603


 5856 0136 16E1     		b	.L271
 5857              	.L362:
 509:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5858              		.loc 16 509 37
 5859 0138 7B68     		ldr	r3, [r7, #4]
 5860 013a 93ED077A 		vldr.32	s14, [r3, #28]
 509:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5861              		.loc 16 509 31
 5862 013e 7B68     		ldr	r3, [r7, #4]
 5863 0140 D3ED017A 		vldr.32	s15, [r3, #4]
 5864 0144 77EE277A 		vadd.f32	s15, s14, s15
 5865 0148 7B68     		ldr	r3, [r7, #4]
 5866 014a C3ED017A 		vstr.32	s15, [r3, #4]
 510:Inc/foc.h     ****                 {
 5867              		.loc 16 510 21
 5868 014e 7B68     		ldr	r3, [r7, #4]
 5869 0150 D3ED017A 		vldr.32	s15, [r3, #4]
 5870 0154 F5EEC07A 		vcmpe.f32	s15, #0
 5871 0158 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5872 015c 08D5     		bpl	.L396
 510:Inc/foc.h     ****                 {
 5873              		.loc 16 510 21 is_stmt 0 discriminator 1
 5874 015e 7B68     		ldr	r3, [r7, #4]
 5875 0160 D3ED017A 		vldr.32	s15, [r3, #4]
 5876 0164 F1EE677A 		vneg.f32	s15, s15
 5877 0168 7B68     		ldr	r3, [r7, #4]
 5878 016a C3ED017A 		vstr.32	s15, [r3, #4]
 5879 016e 02E0     		b	.L289
 5880              	.L396:
 510:Inc/foc.h     ****                 {
 5881              		.loc 16 510 21 discriminator 2
 5882 0170 7B68     		ldr	r3, [r7, #4]
 5883 0172 D3ED017A 		vldr.32	s15, [r3, #4]
 5884              	.L289:
 510:Inc/foc.h     ****                 {
 5885              		.loc 16 510 45 is_stmt 1 discriminator 4
 5886 0176 7B68     		ldr	r3, [r7, #4]
 5887 0178 93ED027A 		vldr.32	s14, [r3, #8]
 510:Inc/foc.h     ****                 {
 5888              		.loc 16 510 20 discriminator 4
 5889 017c F4EEC77A 		vcmpe.f32	s15, s14
 5890 0180 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5891 0184 00DC     		bgt	.L364
 5892              		.loc 16 516 13 discriminator 4
 5893 0186 EEE0     		b	.L271
 5894              	.L364:
 512:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 5895              		.loc 16 512 35
 5896 0188 7B68     		ldr	r3, [r7, #4]
 5897 018a 4FF00002 		mov	r2, #0
 5898 018e 5A60     		str	r2, [r3, #4]	@ float
 513:Inc/foc.h     ****                 }
 5899              		.loc 16 513 34
 5900 0190 7B68     		ldr	r3, [r7, #4]
 5901 0192 0122     		movs	r2, #1
 5902 0194 1A70     		strb	r2, [r3]
 5903              		.loc 16 516 13
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 604


 5904 0196 E6E0     		b	.L271
 5905              	.L276:
 517:Inc/foc.h     ****         case 2: // State s3: current flows to motor windings from voltage B->C, de-energized voltag
 518:Inc/foc.h     **** 
 519:Inc/foc.h     ****             if (obj->An > 0.f)
 5906              		.loc 16 519 20
 5907 0198 7B68     		ldr	r3, [r7, #4]
 5908 019a D3ED067A 		vldr.32	s15, [r3, #24]
 5909              		.loc 16 519 16
 5910 019e F5EEC07A 		vcmpe.f32	s15, #0
 5911 01a2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5912 01a6 00DC     		bgt	.L365
 520:Inc/foc.h     ****             {
 521:Inc/foc.h     ****                 obj->fluxBuff += obj->An;             // integrate BEMF
 522:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 523:Inc/foc.h     ****                 {
 524:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 525:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 526:Inc/foc.h     ****                 }
 527:Inc/foc.h     ****             }
 528:Inc/foc.h     ****             break;
 5913              		.loc 16 528 13
 5914 01a8 DDE0     		b	.L271
 5915              	.L365:
 521:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5916              		.loc 16 521 37
 5917 01aa 7B68     		ldr	r3, [r7, #4]
 5918 01ac 93ED067A 		vldr.32	s14, [r3, #24]
 521:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5919              		.loc 16 521 31
 5920 01b0 7B68     		ldr	r3, [r7, #4]
 5921 01b2 D3ED017A 		vldr.32	s15, [r3, #4]
 5922 01b6 77EE277A 		vadd.f32	s15, s14, s15
 5923 01ba 7B68     		ldr	r3, [r7, #4]
 5924 01bc C3ED017A 		vstr.32	s15, [r3, #4]
 522:Inc/foc.h     ****                 {
 5925              		.loc 16 522 21
 5926 01c0 7B68     		ldr	r3, [r7, #4]
 5927 01c2 D3ED017A 		vldr.32	s15, [r3, #4]
 5928 01c6 F5EEC07A 		vcmpe.f32	s15, #0
 5929 01ca F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5930 01ce 08D5     		bpl	.L397
 522:Inc/foc.h     ****                 {
 5931              		.loc 16 522 21 is_stmt 0 discriminator 1
 5932 01d0 7B68     		ldr	r3, [r7, #4]
 5933 01d2 D3ED017A 		vldr.32	s15, [r3, #4]
 5934 01d6 F1EE677A 		vneg.f32	s15, s15
 5935 01da 7B68     		ldr	r3, [r7, #4]
 5936 01dc C3ED017A 		vstr.32	s15, [r3, #4]
 5937 01e0 02E0     		b	.L295
 5938              	.L397:
 522:Inc/foc.h     ****                 {
 5939              		.loc 16 522 21 discriminator 2
 5940 01e2 7B68     		ldr	r3, [r7, #4]
 5941 01e4 D3ED017A 		vldr.32	s15, [r3, #4]
 5942              	.L295:
 522:Inc/foc.h     ****                 {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 605


 5943              		.loc 16 522 45 is_stmt 1 discriminator 4
 5944 01e8 7B68     		ldr	r3, [r7, #4]
 5945 01ea 93ED027A 		vldr.32	s14, [r3, #8]
 522:Inc/foc.h     ****                 {
 5946              		.loc 16 522 20 discriminator 4
 5947 01ee F4EEC77A 		vcmpe.f32	s15, s14
 5948 01f2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5949 01f6 00DC     		bgt	.L367
 5950              		.loc 16 528 13 discriminator 4
 5951 01f8 B5E0     		b	.L271
 5952              	.L367:
 524:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 5953              		.loc 16 524 35
 5954 01fa 7B68     		ldr	r3, [r7, #4]
 5955 01fc 4FF00002 		mov	r2, #0
 5956 0200 5A60     		str	r2, [r3, #4]	@ float
 525:Inc/foc.h     ****                 }
 5957              		.loc 16 525 34
 5958 0202 7B68     		ldr	r3, [r7, #4]
 5959 0204 0122     		movs	r2, #1
 5960 0206 1A70     		strb	r2, [r3]
 5961              		.loc 16 528 13
 5962 0208 ADE0     		b	.L271
 5963              	.L275:
 529:Inc/foc.h     ****         case 3: // State s4: current flows to motor windings from voltage B->A, de-energized voltag
 530:Inc/foc.h     **** 
 531:Inc/foc.h     ****             if (obj->Cn < 0.f)
 5964              		.loc 16 531 20
 5965 020a 7B68     		ldr	r3, [r7, #4]
 5966 020c D3ED087A 		vldr.32	s15, [r3, #32]
 5967              		.loc 16 531 16
 5968 0210 F5EEC07A 		vcmpe.f32	s15, #0
 5969 0214 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5970 0218 00D4     		bmi	.L368
 532:Inc/foc.h     ****             {
 533:Inc/foc.h     ****                 obj->fluxBuff += obj->Cn;             // integrate BEMF
 534:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 535:Inc/foc.h     ****                 {
 536:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 537:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 538:Inc/foc.h     ****                 }
 539:Inc/foc.h     ****             }
 540:Inc/foc.h     ****             break;
 5971              		.loc 16 540 13
 5972 021a A4E0     		b	.L271
 5973              	.L368:
 533:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5974              		.loc 16 533 37
 5975 021c 7B68     		ldr	r3, [r7, #4]
 5976 021e 93ED087A 		vldr.32	s14, [r3, #32]
 533:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5977              		.loc 16 533 31
 5978 0222 7B68     		ldr	r3, [r7, #4]
 5979 0224 D3ED017A 		vldr.32	s15, [r3, #4]
 5980 0228 77EE277A 		vadd.f32	s15, s14, s15
 5981 022c 7B68     		ldr	r3, [r7, #4]
 5982 022e C3ED017A 		vstr.32	s15, [r3, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 606


 534:Inc/foc.h     ****                 {
 5983              		.loc 16 534 21
 5984 0232 7B68     		ldr	r3, [r7, #4]
 5985 0234 D3ED017A 		vldr.32	s15, [r3, #4]
 5986 0238 F5EEC07A 		vcmpe.f32	s15, #0
 5987 023c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5988 0240 08D5     		bpl	.L398
 534:Inc/foc.h     ****                 {
 5989              		.loc 16 534 21 is_stmt 0 discriminator 1
 5990 0242 7B68     		ldr	r3, [r7, #4]
 5991 0244 D3ED017A 		vldr.32	s15, [r3, #4]
 5992 0248 F1EE677A 		vneg.f32	s15, s15
 5993 024c 7B68     		ldr	r3, [r7, #4]
 5994 024e C3ED017A 		vstr.32	s15, [r3, #4]
 5995 0252 02E0     		b	.L301
 5996              	.L398:
 534:Inc/foc.h     ****                 {
 5997              		.loc 16 534 21 discriminator 2
 5998 0254 7B68     		ldr	r3, [r7, #4]
 5999 0256 D3ED017A 		vldr.32	s15, [r3, #4]
 6000              	.L301:
 534:Inc/foc.h     ****                 {
 6001              		.loc 16 534 45 is_stmt 1 discriminator 4
 6002 025a 7B68     		ldr	r3, [r7, #4]
 6003 025c 93ED027A 		vldr.32	s14, [r3, #8]
 534:Inc/foc.h     ****                 {
 6004              		.loc 16 534 20 discriminator 4
 6005 0260 F4EEC77A 		vcmpe.f32	s15, s14
 6006 0264 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6007 0268 00DC     		bgt	.L370
 6008              		.loc 16 540 13 discriminator 4
 6009 026a 7CE0     		b	.L271
 6010              	.L370:
 536:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6011              		.loc 16 536 35
 6012 026c 7B68     		ldr	r3, [r7, #4]
 6013 026e 4FF00002 		mov	r2, #0
 6014 0272 5A60     		str	r2, [r3, #4]	@ float
 537:Inc/foc.h     ****                 }
 6015              		.loc 16 537 34
 6016 0274 7B68     		ldr	r3, [r7, #4]
 6017 0276 0122     		movs	r2, #1
 6018 0278 1A70     		strb	r2, [r3]
 6019              		.loc 16 540 13
 6020 027a 74E0     		b	.L271
 6021              	.L274:
 541:Inc/foc.h     ****         case 4: // State s5: current flows to motor windings from voltage C->A, de-energized voltag
 542:Inc/foc.h     **** 
 543:Inc/foc.h     ****             if (obj->Bn > 0.f)
 6022              		.loc 16 543 20
 6023 027c 7B68     		ldr	r3, [r7, #4]
 6024 027e D3ED077A 		vldr.32	s15, [r3, #28]
 6025              		.loc 16 543 16
 6026 0282 F5EEC07A 		vcmpe.f32	s15, #0
 6027 0286 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6028 028a 00DC     		bgt	.L371
 544:Inc/foc.h     ****             {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 607


 545:Inc/foc.h     ****                 obj->fluxBuff += obj->Bn;             // integrate BEMF
 546:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 547:Inc/foc.h     ****                 {
 548:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 549:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 550:Inc/foc.h     ****                 }
 551:Inc/foc.h     ****             }
 552:Inc/foc.h     ****             break;
 6029              		.loc 16 552 13
 6030 028c 6BE0     		b	.L271
 6031              	.L371:
 545:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6032              		.loc 16 545 37
 6033 028e 7B68     		ldr	r3, [r7, #4]
 6034 0290 93ED077A 		vldr.32	s14, [r3, #28]
 545:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6035              		.loc 16 545 31
 6036 0294 7B68     		ldr	r3, [r7, #4]
 6037 0296 D3ED017A 		vldr.32	s15, [r3, #4]
 6038 029a 77EE277A 		vadd.f32	s15, s14, s15
 6039 029e 7B68     		ldr	r3, [r7, #4]
 6040 02a0 C3ED017A 		vstr.32	s15, [r3, #4]
 546:Inc/foc.h     ****                 {
 6041              		.loc 16 546 21
 6042 02a4 7B68     		ldr	r3, [r7, #4]
 6043 02a6 D3ED017A 		vldr.32	s15, [r3, #4]
 6044 02aa F5EEC07A 		vcmpe.f32	s15, #0
 6045 02ae F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6046 02b2 08D5     		bpl	.L399
 546:Inc/foc.h     ****                 {
 6047              		.loc 16 546 21 is_stmt 0 discriminator 1
 6048 02b4 7B68     		ldr	r3, [r7, #4]
 6049 02b6 D3ED017A 		vldr.32	s15, [r3, #4]
 6050 02ba F1EE677A 		vneg.f32	s15, s15
 6051 02be 7B68     		ldr	r3, [r7, #4]
 6052 02c0 C3ED017A 		vstr.32	s15, [r3, #4]
 6053 02c4 02E0     		b	.L307
 6054              	.L399:
 546:Inc/foc.h     ****                 {
 6055              		.loc 16 546 21 discriminator 2
 6056 02c6 7B68     		ldr	r3, [r7, #4]
 6057 02c8 D3ED017A 		vldr.32	s15, [r3, #4]
 6058              	.L307:
 546:Inc/foc.h     ****                 {
 6059              		.loc 16 546 45 is_stmt 1 discriminator 4
 6060 02cc 7B68     		ldr	r3, [r7, #4]
 6061 02ce 93ED027A 		vldr.32	s14, [r3, #8]
 546:Inc/foc.h     ****                 {
 6062              		.loc 16 546 20 discriminator 4
 6063 02d2 F4EEC77A 		vcmpe.f32	s15, s14
 6064 02d6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6065 02da 00DC     		bgt	.L373
 6066              		.loc 16 552 13 discriminator 4
 6067 02dc 43E0     		b	.L271
 6068              	.L373:
 548:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6069              		.loc 16 548 35
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 608


 6070 02de 7B68     		ldr	r3, [r7, #4]
 6071 02e0 4FF00002 		mov	r2, #0
 6072 02e4 5A60     		str	r2, [r3, #4]	@ float
 549:Inc/foc.h     ****                 }
 6073              		.loc 16 549 34
 6074 02e6 7B68     		ldr	r3, [r7, #4]
 6075 02e8 0122     		movs	r2, #1
 6076 02ea 1A70     		strb	r2, [r3]
 6077              		.loc 16 552 13
 6078 02ec 3BE0     		b	.L271
 6079              	.L272:
 553:Inc/foc.h     ****         case 5: // State s6: current flows to motor windings from voltage C->B, de-energized voltag
 554:Inc/foc.h     **** 
 555:Inc/foc.h     ****             if (obj->An < 0.f)
 6080              		.loc 16 555 20
 6081 02ee 7B68     		ldr	r3, [r7, #4]
 6082 02f0 D3ED067A 		vldr.32	s15, [r3, #24]
 6083              		.loc 16 555 16
 6084 02f4 F5EEC07A 		vcmpe.f32	s15, #0
 6085 02f8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6086 02fc 02D4     		bmi	.L374
 556:Inc/foc.h     ****             {
 557:Inc/foc.h     ****                 obj->fluxBuff += obj->An;             // integrate BEMF
 558:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 559:Inc/foc.h     ****                 {
 560:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 561:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 562:Inc/foc.h     ****                 }
 563:Inc/foc.h     ****             }
 564:Inc/foc.h     ****             break;
 6087              		.loc 16 564 13
 6088 02fe 32E0     		b	.L271
 6089              	.L411:
 6090              		.align	2
 6091              	.L410:
 6092 0300 9FAAAA3E 		.word	1051372191
 6093              	.L374:
 557:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6094              		.loc 16 557 37
 6095 0304 7B68     		ldr	r3, [r7, #4]
 6096 0306 93ED067A 		vldr.32	s14, [r3, #24]
 557:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6097              		.loc 16 557 31
 6098 030a 7B68     		ldr	r3, [r7, #4]
 6099 030c D3ED017A 		vldr.32	s15, [r3, #4]
 6100 0310 77EE277A 		vadd.f32	s15, s14, s15
 6101 0314 7B68     		ldr	r3, [r7, #4]
 6102 0316 C3ED017A 		vstr.32	s15, [r3, #4]
 558:Inc/foc.h     ****                 {
 6103              		.loc 16 558 21
 6104 031a 7B68     		ldr	r3, [r7, #4]
 6105 031c D3ED017A 		vldr.32	s15, [r3, #4]
 6106 0320 F5EEC07A 		vcmpe.f32	s15, #0
 6107 0324 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6108 0328 08D5     		bpl	.L400
 558:Inc/foc.h     ****                 {
 6109              		.loc 16 558 21 is_stmt 0 discriminator 1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 609


 6110 032a 7B68     		ldr	r3, [r7, #4]
 6111 032c D3ED017A 		vldr.32	s15, [r3, #4]
 6112 0330 F1EE677A 		vneg.f32	s15, s15
 6113 0334 7B68     		ldr	r3, [r7, #4]
 6114 0336 C3ED017A 		vstr.32	s15, [r3, #4]
 6115 033a 02E0     		b	.L313
 6116              	.L400:
 558:Inc/foc.h     ****                 {
 6117              		.loc 16 558 21 discriminator 2
 6118 033c 7B68     		ldr	r3, [r7, #4]
 6119 033e D3ED017A 		vldr.32	s15, [r3, #4]
 6120              	.L313:
 558:Inc/foc.h     ****                 {
 6121              		.loc 16 558 45 is_stmt 1 discriminator 4
 6122 0342 7B68     		ldr	r3, [r7, #4]
 6123 0344 93ED027A 		vldr.32	s14, [r3, #8]
 558:Inc/foc.h     ****                 {
 6124              		.loc 16 558 20 discriminator 4
 6125 0348 F4EEC77A 		vcmpe.f32	s15, s14
 6126 034c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6127 0350 00DC     		bgt	.L376
 6128              		.loc 16 564 13 discriminator 4
 6129 0352 08E0     		b	.L271
 6130              	.L376:
 560:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6131              		.loc 16 560 35
 6132 0354 7B68     		ldr	r3, [r7, #4]
 6133 0356 4FF00002 		mov	r2, #0
 6134 035a 5A60     		str	r2, [r3, #4]	@ float
 561:Inc/foc.h     ****                 }
 6135              		.loc 16 561 34
 6136 035c 7B68     		ldr	r3, [r7, #4]
 6137 035e 0122     		movs	r2, #1
 6138 0360 1A70     		strb	r2, [r3]
 6139              		.loc 16 564 13
 6140 0362 00E0     		b	.L271
 6141              	.L407:
 565:Inc/foc.h     ****         }
 566:Inc/foc.h     ****     }
 6142              		.loc 16 566 5
 6143 0364 00BF     		nop
 6144              	.L271:
 567:Inc/foc.h     ****     if (obj->dir == 0)
 6145              		.loc 16 567 12
 6146 0366 7B68     		ldr	r3, [r7, #4]
 6147 0368 93F82430 		ldrb	r3, [r3, #36]
 6148 036c DBB2     		uxtb	r3, r3
 6149              		.loc 16 567 8
 6150 036e 002B     		cmp	r3, #0
 6151 0370 40F06C81 		bne	.L408
 568:Inc/foc.h     ****     {
 569:Inc/foc.h     ****         switch (obj->cmtnState)
 6152              		.loc 16 569 20
 6153 0374 7B68     		ldr	r3, [r7, #4]
 6154 0376 93F82530 		ldrb	r3, [r3, #37]
 6155 037a DBB2     		uxtb	r3, r3
 6156              		.loc 16 569 9
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 610


 6157 037c 052B     		cmp	r3, #5
 6158 037e 00F26681 		bhi	.L409
 6159 0382 01A2     		adr	r2, .L317
 6160 0384 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 6161              		.p2align 2
 6162              	.L317:
 6163 0388 A1030000 		.word	.L322+1
 6164 038c 13040000 		.word	.L321+1
 6165 0390 85040000 		.word	.L320+1
 6166 0394 F7040000 		.word	.L319+1
 6167 0398 69050000 		.word	.L318+1
 6168 039c DB050000 		.word	.L316+1
 6169              		.p2align 1
 6170              	.L322:
 570:Inc/foc.h     ****         {
 571:Inc/foc.h     ****         case 0: // State s1: current flows to motor windings from voltage A->B, de-energized voltag
 572:Inc/foc.h     ****             if (obj->Cn < 0.f)
 6171              		.loc 16 572 20
 6172 03a0 7B68     		ldr	r3, [r7, #4]
 6173 03a2 D3ED087A 		vldr.32	s15, [r3, #32]
 6174              		.loc 16 572 16
 6175 03a6 F5EEC07A 		vcmpe.f32	s15, #0
 6176 03aa F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6177 03ae 00D4     		bmi	.L377
 573:Inc/foc.h     ****             {
 574:Inc/foc.h     ****                 obj->fluxBuff += obj->Cn;             // integrate BEMF
 575:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 576:Inc/foc.h     ****                 {
 577:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 578:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 579:Inc/foc.h     ****                 }
 580:Inc/foc.h     ****             }
 581:Inc/foc.h     ****             break;
 6178              		.loc 16 581 13
 6179 03b0 4DE1     		b	.L315
 6180              	.L377:
 574:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6181              		.loc 16 574 37
 6182 03b2 7B68     		ldr	r3, [r7, #4]
 6183 03b4 93ED087A 		vldr.32	s14, [r3, #32]
 574:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6184              		.loc 16 574 31
 6185 03b8 7B68     		ldr	r3, [r7, #4]
 6186 03ba D3ED017A 		vldr.32	s15, [r3, #4]
 6187 03be 77EE277A 		vadd.f32	s15, s14, s15
 6188 03c2 7B68     		ldr	r3, [r7, #4]
 6189 03c4 C3ED017A 		vstr.32	s15, [r3, #4]
 575:Inc/foc.h     ****                 {
 6190              		.loc 16 575 21
 6191 03c8 7B68     		ldr	r3, [r7, #4]
 6192 03ca D3ED017A 		vldr.32	s15, [r3, #4]
 6193 03ce F5EEC07A 		vcmpe.f32	s15, #0
 6194 03d2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6195 03d6 08D5     		bpl	.L401
 575:Inc/foc.h     ****                 {
 6196              		.loc 16 575 21 is_stmt 0 discriminator 1
 6197 03d8 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 611


 6198 03da D3ED017A 		vldr.32	s15, [r3, #4]
 6199 03de F1EE677A 		vneg.f32	s15, s15
 6200 03e2 7B68     		ldr	r3, [r7, #4]
 6201 03e4 C3ED017A 		vstr.32	s15, [r3, #4]
 6202 03e8 02E0     		b	.L327
 6203              	.L401:
 575:Inc/foc.h     ****                 {
 6204              		.loc 16 575 21 discriminator 2
 6205 03ea 7B68     		ldr	r3, [r7, #4]
 6206 03ec D3ED017A 		vldr.32	s15, [r3, #4]
 6207              	.L327:
 575:Inc/foc.h     ****                 {
 6208              		.loc 16 575 45 is_stmt 1 discriminator 4
 6209 03f0 7B68     		ldr	r3, [r7, #4]
 6210 03f2 93ED027A 		vldr.32	s14, [r3, #8]
 575:Inc/foc.h     ****                 {
 6211              		.loc 16 575 20 discriminator 4
 6212 03f6 F4EEC77A 		vcmpe.f32	s15, s14
 6213 03fa F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6214 03fe 00DC     		bgt	.L379
 6215              		.loc 16 581 13 discriminator 4
 6216 0400 25E1     		b	.L315
 6217              	.L379:
 577:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6218              		.loc 16 577 35
 6219 0402 7B68     		ldr	r3, [r7, #4]
 6220 0404 4FF00002 		mov	r2, #0
 6221 0408 5A60     		str	r2, [r3, #4]	@ float
 578:Inc/foc.h     ****                 }
 6222              		.loc 16 578 34
 6223 040a 7B68     		ldr	r3, [r7, #4]
 6224 040c 0122     		movs	r2, #1
 6225 040e 1A70     		strb	r2, [r3]
 6226              		.loc 16 581 13
 6227 0410 1DE1     		b	.L315
 6228              	.L321:
 582:Inc/foc.h     ****         case 1: // State s2: current flows to motor windings from voltage A->C, de-energized voltag
 583:Inc/foc.h     **** 
 584:Inc/foc.h     ****             if (obj->Bn > 0.f)
 6229              		.loc 16 584 20
 6230 0412 7B68     		ldr	r3, [r7, #4]
 6231 0414 D3ED077A 		vldr.32	s15, [r3, #28]
 6232              		.loc 16 584 16
 6233 0418 F5EEC07A 		vcmpe.f32	s15, #0
 6234 041c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6235 0420 00DC     		bgt	.L380
 585:Inc/foc.h     ****             {
 586:Inc/foc.h     ****                 obj->fluxBuff += obj->Bn;             // integrate BEMF
 587:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 588:Inc/foc.h     ****                 {
 589:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 590:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 591:Inc/foc.h     ****                 }
 592:Inc/foc.h     ****             }
 593:Inc/foc.h     ****             break;
 6236              		.loc 16 593 13
 6237 0422 14E1     		b	.L315
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 612


 6238              	.L380:
 586:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6239              		.loc 16 586 37
 6240 0424 7B68     		ldr	r3, [r7, #4]
 6241 0426 93ED077A 		vldr.32	s14, [r3, #28]
 586:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6242              		.loc 16 586 31
 6243 042a 7B68     		ldr	r3, [r7, #4]
 6244 042c D3ED017A 		vldr.32	s15, [r3, #4]
 6245 0430 77EE277A 		vadd.f32	s15, s14, s15
 6246 0434 7B68     		ldr	r3, [r7, #4]
 6247 0436 C3ED017A 		vstr.32	s15, [r3, #4]
 587:Inc/foc.h     ****                 {
 6248              		.loc 16 587 21
 6249 043a 7B68     		ldr	r3, [r7, #4]
 6250 043c D3ED017A 		vldr.32	s15, [r3, #4]
 6251 0440 F5EEC07A 		vcmpe.f32	s15, #0
 6252 0444 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6253 0448 08D5     		bpl	.L402
 587:Inc/foc.h     ****                 {
 6254              		.loc 16 587 21 is_stmt 0 discriminator 1
 6255 044a 7B68     		ldr	r3, [r7, #4]
 6256 044c D3ED017A 		vldr.32	s15, [r3, #4]
 6257 0450 F1EE677A 		vneg.f32	s15, s15
 6258 0454 7B68     		ldr	r3, [r7, #4]
 6259 0456 C3ED017A 		vstr.32	s15, [r3, #4]
 6260 045a 02E0     		b	.L333
 6261              	.L402:
 587:Inc/foc.h     ****                 {
 6262              		.loc 16 587 21 discriminator 2
 6263 045c 7B68     		ldr	r3, [r7, #4]
 6264 045e D3ED017A 		vldr.32	s15, [r3, #4]
 6265              	.L333:
 587:Inc/foc.h     ****                 {
 6266              		.loc 16 587 45 is_stmt 1 discriminator 4
 6267 0462 7B68     		ldr	r3, [r7, #4]
 6268 0464 93ED027A 		vldr.32	s14, [r3, #8]
 587:Inc/foc.h     ****                 {
 6269              		.loc 16 587 20 discriminator 4
 6270 0468 F4EEC77A 		vcmpe.f32	s15, s14
 6271 046c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6272 0470 00DC     		bgt	.L382
 6273              		.loc 16 593 13 discriminator 4
 6274 0472 ECE0     		b	.L315
 6275              	.L382:
 589:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6276              		.loc 16 589 35
 6277 0474 7B68     		ldr	r3, [r7, #4]
 6278 0476 4FF00002 		mov	r2, #0
 6279 047a 5A60     		str	r2, [r3, #4]	@ float
 590:Inc/foc.h     ****                 }
 6280              		.loc 16 590 34
 6281 047c 7B68     		ldr	r3, [r7, #4]
 6282 047e 0122     		movs	r2, #1
 6283 0480 1A70     		strb	r2, [r3]
 6284              		.loc 16 593 13
 6285 0482 E4E0     		b	.L315
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 613


 6286              	.L320:
 594:Inc/foc.h     ****         case 2: // State s3: current flows to motor windings from voltage B->C, de-energized voltag
 595:Inc/foc.h     **** 
 596:Inc/foc.h     ****             if (obj->An < 0.f)
 6287              		.loc 16 596 20
 6288 0484 7B68     		ldr	r3, [r7, #4]
 6289 0486 D3ED067A 		vldr.32	s15, [r3, #24]
 6290              		.loc 16 596 16
 6291 048a F5EEC07A 		vcmpe.f32	s15, #0
 6292 048e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6293 0492 00D4     		bmi	.L383
 597:Inc/foc.h     ****             {
 598:Inc/foc.h     ****                 obj->fluxBuff += obj->An;             // integrate BEMF
 599:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 600:Inc/foc.h     ****                 {
 601:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 602:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 603:Inc/foc.h     ****                 }
 604:Inc/foc.h     ****             }
 605:Inc/foc.h     ****             break;
 6294              		.loc 16 605 13
 6295 0494 DBE0     		b	.L315
 6296              	.L383:
 598:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6297              		.loc 16 598 37
 6298 0496 7B68     		ldr	r3, [r7, #4]
 6299 0498 93ED067A 		vldr.32	s14, [r3, #24]
 598:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6300              		.loc 16 598 31
 6301 049c 7B68     		ldr	r3, [r7, #4]
 6302 049e D3ED017A 		vldr.32	s15, [r3, #4]
 6303 04a2 77EE277A 		vadd.f32	s15, s14, s15
 6304 04a6 7B68     		ldr	r3, [r7, #4]
 6305 04a8 C3ED017A 		vstr.32	s15, [r3, #4]
 599:Inc/foc.h     ****                 {
 6306              		.loc 16 599 21
 6307 04ac 7B68     		ldr	r3, [r7, #4]
 6308 04ae D3ED017A 		vldr.32	s15, [r3, #4]
 6309 04b2 F5EEC07A 		vcmpe.f32	s15, #0
 6310 04b6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6311 04ba 08D5     		bpl	.L403
 599:Inc/foc.h     ****                 {
 6312              		.loc 16 599 21 is_stmt 0 discriminator 1
 6313 04bc 7B68     		ldr	r3, [r7, #4]
 6314 04be D3ED017A 		vldr.32	s15, [r3, #4]
 6315 04c2 F1EE677A 		vneg.f32	s15, s15
 6316 04c6 7B68     		ldr	r3, [r7, #4]
 6317 04c8 C3ED017A 		vstr.32	s15, [r3, #4]
 6318 04cc 02E0     		b	.L339
 6319              	.L403:
 599:Inc/foc.h     ****                 {
 6320              		.loc 16 599 21 discriminator 2
 6321 04ce 7B68     		ldr	r3, [r7, #4]
 6322 04d0 D3ED017A 		vldr.32	s15, [r3, #4]
 6323              	.L339:
 599:Inc/foc.h     ****                 {
 6324              		.loc 16 599 45 is_stmt 1 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 614


 6325 04d4 7B68     		ldr	r3, [r7, #4]
 6326 04d6 93ED027A 		vldr.32	s14, [r3, #8]
 599:Inc/foc.h     ****                 {
 6327              		.loc 16 599 20 discriminator 4
 6328 04da F4EEC77A 		vcmpe.f32	s15, s14
 6329 04de F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6330 04e2 00DC     		bgt	.L385
 6331              		.loc 16 605 13 discriminator 4
 6332 04e4 B3E0     		b	.L315
 6333              	.L385:
 601:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6334              		.loc 16 601 35
 6335 04e6 7B68     		ldr	r3, [r7, #4]
 6336 04e8 4FF00002 		mov	r2, #0
 6337 04ec 5A60     		str	r2, [r3, #4]	@ float
 602:Inc/foc.h     ****                 }
 6338              		.loc 16 602 34
 6339 04ee 7B68     		ldr	r3, [r7, #4]
 6340 04f0 0122     		movs	r2, #1
 6341 04f2 1A70     		strb	r2, [r3]
 6342              		.loc 16 605 13
 6343 04f4 ABE0     		b	.L315
 6344              	.L319:
 606:Inc/foc.h     ****         case 3: // State s4: current flows to motor windings from voltage B->A, de-energized voltag
 607:Inc/foc.h     **** 
 608:Inc/foc.h     ****             if (obj->Cn > 0.f)
 6345              		.loc 16 608 20
 6346 04f6 7B68     		ldr	r3, [r7, #4]
 6347 04f8 D3ED087A 		vldr.32	s15, [r3, #32]
 6348              		.loc 16 608 16
 6349 04fc F5EEC07A 		vcmpe.f32	s15, #0
 6350 0500 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6351 0504 00DC     		bgt	.L386
 609:Inc/foc.h     ****             {
 610:Inc/foc.h     ****                 obj->fluxBuff += obj->Cn;             // integrate BEMF
 611:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 612:Inc/foc.h     ****                 {
 613:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 614:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 615:Inc/foc.h     ****                 }
 616:Inc/foc.h     ****             }
 617:Inc/foc.h     ****             break;
 6352              		.loc 16 617 13
 6353 0506 A2E0     		b	.L315
 6354              	.L386:
 610:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6355              		.loc 16 610 37
 6356 0508 7B68     		ldr	r3, [r7, #4]
 6357 050a 93ED087A 		vldr.32	s14, [r3, #32]
 610:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6358              		.loc 16 610 31
 6359 050e 7B68     		ldr	r3, [r7, #4]
 6360 0510 D3ED017A 		vldr.32	s15, [r3, #4]
 6361 0514 77EE277A 		vadd.f32	s15, s14, s15
 6362 0518 7B68     		ldr	r3, [r7, #4]
 6363 051a C3ED017A 		vstr.32	s15, [r3, #4]
 611:Inc/foc.h     ****                 {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 615


 6364              		.loc 16 611 21
 6365 051e 7B68     		ldr	r3, [r7, #4]
 6366 0520 D3ED017A 		vldr.32	s15, [r3, #4]
 6367 0524 F5EEC07A 		vcmpe.f32	s15, #0
 6368 0528 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6369 052c 08D5     		bpl	.L404
 611:Inc/foc.h     ****                 {
 6370              		.loc 16 611 21 is_stmt 0 discriminator 1
 6371 052e 7B68     		ldr	r3, [r7, #4]
 6372 0530 D3ED017A 		vldr.32	s15, [r3, #4]
 6373 0534 F1EE677A 		vneg.f32	s15, s15
 6374 0538 7B68     		ldr	r3, [r7, #4]
 6375 053a C3ED017A 		vstr.32	s15, [r3, #4]
 6376 053e 02E0     		b	.L345
 6377              	.L404:
 611:Inc/foc.h     ****                 {
 6378              		.loc 16 611 21 discriminator 2
 6379 0540 7B68     		ldr	r3, [r7, #4]
 6380 0542 D3ED017A 		vldr.32	s15, [r3, #4]
 6381              	.L345:
 611:Inc/foc.h     ****                 {
 6382              		.loc 16 611 45 is_stmt 1 discriminator 4
 6383 0546 7B68     		ldr	r3, [r7, #4]
 6384 0548 93ED027A 		vldr.32	s14, [r3, #8]
 611:Inc/foc.h     ****                 {
 6385              		.loc 16 611 20 discriminator 4
 6386 054c F4EEC77A 		vcmpe.f32	s15, s14
 6387 0550 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6388 0554 00DC     		bgt	.L388
 6389              		.loc 16 617 13 discriminator 4
 6390 0556 7AE0     		b	.L315
 6391              	.L388:
 613:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6392              		.loc 16 613 35
 6393 0558 7B68     		ldr	r3, [r7, #4]
 6394 055a 4FF00002 		mov	r2, #0
 6395 055e 5A60     		str	r2, [r3, #4]	@ float
 614:Inc/foc.h     ****                 }
 6396              		.loc 16 614 34
 6397 0560 7B68     		ldr	r3, [r7, #4]
 6398 0562 0122     		movs	r2, #1
 6399 0564 1A70     		strb	r2, [r3]
 6400              		.loc 16 617 13
 6401 0566 72E0     		b	.L315
 6402              	.L318:
 618:Inc/foc.h     ****         case 4: // State s5: current flows to motor windings from voltage C->A, de-energized voltag
 619:Inc/foc.h     **** 
 620:Inc/foc.h     ****             if (obj->Bn < 0.f)
 6403              		.loc 16 620 20
 6404 0568 7B68     		ldr	r3, [r7, #4]
 6405 056a D3ED077A 		vldr.32	s15, [r3, #28]
 6406              		.loc 16 620 16
 6407 056e F5EEC07A 		vcmpe.f32	s15, #0
 6408 0572 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6409 0576 00D4     		bmi	.L389
 621:Inc/foc.h     ****             {
 622:Inc/foc.h     ****                 obj->fluxBuff += obj->Bn;             // integrate BEMF
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 616


 623:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 624:Inc/foc.h     ****                 {
 625:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 626:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 627:Inc/foc.h     ****                 }
 628:Inc/foc.h     ****             }
 629:Inc/foc.h     ****             break;
 6410              		.loc 16 629 13
 6411 0578 69E0     		b	.L315
 6412              	.L389:
 622:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6413              		.loc 16 622 37
 6414 057a 7B68     		ldr	r3, [r7, #4]
 6415 057c 93ED077A 		vldr.32	s14, [r3, #28]
 622:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6416              		.loc 16 622 31
 6417 0580 7B68     		ldr	r3, [r7, #4]
 6418 0582 D3ED017A 		vldr.32	s15, [r3, #4]
 6419 0586 77EE277A 		vadd.f32	s15, s14, s15
 6420 058a 7B68     		ldr	r3, [r7, #4]
 6421 058c C3ED017A 		vstr.32	s15, [r3, #4]
 623:Inc/foc.h     ****                 {
 6422              		.loc 16 623 21
 6423 0590 7B68     		ldr	r3, [r7, #4]
 6424 0592 D3ED017A 		vldr.32	s15, [r3, #4]
 6425 0596 F5EEC07A 		vcmpe.f32	s15, #0
 6426 059a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6427 059e 08D5     		bpl	.L405
 623:Inc/foc.h     ****                 {
 6428              		.loc 16 623 21 is_stmt 0 discriminator 1
 6429 05a0 7B68     		ldr	r3, [r7, #4]
 6430 05a2 D3ED017A 		vldr.32	s15, [r3, #4]
 6431 05a6 F1EE677A 		vneg.f32	s15, s15
 6432 05aa 7B68     		ldr	r3, [r7, #4]
 6433 05ac C3ED017A 		vstr.32	s15, [r3, #4]
 6434 05b0 02E0     		b	.L351
 6435              	.L405:
 623:Inc/foc.h     ****                 {
 6436              		.loc 16 623 21 discriminator 2
 6437 05b2 7B68     		ldr	r3, [r7, #4]
 6438 05b4 D3ED017A 		vldr.32	s15, [r3, #4]
 6439              	.L351:
 623:Inc/foc.h     ****                 {
 6440              		.loc 16 623 45 is_stmt 1 discriminator 4
 6441 05b8 7B68     		ldr	r3, [r7, #4]
 6442 05ba 93ED027A 		vldr.32	s14, [r3, #8]
 623:Inc/foc.h     ****                 {
 6443              		.loc 16 623 20 discriminator 4
 6444 05be F4EEC77A 		vcmpe.f32	s15, s14
 6445 05c2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6446 05c6 00DC     		bgt	.L391
 6447              		.loc 16 629 13 discriminator 4
 6448 05c8 41E0     		b	.L315
 6449              	.L391:
 625:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6450              		.loc 16 625 35
 6451 05ca 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 617


 6452 05cc 4FF00002 		mov	r2, #0
 6453 05d0 5A60     		str	r2, [r3, #4]	@ float
 626:Inc/foc.h     ****                 }
 6454              		.loc 16 626 34
 6455 05d2 7B68     		ldr	r3, [r7, #4]
 6456 05d4 0122     		movs	r2, #1
 6457 05d6 1A70     		strb	r2, [r3]
 6458              		.loc 16 629 13
 6459 05d8 39E0     		b	.L315
 6460              	.L316:
 630:Inc/foc.h     ****         case 5: // State s6: current flows to motor windings from voltage C->B, de-energized voltag
 631:Inc/foc.h     **** 
 632:Inc/foc.h     ****             if (obj->An > 0.f)
 6461              		.loc 16 632 20
 6462 05da 7B68     		ldr	r3, [r7, #4]
 6463 05dc D3ED067A 		vldr.32	s15, [r3, #24]
 6464              		.loc 16 632 16
 6465 05e0 F5EEC07A 		vcmpe.f32	s15, #0
 6466 05e4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6467 05e8 00DC     		bgt	.L392
 633:Inc/foc.h     ****             {
 634:Inc/foc.h     ****                 obj->fluxBuff += obj->An;             // integrate BEMF
 635:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 636:Inc/foc.h     ****                 {
 637:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 638:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 639:Inc/foc.h     ****                 }
 640:Inc/foc.h     ****             }
 641:Inc/foc.h     ****             break;
 6468              		.loc 16 641 13
 6469 05ea 30E0     		b	.L315
 6470              	.L392:
 634:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6471              		.loc 16 634 37
 6472 05ec 7B68     		ldr	r3, [r7, #4]
 6473 05ee 93ED067A 		vldr.32	s14, [r3, #24]
 634:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6474              		.loc 16 634 31
 6475 05f2 7B68     		ldr	r3, [r7, #4]
 6476 05f4 D3ED017A 		vldr.32	s15, [r3, #4]
 6477 05f8 77EE277A 		vadd.f32	s15, s14, s15
 6478 05fc 7B68     		ldr	r3, [r7, #4]
 6479 05fe C3ED017A 		vstr.32	s15, [r3, #4]
 635:Inc/foc.h     ****                 {
 6480              		.loc 16 635 21
 6481 0602 7B68     		ldr	r3, [r7, #4]
 6482 0604 D3ED017A 		vldr.32	s15, [r3, #4]
 6483 0608 F5EEC07A 		vcmpe.f32	s15, #0
 6484 060c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6485 0610 08D5     		bpl	.L406
 635:Inc/foc.h     ****                 {
 6486              		.loc 16 635 21 is_stmt 0 discriminator 1
 6487 0612 7B68     		ldr	r3, [r7, #4]
 6488 0614 D3ED017A 		vldr.32	s15, [r3, #4]
 6489 0618 F1EE677A 		vneg.f32	s15, s15
 6490 061c 7B68     		ldr	r3, [r7, #4]
 6491 061e C3ED017A 		vstr.32	s15, [r3, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 618


 6492 0622 02E0     		b	.L357
 6493              	.L406:
 635:Inc/foc.h     ****                 {
 6494              		.loc 16 635 21 discriminator 2
 6495 0624 7B68     		ldr	r3, [r7, #4]
 6496 0626 D3ED017A 		vldr.32	s15, [r3, #4]
 6497              	.L357:
 635:Inc/foc.h     ****                 {
 6498              		.loc 16 635 45 is_stmt 1 discriminator 4
 6499 062a 7B68     		ldr	r3, [r7, #4]
 6500 062c 93ED027A 		vldr.32	s14, [r3, #8]
 635:Inc/foc.h     ****                 {
 6501              		.loc 16 635 20 discriminator 4
 6502 0630 F4EEC77A 		vcmpe.f32	s15, s14
 6503 0634 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6504 0638 00DC     		bgt	.L394
 6505              		.loc 16 641 13 discriminator 4
 6506 063a 08E0     		b	.L315
 6507              	.L394:
 637:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6508              		.loc 16 637 35
 6509 063c 7B68     		ldr	r3, [r7, #4]
 6510 063e 4FF00002 		mov	r2, #0
 6511 0642 5A60     		str	r2, [r3, #4]	@ float
 638:Inc/foc.h     ****                 }
 6512              		.loc 16 638 34
 6513 0644 7B68     		ldr	r3, [r7, #4]
 6514 0646 0122     		movs	r2, #1
 6515 0648 1A70     		strb	r2, [r3]
 6516              		.loc 16 641 13
 6517 064a 00E0     		b	.L315
 6518              	.L408:
 642:Inc/foc.h     ****         }
 643:Inc/foc.h     ****     }
 6519              		.loc 16 643 5
 6520 064c 00BF     		nop
 6521              	.L315:
 6522              	.L409:
 644:Inc/foc.h     **** }
 6523              		.loc 16 644 1
 6524 064e 00BF     		nop
 6525 0650 0C37     		adds	r7, r7, #12
 6526              	.LCFI287:
 6527              		.cfi_def_cfa_offset 4
 6528 0652 BD46     		mov	sp, r7
 6529              	.LCFI288:
 6530              		.cfi_def_cfa_register 13
 6531              		@ sp needed
 6532 0654 5DF8047B 		ldr	r7, [sp], #4
 6533              	.LCFI289:
 6534              		.cfi_restore 7
 6535              		.cfi_def_cfa_offset 0
 6536 0658 7047     		bx	lr
 6537              		.cfi_endproc
 6538              	.LFE1982:
 6540 065a 00BF     		.section	.text.Foc_Init,"ax",%progbits
 6541              		.align	1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 619


 6542              		.syntax unified
 6543              		.thumb
 6544              		.thumb_func
 6545              		.fpu fpv4-sp-d16
 6547              	Foc_Init:
 6548              	.LFB1984:
 645:Inc/foc.h     **** /*********************************************************************
 646:Inc/foc.h     ****  * Struct with data for ramp func
 647:Inc/foc.h     ****  ****************************************************************** */
 648:Inc/foc.h     **** static inline float ramp(float in, float out, float rampDelta)
 649:Inc/foc.h     **** {
 650:Inc/foc.h     ****     float err;
 651:Inc/foc.h     **** 
 652:Inc/foc.h     ****     err = in - out;
 653:Inc/foc.h     ****     if (err > rampDelta)
 654:Inc/foc.h     ****         return (out + rampDelta);
 655:Inc/foc.h     ****     else if (err < -rampDelta)
 656:Inc/foc.h     ****         return (out - rampDelta);
 657:Inc/foc.h     ****     else
 658:Inc/foc.h     ****         return (in);
 659:Inc/foc.h     **** }
 660:Inc/foc.h     **** /*********************************************************************
 661:Inc/foc.h     ****  * Struct with pointers for "calc" functions
 662:Inc/foc.h     ****  ****************************************************************** */
 663:Inc/foc.h     **** struct calc_s
 664:Inc/foc.h     **** {
 665:Inc/foc.h     ****     void (*pi_reg)(pidReg_t *p); /* Pointer to the PI-controller funcion           */
 666:Inc/foc.h     ****     void (*svgen)(svgen_t *p);   /* Pointer to the Space-vector generator funcion           */
 667:Inc/foc.h     ****     void (*smo)(smopos_t *p);    /* Pointer to the Observer funcion           */
 668:Inc/foc.h     ****     void (*volt)(voltCalc_t *p); /* Pointer to the volt calc function */
 669:Inc/foc.h     ****     void (*prot)(prot_t *p);     /* Pointer to the protection calc function */
 670:Inc/foc.h     ****     void (*cmtn)(cmtn_t *obj);
 671:Inc/foc.h     ****     void (*flux)(fluxObs_t *p);
 672:Inc/foc.h     ****     void (*pll)(pll_t *p);
 673:Inc/foc.h     **** };
 674:Inc/foc.h     **** typedef volatile struct calc_s calc_t;
 675:Inc/foc.h     **** #define CALC_DEFAULTS     \
 676:Inc/foc.h     ****     {                     \
 677:Inc/foc.h     ****         PI_calc,          \
 678:Inc/foc.h     ****             Svgen_calc,   \
 679:Inc/foc.h     ****             Smopos_calc,  \
 680:Inc/foc.h     ****             Volt_calc,    \
 681:Inc/foc.h     ****             Prot_calc,    \
 682:Inc/foc.h     ****             CMTN_run,     \
 683:Inc/foc.h     ****             FluxObs_calc, \
 684:Inc/foc.h     ****             Pll_calc,     \
 685:Inc/foc.h     ****     }
 686:Inc/foc.h     **** /*********************************************************************
 687:Inc/foc.h     ****  * Enum for drive states and angle source
 688:Inc/foc.h     ****  ****************************************************************** */
 689:Inc/foc.h     **** enum driveState_e
 690:Inc/foc.h     **** {
 691:Inc/foc.h     ****     STOP,               // Motor stoped
 692:Inc/foc.h     ****     RUN_OPENLOOP_VHZ,   // Control frequency and magnitude of rotating voltage vector
 693:Inc/foc.h     ****     ALIGN,              // Motor stoped
 694:Inc/foc.h     ****     RUN_OPENLOOP_IHZ,   // Control frequency and magnitude of rotating current vector
 695:Inc/foc.h     ****     RUN_CLOSEDLOOP_DQ,  // Control D/Q-axis currents in closed loop mode(angle for rotating
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 620


 696:Inc/foc.h     ****                         // reference frame arrived from sensor/observer)
 697:Inc/foc.h     ****     RUN_CLOSEDLOOP_SPD, // Control rotor speed in closed loop mode
 698:Inc/foc.h     ****     PARAM_ID,           // Identify motor parameters
 699:Inc/foc.h     ****     FAULT               // Fault case
 700:Inc/foc.h     **** };
 701:Inc/foc.h     **** typedef volatile enum driveState_e driveState_t;
 702:Inc/foc.h     **** 
 703:Inc/foc.h     **** enum driveStateBLDC_e
 704:Inc/foc.h     **** {
 705:Inc/foc.h     ****     STOP_BLDC,           // Motor stoped
 706:Inc/foc.h     ****     STARTUP_BLDC,        // Rotor align
 707:Inc/foc.h     ****     RUN_OPENLOOP_BLDC,   // Rump ON
 708:Inc/foc.h     ****     RUN_CLOSEDLOOP_BLDC, // Normal operation
 709:Inc/foc.h     ****     RUN_SPD_BLDC,        // Normal operation speed control mode
 710:Inc/foc.h     ****     FAULT_BLDC           // Fault case
 711:Inc/foc.h     **** };
 712:Inc/foc.h     **** typedef volatile enum driveStateBLDC_e driveStateBLDC_t;
 713:Inc/foc.h     **** 
 714:Inc/foc.h     **** enum paramIdState_e
 715:Inc/foc.h     **** {
 716:Inc/foc.h     ****     Enter, // First enter flag
 717:Inc/foc.h     ****     Rs,    // Stator resistance identification
 718:Inc/foc.h     ****     Ld,    // Stator inductance identification
 719:Inc/foc.h     ****     Lq,    // Stator inductance identification
 720:Inc/foc.h     ****     Cmplt, // Identification completed
 721:Inc/foc.h     **** };
 722:Inc/foc.h     **** typedef volatile enum paramIdState_e paramIdState_t;
 723:Inc/foc.h     **** /*********************************************************************
 724:Inc/foc.h     ****  * Struct with general data(internal variables)
 725:Inc/foc.h     ****  ****************************************************************** */
 726:Inc/foc.h     **** struct data_s
 727:Inc/foc.h     **** {
 728:Inc/foc.h     ****     float udRef, uqRef;                           // Input: reference D/Q-axis voltages
 729:Inc/foc.h     ****     float idRef, iqRef, iqRmp;                    // Input: reference D/Q-axis currents, id ramp ra
 730:Inc/foc.h     ****     float speedRef, thetaRef, spdRmp, speedRpm;   // Input: reference speed, angle, speed ramp, mea
 731:Inc/foc.h     ****     float iPhaseA, iPhaseB, iPhaseC;              // Input: ABC currents
 732:Inc/foc.h     ****     float iAvg, iAvgFiltered, iStrtp;             // Input: Total current
 733:Inc/foc.h     ****     float isa, isb, isd, isq;                     // Variable: D/Q-axis currents
 734:Inc/foc.h     ****     float udDec, uqDec;                           // Variable: D/Q-axis voltages decoupling compone
 735:Inc/foc.h     ****     float Te, Pe;                                 // Variable: Electrical torque and Power in watt
 736:Inc/foc.h     ****     float isb_tmp;                                // Variable: Tmp Phase B current
 737:Inc/foc.h     ****     float sinTheta, cosTheta;                     // Variable: angle components - sin/cos
 738:Inc/foc.h     ****     float id_Rs, id_Ls, id_Ld, id_Lq;             // Variable: observed motor parameters
 739:Inc/foc.h     ****     float id_Zs, id_Xs;                           // Variable: observed motor parameters
 740:Inc/foc.h     ****     float id_Ud, id_Uq;                           // Variable: observed motor parameters
 741:Inc/foc.h     ****     float id_UdAmpl, id_UqAmpl;                   // Variable: observed motor parameters
 742:Inc/foc.h     ****     float id_IdAmpl, id_IqAmpl, id_IdPr, id_IqPr; // Variable: observed motor parameters
 743:Inc/foc.h     ****     float id_LsBank, id_RsBank;                   // Variable: observed motor parameters
 744:Inc/foc.h     ****     float id_UdErr;                               // Variable: observed motor parameters
 745:Inc/foc.h     ****     uint32_t isrCntr0, isrCntr1, isrCntr2;        // Variable: ISR counter
 746:Inc/foc.h     ****     uint8_t spdLoopCntr;                          // Variable: counting ISR calls for speed loop pr
 747:Inc/foc.h     ****     uint8_t invEnable, flashUpdateFlag;           // Variable: Inverter enable
 748:Inc/foc.h     ****     float offsetCurrA, offsetCurrB, offsetCurrC;  // Variable: offset value for phase current sensi
 749:Inc/foc.h     ****     float freq, freqStep, angle;                  // Variable: angle generator parameters
 750:Inc/foc.h     ****     float halfPwmPeriod;                          // Variable: half of PWM period in timer tics
 751:Inc/foc.h     ****     float bldc_commCntr, bldc_commCntrRef;
 752:Inc/foc.h     ****     float bldc_duty, bldc_dutyRef, bldc_dutyStart;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 621


 753:Inc/foc.h     **** };
 754:Inc/foc.h     **** typedef volatile struct data_s data_t;
 755:Inc/foc.h     **** #define DATA_DEFAULTS   \
 756:Inc/foc.h     ****     {                   \
 757:Inc/foc.h     ****         0, 0,           \
 758:Inc/foc.h     ****             0, 0, 0,    \
 759:Inc/foc.h     ****             0, 0, 0, 0, \
 760:Inc/foc.h     ****             0, 0, 0,    \
 761:Inc/foc.h     ****             0, 0, 0,    \
 762:Inc/foc.h     ****             0, 0, 0, 0, \
 763:Inc/foc.h     ****             0, 0,       \
 764:Inc/foc.h     ****             0, 0,       \
 765:Inc/foc.h     ****             0,          \
 766:Inc/foc.h     ****             0, 0,       \
 767:Inc/foc.h     ****             0, 0, 0, 0, \
 768:Inc/foc.h     ****             0, 0,       \
 769:Inc/foc.h     ****             0, 0,       \
 770:Inc/foc.h     ****             0, 0,       \
 771:Inc/foc.h     ****             0, 0, 0, 0, \
 772:Inc/foc.h     ****             0, 0,       \
 773:Inc/foc.h     ****             0,          \
 774:Inc/foc.h     ****             0, 0, 0,    \
 775:Inc/foc.h     ****             0,          \
 776:Inc/foc.h     ****             0, 0,       \
 777:Inc/foc.h     ****             0, 0, 0,    \
 778:Inc/foc.h     ****             0, 0, 0,    \
 779:Inc/foc.h     ****             0,          \
 780:Inc/foc.h     ****             0, 0,       \
 781:Inc/foc.h     ****             0, 0, 0,    \
 782:Inc/foc.h     ****     }
 783:Inc/foc.h     **** 
 784:Inc/foc.h     **** /*********************************************************************
 785:Inc/foc.h     ****  * Struct with flags
 786:Inc/foc.h     ****  ****************************************************************** */
 787:Inc/foc.h     **** struct flags_s
 788:Inc/foc.h     **** {
 789:Inc/foc.h     ****     uint8_t driveStateSwitched;
 790:Inc/foc.h     ****     uint8_t bldcStartup;
 791:Inc/foc.h     **** };
 792:Inc/foc.h     **** typedef volatile struct flags_s flags_t;
 793:Inc/foc.h     **** 
 794:Inc/foc.h     **** #define FLAGS_DEFAULTS \
 795:Inc/foc.h     ****     {                  \
 796:Inc/foc.h     ****         0, 0,          \
 797:Inc/foc.h     ****     }
 798:Inc/foc.h     **** 
 799:Inc/foc.h     **** /*********************************************************************
 800:Inc/foc.h     ****  * Struct with general config(internal variables)
 801:Inc/foc.h     ****  ****************************************************************** */
 802:Inc/foc.h     **** enum focMode_e
 803:Inc/foc.h     **** {
 804:Inc/foc.h     ****     BLDC, // 6-step trapezoidal commutation
 805:Inc/foc.h     ****     FOC,  // Field-oriented control
 806:Inc/foc.h     **** };
 807:Inc/foc.h     **** typedef volatile enum focMode_e focMode_t;
 808:Inc/foc.h     **** struct config_s
 809:Inc/foc.h     **** {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 622


 810:Inc/foc.h     ****     focMode_t mode;                 // Control real motor or simulate it
 811:Inc/foc.h     ****     uint8_t sim;                    // 0 - control real motor, 1 - control motor model
 812:Inc/foc.h     ****     uint8_t axisDecEn;              // enable feedForward compensation (axis decoupling)
 813:Inc/foc.h     ****     float baseCurrent, baseVoltage; // Base values in most cases = nominal values. Amps, Volts  !NO
 814:Inc/foc.h     ****     float baseFreq;                 // Base electrical frequency. Hz
 815:Inc/foc.h     ****     float pwmFreq, tS;              // Inverter PWM frequency. In most cases samplingFreq = pwmFreq
 816:Inc/foc.h     ****     float adcFullScaleCurrent;      // (Vadc/2) / R_CurrSense / OP_AMP_GAIN
 817:Inc/foc.h     ****     float adcFullScaleVoltage;      // Vadc * K_VOLT_DIV
 818:Inc/foc.h     ****     float deadTime, Rds_on;         // deadtime and Mosfet Rds(on). nS, Ohm
 819:Inc/foc.h     ****     float Rs, Ld, Lq, Kv, pp;       // Motor phase resistance(Ohm), inductance(H) and pole pairs.
 820:Inc/foc.h     **** };
 821:Inc/foc.h     **** typedef volatile struct config_s config_t;
 822:Inc/foc.h     **** #define CONFIG_DEFAULTS    \
 823:Inc/foc.h     ****     {                      \
 824:Inc/foc.h     ****         0,                 \
 825:Inc/foc.h     ****             0, 0,          \
 826:Inc/foc.h     ****             0, 0,          \
 827:Inc/foc.h     ****             0,             \
 828:Inc/foc.h     ****             0, 0,          \
 829:Inc/foc.h     ****             0,             \
 830:Inc/foc.h     ****             0,             \
 831:Inc/foc.h     ****             0, 0,          \
 832:Inc/foc.h     ****             0, 0, 0, 0, 0, \
 833:Inc/foc.h     ****     }
 834:Inc/foc.h     **** /*********************************************************************
 835:Inc/foc.h     ****  * General control struct (must be last struct)
 836:Inc/foc.h     ****  ****************************************************************** */
 837:Inc/foc.h     **** struct foc_s
 838:Inc/foc.h     **** {
 839:Inc/foc.h     ****     driveState_t driveState;         // drive state enum for FOC mode
 840:Inc/foc.h     ****     driveStateBLDC_t driveStateBLDC; // drive state enum for BLDC mode
 841:Inc/foc.h     ****     paramIdState_t paramIdState;     // parameters identification state
 842:Inc/foc.h     ****     flags_t flag;                    // Flags
 843:Inc/foc.h     ****     data_t data;                     // Internal variables
 844:Inc/foc.h     ****     svgen_t svgen;                   // space-vector generator data
 845:Inc/foc.h     ****     pidReg_t pi_id;                  // D-axis current controller data
 846:Inc/foc.h     ****     pidReg_t pi_iq;                  // Q-axis current controller data
 847:Inc/foc.h     ****     pidReg_t pi_spd;                 // Speed controller data
 848:Inc/foc.h     ****     smopos_t smo;                    // Sliding-mode position observer data
 849:Inc/foc.h     ****     fluxObs_t flux;                  // Flux observer data
 850:Inc/foc.h     ****     voltCalc_t volt;                 // Phase voltages calculator data
 851:Inc/foc.h     ****     config_t config;                 // FOC configuration
 852:Inc/foc.h     ****     prot_t prot;                     // Protection data
 853:Inc/foc.h     ****     cmtn_t cmtn;                     // 6-step trapezoidal control using BEMF integration
 854:Inc/foc.h     ****     pll_t pll;                       // PLL angle and speed estimation
 855:Inc/foc.h     ****     filterData_t lpf_Iavg;           // Low-pass filter for total current calc
 856:Inc/foc.h     ****     filterData_t lpf_id;             // Low-pass filter for total current calc
 857:Inc/foc.h     ****     filterData_t lpf_iq;             // Low-pass filter for total current calc
 858:Inc/foc.h     ****     filterData_t lpf_vdc;            // Low-pass filter for total current calc
 859:Inc/foc.h     ****     calc_t calc;                     // Struct with methods of FOC class (calc functions)
 860:Inc/foc.h     **** };
 861:Inc/foc.h     **** typedef volatile struct foc_s foc_t;
 862:Inc/foc.h     **** #define FOC_DEFAULTS             \
 863:Inc/foc.h     ****     {                            \
 864:Inc/foc.h     ****         0,                       \
 865:Inc/foc.h     ****             0,                   \
 866:Inc/foc.h     ****             0,                   \
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 623


 867:Inc/foc.h     ****             FLAGS_DEFAULTS,      \
 868:Inc/foc.h     ****             DATA_DEFAULTS,       \
 869:Inc/foc.h     ****             SVGEN_DEFAULTS,      \
 870:Inc/foc.h     ****             PIDREG_DEFAULTS,     \
 871:Inc/foc.h     ****             PIDREG_DEFAULTS,     \
 872:Inc/foc.h     ****             PIDREG_DEFAULTS,     \
 873:Inc/foc.h     ****             SMOPOS_DEFAULTS,     \
 874:Inc/foc.h     ****             FLUX_OBS_DEFAULTS,   \
 875:Inc/foc.h     ****             VOLTCALC_DEFAULTS,   \
 876:Inc/foc.h     ****             CONFIG_DEFAULTS,     \
 877:Inc/foc.h     ****             PROTECTION_DEFAULTS, \
 878:Inc/foc.h     ****             CMTN_DEFAULTS,       \
 879:Inc/foc.h     ****             PLL_DEFAULTS,        \
 880:Inc/foc.h     ****             FILTER_DEFAULTS,     \
 881:Inc/foc.h     ****             FILTER_DEFAULTS,     \
 882:Inc/foc.h     ****             FILTER_DEFAULTS,     \
 883:Inc/foc.h     ****             FILTER_DEFAULTS,     \
 884:Inc/foc.h     ****             CALC_DEFAULTS,       \
 885:Inc/foc.h     ****     }
 886:Inc/foc.h     **** static inline void Foc_Init(foc_t *p)
 887:Inc/foc.h     **** {
 6549              		.loc 16 887 1
 6550              		.cfi_startproc
 6551              		@ args = 0, pretend = 0, frame = 16
 6552              		@ frame_needed = 1, uses_anonymous_args = 0
 6553 0000 90B5     		push	{r4, r7, lr}
 6554              	.LCFI290:
 6555              		.cfi_def_cfa_offset 12
 6556              		.cfi_offset 4, -12
 6557              		.cfi_offset 7, -8
 6558              		.cfi_offset 14, -4
 6559 0002 85B0     		sub	sp, sp, #20
 6560              	.LCFI291:
 6561              		.cfi_def_cfa_offset 32
 6562 0004 00AF     		add	r7, sp, #0
 6563              	.LCFI292:
 6564              		.cfi_def_cfa_register 7
 6565 0006 7860     		str	r0, [r7, #4]
 888:Inc/foc.h     ****     p->config.tS = (1.f / p->config.pwmFreq) * 2.f;
 6566              		.loc 16 888 36
 6567 0008 7B68     		ldr	r3, [r7, #4]
 6568 000a 93EDBC7A 		vldr.32	s14, [r3, #752]
 6569              		.loc 16 888 25
 6570 000e F7EE006A 		vmov.f32	s13, #1.0e+0
 6571 0012 C6EE877A 		vdiv.f32	s15, s13, s14
 6572              		.loc 16 888 46
 6573 0016 77EEA77A 		vadd.f32	s15, s15, s15
 6574              		.loc 16 888 18
 6575 001a 7B68     		ldr	r3, [r7, #4]
 6576 001c C3EDBD7A 		vstr.32	s15, [r3, #756]
 889:Inc/foc.h     ****     p->data.freqStep = M_2PI * p->config.tS;
 6577              		.loc 16 889 41
 6578 0020 7B68     		ldr	r3, [r7, #4]
 6579 0022 D3EDBD7A 		vldr.32	s15, [r3, #756]
 6580              		.loc 16 889 30
 6581 0026 9FEDC07A 		vldr.32	s14, .L439
 6582 002a 67EE877A 		vmul.f32	s15, s15, s14
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 624


 6583              		.loc 16 889 22
 6584 002e 7B68     		ldr	r3, [r7, #4]
 6585 0030 C3ED357A 		vstr.32	s15, [r3, #212]
 890:Inc/foc.h     ****     /* Max duty cycle*/
 891:Inc/foc.h     ****     p->volt.dutyMax = 0.975f;
 6586              		.loc 16 891 21
 6587 0034 7B68     		ldr	r3, [r7, #4]
 6588 0036 BD4A     		ldr	r2, .L439+4
 6589 0038 C3F8D822 		str	r2, [r3, #728]	@ float
 892:Inc/foc.h     ****     /* Init D-axis current PI controller */
 893:Inc/foc.h     ****     p->pi_id.Kp = 0.125f;
 6590              		.loc 16 893 17
 6591 003c 7B68     		ldr	r3, [r7, #4]
 6592 003e 4FF07852 		mov	r2, #1040187392
 6593 0042 C3F82421 		str	r2, [r3, #292]	@ float
 894:Inc/foc.h     ****     p->pi_id.Ki = 0.025f;
 6594              		.loc 16 894 17
 6595 0046 7B68     		ldr	r3, [r7, #4]
 6596 0048 B94A     		ldr	r2, .L439+8
 6597 004a C3F84821 		str	r2, [r3, #328]	@ float
 895:Inc/foc.h     ****     p->pi_id.Kc = 0.5f;
 6598              		.loc 16 895 17
 6599 004e 7B68     		ldr	r3, [r7, #4]
 6600 0050 4FF07C52 		mov	r2, #1056964608
 6601 0054 C3F84C21 		str	r2, [r3, #332]	@ float
 896:Inc/foc.h     ****     p->pi_id.OutMin = (p->config.mode == FOC) ? -p->config.adcFullScaleVoltage : 0; // -1.f
 6602              		.loc 16 896 33
 6603 0058 7B68     		ldr	r3, [r7, #4]
 6604 005a 93F8E032 		ldrb	r3, [r3, #736]
 6605 005e DBB2     		uxtb	r3, r3
 6606              		.loc 16 896 80
 6607 0060 012B     		cmp	r3, #1
 6608 0062 05D1     		bne	.L413
 6609              		.loc 16 896 59 discriminator 1
 6610 0064 7B68     		ldr	r3, [r7, #4]
 6611 0066 D3EDBF7A 		vldr.32	s15, [r3, #764]
 6612              		.loc 16 896 80 discriminator 1
 6613 006a F1EE677A 		vneg.f32	s15, s15
 6614 006e 01E0     		b	.L414
 6615              	.L413:
 6616              		.loc 16 896 80 is_stmt 0 discriminator 2
 6617 0070 DFEDB07A 		vldr.32	s15, .L439+12
 6618              	.L414:
 6619              		.loc 16 896 21 is_stmt 1 discriminator 4
 6620 0074 7B68     		ldr	r3, [r7, #4]
 6621 0076 C3ED4F7A 		vstr.32	s15, [r3, #316]
 897:Inc/foc.h     ****     p->pi_id.OutMax = (p->config.mode == FOC) ? p->config.adcFullScaleVoltage : 1.f;
 6622              		.loc 16 897 33 discriminator 4
 6623 007a 7B68     		ldr	r3, [r7, #4]
 6624 007c 93F8E032 		ldrb	r3, [r3, #736]
 6625 0080 DBB2     		uxtb	r3, r3
 6626              		.loc 16 897 79 discriminator 4
 6627 0082 012B     		cmp	r3, #1
 6628 0084 03D1     		bne	.L415
 6629              		.loc 16 897 79 is_stmt 0 discriminator 1
 6630 0086 7B68     		ldr	r3, [r7, #4]
 6631 0088 D3F8FC32 		ldr	r3, [r3, #764]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 625


 6632 008c 01E0     		b	.L416
 6633              	.L415:
 6634              		.loc 16 897 79 discriminator 2
 6635 008e 4FF07E53 		mov	r3, #1065353216
 6636              	.L416:
 6637              		.loc 16 897 21 is_stmt 1 discriminator 4
 6638 0092 7A68     		ldr	r2, [r7, #4]
 6639 0094 C2F83831 		str	r3, [r2, #312]	@ float
 898:Inc/foc.h     ****     /* Init Q-axis current PI controller */
 899:Inc/foc.h     ****     p->pi_iq.Kp = 0.125f;
 6640              		.loc 16 899 17 discriminator 4
 6641 0098 7B68     		ldr	r3, [r7, #4]
 6642 009a 4FF07852 		mov	r2, #1040187392
 6643 009e C3F86421 		str	r2, [r3, #356]	@ float
 900:Inc/foc.h     ****     p->pi_iq.Ki = 0.025f;
 6644              		.loc 16 900 17 discriminator 4
 6645 00a2 7B68     		ldr	r3, [r7, #4]
 6646 00a4 A24A     		ldr	r2, .L439+8
 6647 00a6 C3F88821 		str	r2, [r3, #392]	@ float
 901:Inc/foc.h     ****     p->pi_iq.Kc = 0.5f;
 6648              		.loc 16 901 17 discriminator 4
 6649 00aa 7B68     		ldr	r3, [r7, #4]
 6650 00ac 4FF07C52 		mov	r2, #1056964608
 6651 00b0 C3F88C21 		str	r2, [r3, #396]	@ float
 902:Inc/foc.h     ****     p->pi_iq.OutMin = (p->config.mode == FOC) ? -p->config.adcFullScaleVoltage : 0; // -1.f
 6652              		.loc 16 902 33 discriminator 4
 6653 00b4 7B68     		ldr	r3, [r7, #4]
 6654 00b6 93F8E032 		ldrb	r3, [r3, #736]
 6655 00ba DBB2     		uxtb	r3, r3
 6656              		.loc 16 902 80 discriminator 4
 6657 00bc 012B     		cmp	r3, #1
 6658 00be 05D1     		bne	.L417
 6659              		.loc 16 902 59 discriminator 1
 6660 00c0 7B68     		ldr	r3, [r7, #4]
 6661 00c2 D3EDBF7A 		vldr.32	s15, [r3, #764]
 6662              		.loc 16 902 80 discriminator 1
 6663 00c6 F1EE677A 		vneg.f32	s15, s15
 6664 00ca 01E0     		b	.L418
 6665              	.L417:
 6666              		.loc 16 902 80 is_stmt 0 discriminator 2
 6667 00cc DFED997A 		vldr.32	s15, .L439+12
 6668              	.L418:
 6669              		.loc 16 902 21 is_stmt 1 discriminator 4
 6670 00d0 7B68     		ldr	r3, [r7, #4]
 6671 00d2 C3ED5F7A 		vstr.32	s15, [r3, #380]
 903:Inc/foc.h     ****     p->pi_iq.OutMax = (p->config.mode == FOC) ? p->config.adcFullScaleVoltage : 1.f;
 6672              		.loc 16 903 33 discriminator 4
 6673 00d6 7B68     		ldr	r3, [r7, #4]
 6674 00d8 93F8E032 		ldrb	r3, [r3, #736]
 6675 00dc DBB2     		uxtb	r3, r3
 6676              		.loc 16 903 79 discriminator 4
 6677 00de 012B     		cmp	r3, #1
 6678 00e0 03D1     		bne	.L419
 6679              		.loc 16 903 79 is_stmt 0 discriminator 1
 6680 00e2 7B68     		ldr	r3, [r7, #4]
 6681 00e4 D3F8FC32 		ldr	r3, [r3, #764]	@ float
 6682 00e8 01E0     		b	.L420
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 626


 6683              	.L419:
 6684              		.loc 16 903 79 discriminator 2
 6685 00ea 4FF07E53 		mov	r3, #1065353216
 6686              	.L420:
 6687              		.loc 16 903 21 is_stmt 1 discriminator 4
 6688 00ee 7A68     		ldr	r2, [r7, #4]
 6689 00f0 C2F87831 		str	r3, [r2, #376]	@ float
 904:Inc/foc.h     ****     /* Automatic calc PI gains*/
 905:Inc/foc.h     ****     float wcc = (0.05f * p->config.pwmFreq) * M_2PI;    // if current sampling 1 times for 1 PWM pe
 6690              		.loc 16 905 35 discriminator 4
 6691 00f4 7B68     		ldr	r3, [r7, #4]
 6692 00f6 D3EDBC7A 		vldr.32	s15, [r3, #752]
 6693              		.loc 16 905 24 discriminator 4
 6694 00fa 9FED8F7A 		vldr.32	s14, .L439+16
 6695 00fe 67EE877A 		vmul.f32	s15, s15, s14
 6696              		.loc 16 905 45 discriminator 4
 6697 0102 9FED8E7A 		vldr.32	s14, .L439+20
 6698 0106 67EE877A 		vmul.f32	s15, s15, s14
 6699              		.loc 16 905 11 discriminator 4
 6700 010a 77EEA77A 		vadd.f32	s15, s15, s15
 6701 010e C7ED037A 		vstr.32	s15, [r7, #12]
 906:Inc/foc.h     ****     p->pi_id.Kp = p->pi_iq.Kp = (p->config.Ld * wcc) * 0.5f;
 6702              		.loc 16 906 43 discriminator 4
 6703 0112 7B68     		ldr	r3, [r7, #4]
 6704 0114 93EDC37A 		vldr.32	s14, [r3, #780]
 6705              		.loc 16 906 47 discriminator 4
 6706 0118 D7ED037A 		vldr.32	s15, [r7, #12]
 6707 011c 67EE277A 		vmul.f32	s15, s14, s15
 6708              		.loc 16 906 54 discriminator 4
 6709 0120 B6EE007A 		vmov.f32	s14, #5.0e-1
 6710 0124 67EE877A 		vmul.f32	s15, s15, s14
 6711              		.loc 16 906 31 discriminator 4
 6712 0128 7B68     		ldr	r3, [r7, #4]
 6713 012a C3ED597A 		vstr.32	s15, [r3, #356]
 6714              		.loc 16 906 17 discriminator 4
 6715 012e 7B68     		ldr	r3, [r7, #4]
 6716 0130 C3ED497A 		vstr.32	s15, [r3, #292]
 907:Inc/foc.h     ****     p->pi_id.Ki = p->pi_iq.Ki = p->config.Rs * wcc * p->config.tS * 0.5f; // Rs * bw, bw = 1.0 / tc
 6717              		.loc 16 907 42 discriminator 4
 6718 0134 7B68     		ldr	r3, [r7, #4]
 6719 0136 93EDC27A 		vldr.32	s14, [r3, #776]
 6720              		.loc 16 907 46 discriminator 4
 6721 013a D7ED037A 		vldr.32	s15, [r7, #12]
 6722 013e 27EE277A 		vmul.f32	s14, s14, s15
 6723              		.loc 16 907 63 discriminator 4
 6724 0142 7B68     		ldr	r3, [r7, #4]
 6725 0144 D3EDBD7A 		vldr.32	s15, [r3, #756]
 6726              		.loc 16 907 52 discriminator 4
 6727 0148 67EE277A 		vmul.f32	s15, s14, s15
 6728              		.loc 16 907 67 discriminator 4
 6729 014c B6EE007A 		vmov.f32	s14, #5.0e-1
 6730 0150 67EE877A 		vmul.f32	s15, s15, s14
 6731              		.loc 16 907 31 discriminator 4
 6732 0154 7B68     		ldr	r3, [r7, #4]
 6733 0156 C3ED627A 		vstr.32	s15, [r3, #392]
 6734              		.loc 16 907 17 discriminator 4
 6735 015a 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 627


 6736 015c C3ED527A 		vstr.32	s15, [r3, #328]
 908:Inc/foc.h     ****     p->pi_id.Kc = 1.f / p->pi_id.Kp;
 6737              		.loc 16 908 33 discriminator 4
 6738 0160 7B68     		ldr	r3, [r7, #4]
 6739 0162 93ED497A 		vldr.32	s14, [r3, #292]
 6740              		.loc 16 908 23 discriminator 4
 6741 0166 F7EE006A 		vmov.f32	s13, #1.0e+0
 6742 016a C6EE877A 		vdiv.f32	s15, s13, s14
 6743              		.loc 16 908 17 discriminator 4
 6744 016e 7B68     		ldr	r3, [r7, #4]
 6745 0170 C3ED537A 		vstr.32	s15, [r3, #332]
 909:Inc/foc.h     ****     p->pi_iq.Kc = 1.f / p->pi_iq.Kp;
 6746              		.loc 16 909 33 discriminator 4
 6747 0174 7B68     		ldr	r3, [r7, #4]
 6748 0176 93ED597A 		vldr.32	s14, [r3, #356]
 6749              		.loc 16 909 23 discriminator 4
 6750 017a F7EE006A 		vmov.f32	s13, #1.0e+0
 6751 017e C6EE877A 		vdiv.f32	s15, s13, s14
 6752              		.loc 16 909 17 discriminator 4
 6753 0182 7B68     		ldr	r3, [r7, #4]
 6754 0184 C3ED637A 		vstr.32	s15, [r3, #396]
 910:Inc/foc.h     ****     p->data.iqRmp = 10.f;
 6755              		.loc 16 910 19 discriminator 4
 6756 0188 7B68     		ldr	r3, [r7, #4]
 6757 018a 6D4A     		ldr	r2, .L439+24
 6758 018c 9A61     		str	r2, [r3, #24]	@ float
 911:Inc/foc.h     ****     /* Init speed PI controller */
 912:Inc/foc.h     ****     p->pi_spd.Kp = (p->config.mode == FOC) ? 0.1f : 0.01f;
 6759              		.loc 16 912 30 discriminator 4
 6760 018e 7B68     		ldr	r3, [r7, #4]
 6761 0190 93F8E032 		ldrb	r3, [r3, #736]
 6762 0194 DBB2     		uxtb	r3, r3
 6763              		.loc 16 912 51 discriminator 4
 6764 0196 012B     		cmp	r3, #1
 6765 0198 01D1     		bne	.L421
 6766              		.loc 16 912 51 is_stmt 0 discriminator 1
 6767 019a 6A4A     		ldr	r2, .L439+28
 6768 019c 00E0     		b	.L422
 6769              	.L421:
 6770              		.loc 16 912 51 discriminator 2
 6771 019e 6A4A     		ldr	r2, .L439+32
 6772              	.L422:
 6773              		.loc 16 912 18 is_stmt 1 discriminator 4
 6774 01a0 7B68     		ldr	r3, [r7, #4]
 6775 01a2 C3F8A421 		str	r2, [r3, #420]	@ float
 913:Inc/foc.h     ****     p->pi_spd.Ki = (p->config.mode == FOC) ? 0.001f : 0.0005f;
 6776              		.loc 16 913 30 discriminator 4
 6777 01a6 7B68     		ldr	r3, [r7, #4]
 6778 01a8 93F8E032 		ldrb	r3, [r3, #736]
 6779 01ac DBB2     		uxtb	r3, r3
 6780              		.loc 16 913 53 discriminator 4
 6781 01ae 012B     		cmp	r3, #1
 6782 01b0 01D1     		bne	.L423
 6783              		.loc 16 913 53 is_stmt 0 discriminator 1
 6784 01b2 664A     		ldr	r2, .L439+36
 6785 01b4 00E0     		b	.L424
 6786              	.L423:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 628


 6787              		.loc 16 913 53 discriminator 2
 6788 01b6 664A     		ldr	r2, .L439+40
 6789              	.L424:
 6790              		.loc 16 913 18 is_stmt 1 discriminator 4
 6791 01b8 7B68     		ldr	r3, [r7, #4]
 6792 01ba C3F8C821 		str	r2, [r3, #456]	@ float
 914:Inc/foc.h     ****     p->pi_spd.Kc = 1.f / p->pi_spd.Kp;
 6793              		.loc 16 914 35 discriminator 4
 6794 01be 7B68     		ldr	r3, [r7, #4]
 6795 01c0 93ED697A 		vldr.32	s14, [r3, #420]
 6796              		.loc 16 914 24 discriminator 4
 6797 01c4 F7EE006A 		vmov.f32	s13, #1.0e+0
 6798 01c8 C6EE877A 		vdiv.f32	s15, s13, s14
 6799              		.loc 16 914 18 discriminator 4
 6800 01cc 7B68     		ldr	r3, [r7, #4]
 6801 01ce C3ED737A 		vstr.32	s15, [r3, #460]
 915:Inc/foc.h     ****     p->pi_spd.OutMin = (p->config.mode == FOC) ? -p->config.adcFullScaleCurrent : 0.f;
 6802              		.loc 16 915 34 discriminator 4
 6803 01d2 7B68     		ldr	r3, [r7, #4]
 6804 01d4 93F8E032 		ldrb	r3, [r3, #736]
 6805 01d8 DBB2     		uxtb	r3, r3
 6806              		.loc 16 915 81 discriminator 4
 6807 01da 012B     		cmp	r3, #1
 6808 01dc 05D1     		bne	.L425
 6809              		.loc 16 915 60 discriminator 1
 6810 01de 7B68     		ldr	r3, [r7, #4]
 6811 01e0 D3EDBE7A 		vldr.32	s15, [r3, #760]
 6812              		.loc 16 915 81 discriminator 1
 6813 01e4 F1EE677A 		vneg.f32	s15, s15
 6814 01e8 01E0     		b	.L426
 6815              	.L425:
 6816              		.loc 16 915 81 is_stmt 0 discriminator 2
 6817 01ea DFED527A 		vldr.32	s15, .L439+12
 6818              	.L426:
 6819              		.loc 16 915 22 is_stmt 1 discriminator 4
 6820 01ee 7B68     		ldr	r3, [r7, #4]
 6821 01f0 C3ED6F7A 		vstr.32	s15, [r3, #444]
 916:Inc/foc.h     ****     p->pi_spd.OutMax = (p->config.mode == FOC) ? p->config.adcFullScaleCurrent : 0.99f;
 6822              		.loc 16 916 34 discriminator 4
 6823 01f4 7B68     		ldr	r3, [r7, #4]
 6824 01f6 93F8E032 		ldrb	r3, [r3, #736]
 6825 01fa DBB2     		uxtb	r3, r3
 6826              		.loc 16 916 80 discriminator 4
 6827 01fc 012B     		cmp	r3, #1
 6828 01fe 03D1     		bne	.L427
 6829              		.loc 16 916 80 is_stmt 0 discriminator 1
 6830 0200 7B68     		ldr	r3, [r7, #4]
 6831 0202 D3F8F832 		ldr	r3, [r3, #760]	@ float
 6832 0206 00E0     		b	.L428
 6833              	.L427:
 6834              		.loc 16 916 80 discriminator 2
 6835 0208 524B     		ldr	r3, .L439+44
 6836              	.L428:
 6837              		.loc 16 916 22 is_stmt 1 discriminator 4
 6838 020a 7A68     		ldr	r2, [r7, #4]
 6839 020c C2F8B831 		str	r3, [r2, #440]	@ float
 917:Inc/foc.h     ****     p->data.spdRmp = 2000.f; // (rad/s)/s
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 629


 6840              		.loc 16 917 20 discriminator 4
 6841 0210 7B68     		ldr	r3, [r7, #4]
 6842 0212 514A     		ldr	r2, .L439+48
 6843 0214 5A62     		str	r2, [r3, #36]	@ float
 918:Inc/foc.h     ****     /* Init SMOPOS constants */
 919:Inc/foc.h     ****     p->smo.Fsmopos = exp((-p->config.Rs / p->config.Ld) * p->config.tS);
 6844              		.loc 16 919 37 discriminator 4
 6845 0216 7B68     		ldr	r3, [r7, #4]
 6846 0218 D3EDC27A 		vldr.32	s15, [r3, #776]
 6847              		.loc 16 919 27 discriminator 4
 6848 021c F1EE676A 		vneg.f32	s13, s15
 6849              		.loc 16 919 52 discriminator 4
 6850 0220 7B68     		ldr	r3, [r7, #4]
 6851 0222 D3EDC37A 		vldr.32	s15, [r3, #780]
 6852              		.loc 16 919 41 discriminator 4
 6853 0226 86EEA77A 		vdiv.f32	s14, s13, s15
 6854              		.loc 16 919 68 discriminator 4
 6855 022a 7B68     		ldr	r3, [r7, #4]
 6856 022c D3EDBD7A 		vldr.32	s15, [r3, #756]
 6857              		.loc 16 919 57 discriminator 4
 6858 0230 67EE277A 		vmul.f32	s15, s14, s15
 6859              		.loc 16 919 22 discriminator 4
 6860 0234 17EE900A 		vmov	r0, s15
 6861 0238 FFF7FEFF 		bl	__aeabi_f2d
 6862              	.LVL3:
 6863 023c 0346     		mov	r3, r0
 6864 023e 0C46     		mov	r4, r1
 6865 0240 44EC103B 		vmov	d0, r3, r4
 6866 0244 FFF7FEFF 		bl	exp
 6867 0248 54EC103B 		vmov	r3, r4, d0
 6868 024c 1846     		mov	r0, r3
 6869 024e 2146     		mov	r1, r4
 6870 0250 FFF7FEFF 		bl	__aeabi_d2f
 6871              	.LVL4:
 6872 0254 0246     		mov	r2, r0	@ float
 6873              		.loc 16 919 20 discriminator 4
 6874 0256 7B68     		ldr	r3, [r7, #4]
 6875 0258 C3F8EC21 		str	r2, [r3, #492]	@ float
 920:Inc/foc.h     ****     p->smo.Gsmopos = (1 / p->config.Rs) * (1 - p->smo.Fsmopos);
 6876              		.loc 16 920 36 discriminator 4
 6877 025c 7B68     		ldr	r3, [r7, #4]
 6878 025e D3EDC27A 		vldr.32	s15, [r3, #776]
 6879              		.loc 16 920 25 discriminator 4
 6880 0262 F7EE006A 		vmov.f32	s13, #1.0e+0
 6881 0266 86EEA77A 		vdiv.f32	s14, s13, s15
 6882              		.loc 16 920 54 discriminator 4
 6883 026a 7B68     		ldr	r3, [r7, #4]
 6884 026c D3ED7B7A 		vldr.32	s15, [r3, #492]
 6885              		.loc 16 920 46 discriminator 4
 6886 0270 F7EE006A 		vmov.f32	s13, #1.0e+0
 6887 0274 76EEE77A 		vsub.f32	s15, s13, s15
 6888              		.loc 16 920 41 discriminator 4
 6889 0278 67EE277A 		vmul.f32	s15, s14, s15
 6890              		.loc 16 920 20 discriminator 4
 6891 027c 7B68     		ldr	r3, [r7, #4]
 6892 027e C3ED797A 		vstr.32	s15, [r3, #484]
 921:Inc/foc.h     ****     p->smo.Kslide = 0.5308703613f;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 630


 6893              		.loc 16 921 19 discriminator 4
 6894 0282 7B68     		ldr	r3, [r7, #4]
 6895 0284 354A     		ldr	r2, .L439+52
 6896 0286 C3F80822 		str	r2, [r3, #520]	@ float
 922:Inc/foc.h     ****     /* Init SMOPOS constants */
 923:Inc/foc.h     ****     p->flux.R = p->config.Rs * 1.5f;
 6897              		.loc 16 923 26 discriminator 4
 6898 028a 7B68     		ldr	r3, [r7, #4]
 6899 028c D3EDC27A 		vldr.32	s15, [r3, #776]
 6900              		.loc 16 923 30 discriminator 4
 6901 0290 B7EE087A 		vmov.f32	s14, #1.5e+0
 6902 0294 67EE877A 		vmul.f32	s15, s15, s14
 6903              		.loc 16 923 15 discriminator 4
 6904 0298 7B68     		ldr	r3, [r7, #4]
 6905 029a C3EDA27A 		vstr.32	s15, [r3, #648]
 924:Inc/foc.h     ****     p->flux.L = p->config.Ld * 1.5f;
 6906              		.loc 16 924 26 discriminator 4
 6907 029e 7B68     		ldr	r3, [r7, #4]
 6908 02a0 D3EDC37A 		vldr.32	s15, [r3, #780]
 6909              		.loc 16 924 30 discriminator 4
 6910 02a4 B7EE087A 		vmov.f32	s14, #1.5e+0
 6911 02a8 67EE877A 		vmul.f32	s15, s15, s14
 6912              		.loc 16 924 15 discriminator 4
 6913 02ac 7B68     		ldr	r3, [r7, #4]
 6914 02ae C3EDA37A 		vstr.32	s15, [r3, #652]
 925:Inc/foc.h     ****     p->flux.fluxLeakage = 60.0f / (SQRT3 * M_2PI * p->config.Kv * p->config.pp);
 6915              		.loc 16 925 61 discriminator 4
 6916 02b2 7B68     		ldr	r3, [r7, #4]
 6917 02b4 D3EDC57A 		vldr.32	s15, [r3, #788]
 6918              		.loc 16 925 50 discriminator 4
 6919 02b8 9FED297A 		vldr.32	s14, .L439+56
 6920 02bc 27EE877A 		vmul.f32	s14, s15, s14
 6921              		.loc 16 925 76 discriminator 4
 6922 02c0 7B68     		ldr	r3, [r7, #4]
 6923 02c2 D3EDC67A 		vldr.32	s15, [r3, #792]
 6924              		.loc 16 925 65 discriminator 4
 6925 02c6 27EE277A 		vmul.f32	s14, s14, s15
 6926              		.loc 16 925 33 discriminator 4
 6927 02ca DFED266A 		vldr.32	s13, .L439+60
 6928 02ce C6EE877A 		vdiv.f32	s15, s13, s14
 6929              		.loc 16 925 25 discriminator 4
 6930 02d2 7B68     		ldr	r3, [r7, #4]
 6931 02d4 C3EDA17A 		vstr.32	s15, [r3, #644]
 926:Inc/foc.h     ****     p->flux.dt = p->config.tS;
 6932              		.loc 16 926 27 discriminator 4
 6933 02d8 7B68     		ldr	r3, [r7, #4]
 6934 02da D3F8F422 		ldr	r2, [r3, #756]	@ float
 6935              		.loc 16 926 16 discriminator 4
 6936 02de 7B68     		ldr	r3, [r7, #4]
 6937 02e0 C3F89822 		str	r2, [r3, #664]	@ float
 927:Inc/foc.h     ****     p->flux.gamma = 10.f;
 6938              		.loc 16 927 19 discriminator 4
 6939 02e4 7B68     		ldr	r3, [r7, #4]
 6940 02e6 164A     		ldr	r2, .L439+24
 6941 02e8 C3F8A022 		str	r2, [r3, #672]	@ float
 928:Inc/foc.h     ****     /* Init PLL */
 929:Inc/foc.h     ****     p->pll.dt = p->config.tS;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 631


 6942              		.loc 16 929 26 discriminator 4
 6943 02ec 7B68     		ldr	r3, [r7, #4]
 6944 02ee D3F8F422 		ldr	r2, [r3, #756]	@ float
 6945              		.loc 16 929 15 discriminator 4
 6946 02f2 7B68     		ldr	r3, [r7, #4]
 6947 02f4 C3F8A823 		str	r2, [r3, #936]	@ float
 930:Inc/foc.h     ****     p->pll.Kp = 2000.f;
 6948              		.loc 16 930 15 discriminator 4
 6949 02f8 7B68     		ldr	r3, [r7, #4]
 6950 02fa 174A     		ldr	r2, .L439+48
 6951 02fc C3F8B823 		str	r2, [r3, #952]	@ float
 931:Inc/foc.h     ****     p->pll.Ki = 30000.f;
 6952              		.loc 16 931 15 discriminator 4
 6953 0300 7B68     		ldr	r3, [r7, #4]
 6954 0302 194A     		ldr	r2, .L439+64
 6955 0304 C3F8BC23 		str	r2, [r3, #956]	@ float
 932:Inc/foc.h     ****     /* saturation protection thresholds */
 933:Inc/foc.h     ****     p->prot.ocpThld = (p->prot.ocpThld > p->config.adcFullScaleCurrent) ? p->config.adcFullScaleCur
 6956              		.loc 16 933 31 discriminator 4
 6957 0308 7B68     		ldr	r3, [r7, #4]
 6958 030a 93EDC87A 		vldr.32	s14, [r3, #800]
 6959              		.loc 16 933 51 discriminator 4
 6960 030e 7B68     		ldr	r3, [r7, #4]
 6961 0310 D3EDBE7A 		vldr.32	s15, [r3, #760]
 6962              		.loc 16 933 105 discriminator 4
 6963 0314 B4EEE77A 		vcmpe.f32	s14, s15
 6964 0318 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6965 031c 28DD     		ble	.L437
 6966              		.loc 16 933 105 is_stmt 0 discriminator 1
 6967 031e 7B68     		ldr	r3, [r7, #4]
 6968 0320 D3F8F832 		ldr	r3, [r3, #760]	@ float
 6969 0324 27E0     		b	.L431
 6970              	.L440:
 6971 0326 00BF     		.align	2
 6972              	.L439:
 6973 0328 DB0FC940 		.word	1086918619
 6974 032c 9A99793F 		.word	1064933786
 6975 0330 CDCCCC3C 		.word	1020054733
 6976 0334 00000000 		.word	0
 6977 0338 CDCC4C3D 		.word	1028443341
 6978 033c DB0F4940 		.word	1078530011
 6979 0340 00002041 		.word	1092616192
 6980 0344 CDCCCC3D 		.word	1036831949
 6981 0348 0AD7233C 		.word	1008981770
 6982 034c 6F12833A 		.word	981668463
 6983 0350 6F12033A 		.word	973279855
 6984 0354 A4707D3F 		.word	1065185444
 6985 0358 0000FA44 		.word	1157234688
 6986 035c 1FE7073F 		.word	1057482527
 6987 0360 EF1F2E41 		.word	1093541871
 6988 0364 00007042 		.word	1114636288
 6989 0368 0060EA46 		.word	1189765120
 6990 036c 899BD03A 		.word	986749833
 6991              	.L437:
 6992              		.loc 16 933 105 discriminator 2
 6993 0370 7B68     		ldr	r3, [r7, #4]
 6994 0372 D3F82033 		ldr	r3, [r3, #800]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 632


 6995              	.L431:
 6996              		.loc 16 933 21 is_stmt 1 discriminator 4
 6997 0376 7A68     		ldr	r2, [r7, #4]
 6998 0378 C2F82033 		str	r3, [r2, #800]	@ float
 934:Inc/foc.h     ****     p->prot.ovpThld = (p->prot.ovpThld > p->config.adcFullScaleVoltage) ? p->config.adcFullScaleVol
 6999              		.loc 16 934 31 discriminator 4
 7000 037c 7B68     		ldr	r3, [r7, #4]
 7001 037e 93EDC97A 		vldr.32	s14, [r3, #804]
 7002              		.loc 16 934 51 discriminator 4
 7003 0382 7B68     		ldr	r3, [r7, #4]
 7004 0384 D3EDBF7A 		vldr.32	s15, [r3, #764]
 7005              		.loc 16 934 105 discriminator 4
 7006 0388 B4EEE77A 		vcmpe.f32	s14, s15
 7007 038c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7008 0390 03DD     		ble	.L438
 7009              		.loc 16 934 105 is_stmt 0 discriminator 1
 7010 0392 7B68     		ldr	r3, [r7, #4]
 7011 0394 D3F8FC32 		ldr	r3, [r3, #764]	@ float
 7012 0398 02E0     		b	.L434
 7013              	.L438:
 7014              		.loc 16 934 105 discriminator 2
 7015 039a 7B68     		ldr	r3, [r7, #4]
 7016 039c D3F82433 		ldr	r3, [r3, #804]	@ float
 7017              	.L434:
 7018              		.loc 16 934 21 is_stmt 1 discriminator 4
 7019 03a0 7A68     		ldr	r2, [r7, #4]
 7020 03a2 C2F82433 		str	r3, [r2, #804]	@ float
 935:Inc/foc.h     ****     /** BEMF filters init
 936:Inc/foc.h     ****      * Tf = 1 / (Fc * 2 * pi)
 937:Inc/foc.h     ****      *   */
 938:Inc/foc.h     ****     p->cmtn.lpf_bemfA.T = p->config.tS / ((1.f / (100.f * M_2PI)) + p->config.tS);
 7021              		.loc 16 938 36 discriminator 4
 7022 03a6 7B68     		ldr	r3, [r7, #4]
 7023 03a8 D3EDBD6A 		vldr.32	s13, [r3, #756]
 7024              		.loc 16 938 78 discriminator 4
 7025 03ac 7B68     		ldr	r3, [r7, #4]
 7026 03ae D3EDBD7A 		vldr.32	s15, [r3, #756]
 7027              		.loc 16 938 67 discriminator 4
 7028 03b2 1FED127A 		vldr.32	s14, .L439+68
 7029 03b6 37EE877A 		vadd.f32	s14, s15, s14
 7030              		.loc 16 938 40 discriminator 4
 7031 03ba C6EE877A 		vdiv.f32	s15, s13, s14
 7032              		.loc 16 938 25 discriminator 4
 7033 03be 7B68     		ldr	r3, [r7, #4]
 7034 03c0 C3EDE07A 		vstr.32	s15, [r3, #896]
 939:Inc/foc.h     ****     p->cmtn.lpf_bemfB.T = p->cmtn.lpf_bemfA.T;
 7035              		.loc 16 939 44 discriminator 4
 7036 03c4 7B68     		ldr	r3, [r7, #4]
 7037 03c6 D3F88023 		ldr	r2, [r3, #896]	@ float
 7038              		.loc 16 939 25 discriminator 4
 7039 03ca 7B68     		ldr	r3, [r7, #4]
 7040 03cc C3F89023 		str	r2, [r3, #912]	@ float
 940:Inc/foc.h     ****     p->cmtn.lpf_bemfC.T = p->cmtn.lpf_bemfA.T;
 7041              		.loc 16 940 44 discriminator 4
 7042 03d0 7B68     		ldr	r3, [r7, #4]
 7043 03d2 D3F88023 		ldr	r2, [r3, #896]	@ float
 7044              		.loc 16 940 25 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 633


 7045 03d6 7B68     		ldr	r3, [r7, #4]
 7046 03d8 C3F8A023 		str	r2, [r3, #928]	@ float
 941:Inc/foc.h     ****     p->cmtn.cmtnTh = 0.0001f;
 7047              		.loc 16 941 20 discriminator 4
 7048 03dc 7B68     		ldr	r3, [r7, #4]
 7049 03de 204A     		ldr	r2, .L441
 7050 03e0 C3F84C23 		str	r2, [r3, #844]	@ float
 942:Inc/foc.h     ****     //
 943:Inc/foc.h     ****     p->data.bldc_commCntrRef = 350.f;
 7051              		.loc 16 943 30 discriminator 4
 7052 03e4 7B68     		ldr	r3, [r7, #4]
 7053 03e6 1F4A     		ldr	r2, .L441+4
 7054 03e8 C3F8E420 		str	r2, [r3, #228]	@ float
 944:Inc/foc.h     ****     p->data.bldc_dutyStart = 0.1f; // 10% of max value
 7055              		.loc 16 944 28 discriminator 4
 7056 03ec 7B68     		ldr	r3, [r7, #4]
 7057 03ee 1E4A     		ldr	r2, .L441+8
 7058 03f0 C3F8F020 		str	r2, [r3, #240]	@ float
 945:Inc/foc.h     ****     // Filters data init
 946:Inc/foc.h     ****     p->lpf_Iavg.T = 0.001f;                              // time constant in descrete time dominian
 7059              		.loc 16 946 19 discriminator 4
 7060 03f4 7B68     		ldr	r3, [r7, #4]
 7061 03f6 1D4A     		ldr	r2, .L441+12
 7062 03f8 C3F8CC23 		str	r2, [r3, #972]	@ float
 947:Inc/foc.h     ****     p->lpf_id.T = p->config.tS / (0.02f + p->config.tS); // time constant in descrete time dominian
 7063              		.loc 16 947 28 discriminator 4
 7064 03fc 7B68     		ldr	r3, [r7, #4]
 7065 03fe D3EDBD6A 		vldr.32	s13, [r3, #756]
 7066              		.loc 16 947 52 discriminator 4
 7067 0402 7B68     		ldr	r3, [r7, #4]
 7068 0404 D3EDBD7A 		vldr.32	s15, [r3, #756]
 7069              		.loc 16 947 41 discriminator 4
 7070 0408 9FED197A 		vldr.32	s14, .L441+16
 7071 040c 37EE877A 		vadd.f32	s14, s15, s14
 7072              		.loc 16 947 32 discriminator 4
 7073 0410 C6EE877A 		vdiv.f32	s15, s13, s14
 7074              		.loc 16 947 17 discriminator 4
 7075 0414 7B68     		ldr	r3, [r7, #4]
 7076 0416 C3EDF77A 		vstr.32	s15, [r3, #988]
 948:Inc/foc.h     ****     p->lpf_iq.T = p->config.tS / (0.02f + p->config.tS); // time constant in descrete time dominian
 7077              		.loc 16 948 28 discriminator 4
 7078 041a 7B68     		ldr	r3, [r7, #4]
 7079 041c D3EDBD6A 		vldr.32	s13, [r3, #756]
 7080              		.loc 16 948 52 discriminator 4
 7081 0420 7B68     		ldr	r3, [r7, #4]
 7082 0422 D3EDBD7A 		vldr.32	s15, [r3, #756]
 7083              		.loc 16 948 41 discriminator 4
 7084 0426 9FED127A 		vldr.32	s14, .L441+16
 7085 042a 37EE877A 		vadd.f32	s14, s15, s14
 7086              		.loc 16 948 32 discriminator 4
 7087 042e C6EE877A 		vdiv.f32	s15, s13, s14
 7088              		.loc 16 948 17 discriminator 4
 7089 0432 7B68     		ldr	r3, [r7, #4]
 7090 0434 C3EDFB7A 		vstr.32	s15, [r3, #1004]
 949:Inc/foc.h     ****     p->lpf_vdc.T = p->config.tS / (0.2f + p->config.tS); // time constant in descrete time dominian
 7091              		.loc 16 949 29 discriminator 4
 7092 0438 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 634


 7093 043a D3EDBD6A 		vldr.32	s13, [r3, #756]
 7094              		.loc 16 949 52 discriminator 4
 7095 043e 7B68     		ldr	r3, [r7, #4]
 7096 0440 D3EDBD7A 		vldr.32	s15, [r3, #756]
 7097              		.loc 16 949 41 discriminator 4
 7098 0444 9FED0B7A 		vldr.32	s14, .L441+20
 7099 0448 37EE877A 		vadd.f32	s14, s15, s14
 7100              		.loc 16 949 33 discriminator 4
 7101 044c C6EE877A 		vdiv.f32	s15, s13, s14
 7102              		.loc 16 949 18 discriminator 4
 7103 0450 7B68     		ldr	r3, [r7, #4]
 7104 0452 C3EDFF7A 		vstr.32	s15, [r3, #1020]
 950:Inc/foc.h     **** }
 7105              		.loc 16 950 1 discriminator 4
 7106 0456 00BF     		nop
 7107 0458 1437     		adds	r7, r7, #20
 7108              	.LCFI293:
 7109              		.cfi_def_cfa_offset 12
 7110 045a BD46     		mov	sp, r7
 7111              	.LCFI294:
 7112              		.cfi_def_cfa_register 13
 7113              		@ sp needed
 7114 045c 90BD     		pop	{r4, r7, pc}
 7115              	.L442:
 7116 045e 00BF     		.align	2
 7117              	.L441:
 7118 0460 17B7D138 		.word	953267991
 7119 0464 0000AF43 		.word	1135542272
 7120 0468 CDCCCC3D 		.word	1036831949
 7121 046c 6F12833A 		.word	981668463
 7122 0470 0AD7A33C 		.word	1017370378
 7123 0474 CDCC4C3E 		.word	1045220557
 7124              		.cfi_endproc
 7125              	.LFE1984:
 7127              		.section	.text.datalogCalc,"ax",%progbits
 7128              		.align	1
 7129              		.syntax unified
 7130              		.thumb
 7131              		.thumb_func
 7132              		.fpu fpv4-sp-d16
 7134              	datalogCalc:
 7135              	.LFB1985:
 7136              		.file 17 "Inc/dataLog.h"
   1:Inc/dataLog.h **** /**
   2:Inc/dataLog.h ****  ***********************************************************************
   3:Inc/dataLog.h ****  * File name: dataLog.h
   4:Inc/dataLog.h ****  * Discription: DataLoger for Freemaster
   5:Inc/dataLog.h ****  *  
   6:Inc/dataLog.h ****  *  */
   7:Inc/dataLog.h **** 
   8:Inc/dataLog.h **** #ifndef DATALOG_H
   9:Inc/dataLog.h **** #define DATALOG_H
  10:Inc/dataLog.h **** 
  11:Inc/dataLog.h **** #define DATALOG_STERAM_SIZE 256
  12:Inc/dataLog.h **** 
  13:Inc/dataLog.h **** /*---------- DataLog struct --------------*/
  14:Inc/dataLog.h **** struct dataLogVars_s
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 635


  15:Inc/dataLog.h **** {
  16:Inc/dataLog.h ****   uint8_t trigger;
  17:Inc/dataLog.h ****   uint8_t recordCmplt;
  18:Inc/dataLog.h ****   uint8_t autoTrigEn;
  19:Inc/dataLog.h ****   uint16_t psc;
  20:Inc/dataLog.h ****   uint32_t frameCntr;
  21:Inc/dataLog.h ****   uint32_t isrCntr;
  22:Inc/dataLog.h ****   float buffChannel1[DATALOG_STERAM_SIZE];
  23:Inc/dataLog.h ****   float buffChannel2[DATALOG_STERAM_SIZE];
  24:Inc/dataLog.h ****   float buffChannel3[DATALOG_STERAM_SIZE];
  25:Inc/dataLog.h ****   float buffChannel4[DATALOG_STERAM_SIZE];
  26:Inc/dataLog.h ****   float channel1;
  27:Inc/dataLog.h ****   float channel2;
  28:Inc/dataLog.h ****   float channel3;
  29:Inc/dataLog.h ****   float channel4;
  30:Inc/dataLog.h ****   float in1;
  31:Inc/dataLog.h ****   float in2;
  32:Inc/dataLog.h ****   float in3;
  33:Inc/dataLog.h ****   float in4;
  34:Inc/dataLog.h **** };
  35:Inc/dataLog.h **** typedef volatile struct dataLogVars_s dataLogVars_t;
  36:Inc/dataLog.h **** 
  37:Inc/dataLog.h **** static inline void datalogCalc(dataLogVars_t *p)
  38:Inc/dataLog.h **** {
 7137              		.loc 17 38 1
 7138              		.cfi_startproc
 7139              		@ args = 0, pretend = 0, frame = 8
 7140              		@ frame_needed = 1, uses_anonymous_args = 0
 7141              		@ link register save eliminated.
 7142 0000 80B4     		push	{r7}
 7143              	.LCFI295:
 7144              		.cfi_def_cfa_offset 4
 7145              		.cfi_offset 7, -4
 7146 0002 83B0     		sub	sp, sp, #12
 7147              	.LCFI296:
 7148              		.cfi_def_cfa_offset 16
 7149 0004 00AF     		add	r7, sp, #0
 7150              	.LCFI297:
 7151              		.cfi_def_cfa_register 7
 7152 0006 7860     		str	r0, [r7, #4]
  39:Inc/dataLog.h ****   if (p->trigger >= 1)
 7153              		.loc 17 39 8
 7154 0008 7B68     		ldr	r3, [r7, #4]
 7155 000a 1B78     		ldrb	r3, [r3]
 7156 000c DBB2     		uxtb	r3, r3
 7157              		.loc 17 39 6
 7158 000e 002B     		cmp	r3, #0
 7159 0010 43D0     		beq	.L444
  40:Inc/dataLog.h ****   {
  41:Inc/dataLog.h ****     p->buffChannel1[p->frameCntr] = p->in1; // var 1
 7160              		.loc 17 41 22
 7161 0012 7B68     		ldr	r3, [r7, #4]
 7162 0014 9B68     		ldr	r3, [r3, #8]
 7163              		.loc 17 41 38
 7164 0016 7A68     		ldr	r2, [r7, #4]
 7165 0018 02F58152 		add	r2, r2, #4128
 7166 001c 1268     		ldr	r2, [r2]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 636


 7167              		.loc 17 41 35
 7168 001e 7968     		ldr	r1, [r7, #4]
 7169 0020 0433     		adds	r3, r3, #4
 7170 0022 9B00     		lsls	r3, r3, #2
 7171 0024 0B44     		add	r3, r3, r1
 7172 0026 1A60     		str	r2, [r3]	@ float
  42:Inc/dataLog.h ****     p->buffChannel2[p->frameCntr] = p->in2; // var 2
 7173              		.loc 17 42 22
 7174 0028 7B68     		ldr	r3, [r7, #4]
 7175 002a 9868     		ldr	r0, [r3, #8]
 7176              		.loc 17 42 38
 7177 002c 7B68     		ldr	r3, [r7, #4]
 7178 002e 03F58153 		add	r3, r3, #4128
 7179 0032 0433     		adds	r3, r3, #4
 7180 0034 1A68     		ldr	r2, [r3]	@ float
 7181              		.loc 17 42 35
 7182 0036 7968     		ldr	r1, [r7, #4]
 7183 0038 00F58273 		add	r3, r0, #260
 7184 003c 9B00     		lsls	r3, r3, #2
 7185 003e 0B44     		add	r3, r3, r1
 7186 0040 1A60     		str	r2, [r3]	@ float
  43:Inc/dataLog.h ****     p->buffChannel3[p->frameCntr] = p->in3; // var 3
 7187              		.loc 17 43 22
 7188 0042 7B68     		ldr	r3, [r7, #4]
 7189 0044 9868     		ldr	r0, [r3, #8]
 7190              		.loc 17 43 38
 7191 0046 7B68     		ldr	r3, [r7, #4]
 7192 0048 03F58153 		add	r3, r3, #4128
 7193 004c 0833     		adds	r3, r3, #8
 7194 004e 1A68     		ldr	r2, [r3]	@ float
 7195              		.loc 17 43 35
 7196 0050 7968     		ldr	r1, [r7, #4]
 7197 0052 00F50173 		add	r3, r0, #516
 7198 0056 9B00     		lsls	r3, r3, #2
 7199 0058 0B44     		add	r3, r3, r1
 7200 005a 1A60     		str	r2, [r3]	@ float
  44:Inc/dataLog.h ****     p->buffChannel4[p->frameCntr] = p->in4; // var 4
 7201              		.loc 17 44 22
 7202 005c 7B68     		ldr	r3, [r7, #4]
 7203 005e 9868     		ldr	r0, [r3, #8]
 7204              		.loc 17 44 38
 7205 0060 7B68     		ldr	r3, [r7, #4]
 7206 0062 03F58153 		add	r3, r3, #4128
 7207 0066 0C33     		adds	r3, r3, #12
 7208 0068 1A68     		ldr	r2, [r3]	@ float
 7209              		.loc 17 44 35
 7210 006a 7968     		ldr	r1, [r7, #4]
 7211 006c 00F54173 		add	r3, r0, #772
 7212 0070 9B00     		lsls	r3, r3, #2
 7213 0072 0B44     		add	r3, r3, r1
 7214 0074 1A60     		str	r2, [r3]	@ float
  45:Inc/dataLog.h **** 
  46:Inc/dataLog.h ****     p->frameCntr++;
 7215              		.loc 17 46 6
 7216 0076 7B68     		ldr	r3, [r7, #4]
 7217 0078 9B68     		ldr	r3, [r3, #8]
 7218              		.loc 17 46 17
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 637


 7219 007a 5A1C     		adds	r2, r3, #1
 7220 007c 7B68     		ldr	r3, [r7, #4]
 7221 007e 9A60     		str	r2, [r3, #8]
  47:Inc/dataLog.h ****     if (p->frameCntr >= (DATALOG_STERAM_SIZE - 1))
 7222              		.loc 17 47 10
 7223 0080 7B68     		ldr	r3, [r7, #4]
 7224 0082 9B68     		ldr	r3, [r3, #8]
 7225              		.loc 17 47 8
 7226 0084 FE2B     		cmp	r3, #254
 7227 0086 08D9     		bls	.L444
  48:Inc/dataLog.h ****     {
  49:Inc/dataLog.h ****       p->recordCmplt = 1;
 7228              		.loc 17 49 22
 7229 0088 7B68     		ldr	r3, [r7, #4]
 7230 008a 0122     		movs	r2, #1
 7231 008c 5A70     		strb	r2, [r3, #1]
  50:Inc/dataLog.h ****       p->trigger = 0;
 7232              		.loc 17 50 18
 7233 008e 7B68     		ldr	r3, [r7, #4]
 7234 0090 0022     		movs	r2, #0
 7235 0092 1A70     		strb	r2, [r3]
  51:Inc/dataLog.h ****       p->frameCntr = 0;
 7236              		.loc 17 51 20
 7237 0094 7B68     		ldr	r3, [r7, #4]
 7238 0096 0022     		movs	r2, #0
 7239 0098 9A60     		str	r2, [r3, #8]
 7240              	.L444:
  52:Inc/dataLog.h ****     }
  53:Inc/dataLog.h ****   }
  54:Inc/dataLog.h **** 
  55:Inc/dataLog.h ****   if (p->recordCmplt >= 1)
 7241              		.loc 17 55 8
 7242 009a 7B68     		ldr	r3, [r7, #4]
 7243 009c 5B78     		ldrb	r3, [r3, #1]
 7244 009e DBB2     		uxtb	r3, r3
 7245              		.loc 17 55 6
 7246 00a0 002B     		cmp	r3, #0
 7247 00a2 5BD0     		beq	.L447
  56:Inc/dataLog.h ****   {
  57:Inc/dataLog.h ****     if (p->isrCntr >= p->psc)
 7248              		.loc 17 57 10
 7249 00a4 7B68     		ldr	r3, [r7, #4]
 7250 00a6 DB68     		ldr	r3, [r3, #12]
 7251              		.loc 17 57 24
 7252 00a8 7A68     		ldr	r2, [r7, #4]
 7253 00aa 9288     		ldrh	r2, [r2, #4]	@ movhi
 7254 00ac 92B2     		uxth	r2, r2
 7255              		.loc 17 57 8
 7256 00ae 9342     		cmp	r3, r2
 7257 00b0 3AD3     		bcc	.L446
  58:Inc/dataLog.h ****     {
  59:Inc/dataLog.h ****       p->channel1 = p->buffChannel1[p->frameCntr];
 7258              		.loc 17 59 38
 7259 00b2 7B68     		ldr	r3, [r7, #4]
 7260 00b4 9B68     		ldr	r3, [r3, #8]
 7261              		.loc 17 59 36
 7262 00b6 7A68     		ldr	r2, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 638


 7263 00b8 0433     		adds	r3, r3, #4
 7264 00ba 9B00     		lsls	r3, r3, #2
 7265 00bc 1344     		add	r3, r3, r2
 7266 00be 1A68     		ldr	r2, [r3]	@ float
 7267              		.loc 17 59 19
 7268 00c0 7B68     		ldr	r3, [r7, #4]
 7269 00c2 03F58053 		add	r3, r3, #4096
 7270 00c6 1033     		adds	r3, r3, #16
 7271 00c8 1A60     		str	r2, [r3]	@ float
  60:Inc/dataLog.h ****       p->channel2 = p->buffChannel2[p->frameCntr];
 7272              		.loc 17 60 38
 7273 00ca 7B68     		ldr	r3, [r7, #4]
 7274 00cc 9B68     		ldr	r3, [r3, #8]
 7275              		.loc 17 60 36
 7276 00ce 7A68     		ldr	r2, [r7, #4]
 7277 00d0 03F58273 		add	r3, r3, #260
 7278 00d4 9B00     		lsls	r3, r3, #2
 7279 00d6 1344     		add	r3, r3, r2
 7280 00d8 1A68     		ldr	r2, [r3]	@ float
 7281              		.loc 17 60 19
 7282 00da 7B68     		ldr	r3, [r7, #4]
 7283 00dc 03F58053 		add	r3, r3, #4096
 7284 00e0 1433     		adds	r3, r3, #20
 7285 00e2 1A60     		str	r2, [r3]	@ float
  61:Inc/dataLog.h ****       p->channel3 = p->buffChannel3[p->frameCntr];
 7286              		.loc 17 61 38
 7287 00e4 7B68     		ldr	r3, [r7, #4]
 7288 00e6 9B68     		ldr	r3, [r3, #8]
 7289              		.loc 17 61 36
 7290 00e8 7A68     		ldr	r2, [r7, #4]
 7291 00ea 03F50173 		add	r3, r3, #516
 7292 00ee 9B00     		lsls	r3, r3, #2
 7293 00f0 1344     		add	r3, r3, r2
 7294 00f2 1A68     		ldr	r2, [r3]	@ float
 7295              		.loc 17 61 19
 7296 00f4 7B68     		ldr	r3, [r7, #4]
 7297 00f6 03F58053 		add	r3, r3, #4096
 7298 00fa 1833     		adds	r3, r3, #24
 7299 00fc 1A60     		str	r2, [r3]	@ float
  62:Inc/dataLog.h ****       p->channel4 = p->buffChannel4[p->frameCntr];
 7300              		.loc 17 62 38
 7301 00fe 7B68     		ldr	r3, [r7, #4]
 7302 0100 9B68     		ldr	r3, [r3, #8]
 7303              		.loc 17 62 36
 7304 0102 7A68     		ldr	r2, [r7, #4]
 7305 0104 03F54173 		add	r3, r3, #772
 7306 0108 9B00     		lsls	r3, r3, #2
 7307 010a 1344     		add	r3, r3, r2
 7308 010c 1A68     		ldr	r2, [r3]	@ float
 7309              		.loc 17 62 19
 7310 010e 7B68     		ldr	r3, [r7, #4]
 7311 0110 03F58053 		add	r3, r3, #4096
 7312 0114 1C33     		adds	r3, r3, #28
 7313 0116 1A60     		str	r2, [r3]	@ float
  63:Inc/dataLog.h **** 
  64:Inc/dataLog.h ****       p->isrCntr = 0;
 7314              		.loc 17 64 18
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 639


 7315 0118 7B68     		ldr	r3, [r7, #4]
 7316 011a 0022     		movs	r2, #0
 7317 011c DA60     		str	r2, [r3, #12]
  65:Inc/dataLog.h ****       p->frameCntr++;
 7318              		.loc 17 65 8
 7319 011e 7B68     		ldr	r3, [r7, #4]
 7320 0120 9B68     		ldr	r3, [r3, #8]
 7321              		.loc 17 65 19
 7322 0122 5A1C     		adds	r2, r3, #1
 7323 0124 7B68     		ldr	r3, [r7, #4]
 7324 0126 9A60     		str	r2, [r3, #8]
 7325              	.L446:
  66:Inc/dataLog.h ****     }
  67:Inc/dataLog.h ****     p->isrCntr++;
 7326              		.loc 17 67 6
 7327 0128 7B68     		ldr	r3, [r7, #4]
 7328 012a DB68     		ldr	r3, [r3, #12]
 7329              		.loc 17 67 15
 7330 012c 5A1C     		adds	r2, r3, #1
 7331 012e 7B68     		ldr	r3, [r7, #4]
 7332 0130 DA60     		str	r2, [r3, #12]
  68:Inc/dataLog.h ****     if (p->frameCntr >= (DATALOG_STERAM_SIZE - 1))
 7333              		.loc 17 68 10
 7334 0132 7B68     		ldr	r3, [r7, #4]
 7335 0134 9B68     		ldr	r3, [r3, #8]
 7336              		.loc 17 68 8
 7337 0136 FE2B     		cmp	r3, #254
 7338 0138 10D9     		bls	.L447
  69:Inc/dataLog.h ****     {
  70:Inc/dataLog.h ****       p->recordCmplt = 0;
 7339              		.loc 17 70 22
 7340 013a 7B68     		ldr	r3, [r7, #4]
 7341 013c 0022     		movs	r2, #0
 7342 013e 5A70     		strb	r2, [r3, #1]
  71:Inc/dataLog.h ****       p->frameCntr = 0;
 7343              		.loc 17 71 20
 7344 0140 7B68     		ldr	r3, [r7, #4]
 7345 0142 0022     		movs	r2, #0
 7346 0144 9A60     		str	r2, [r3, #8]
  72:Inc/dataLog.h ****       p->isrCntr = 0;
 7347              		.loc 17 72 18
 7348 0146 7B68     		ldr	r3, [r7, #4]
 7349 0148 0022     		movs	r2, #0
 7350 014a DA60     		str	r2, [r3, #12]
  73:Inc/dataLog.h ****       if (p->autoTrigEn != 0)
 7351              		.loc 17 73 12
 7352 014c 7B68     		ldr	r3, [r7, #4]
 7353 014e 9B78     		ldrb	r3, [r3, #2]
 7354 0150 DBB2     		uxtb	r3, r3
 7355              		.loc 17 73 10
 7356 0152 002B     		cmp	r3, #0
 7357 0154 02D0     		beq	.L447
  74:Inc/dataLog.h ****       {
  75:Inc/dataLog.h ****         p->trigger = 1;
 7358              		.loc 17 75 20
 7359 0156 7B68     		ldr	r3, [r7, #4]
 7360 0158 0122     		movs	r2, #1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 640


 7361 015a 1A70     		strb	r2, [r3]
 7362              	.L447:
  76:Inc/dataLog.h ****       }
  77:Inc/dataLog.h ****     }
  78:Inc/dataLog.h ****   }
  79:Inc/dataLog.h **** }
 7363              		.loc 17 79 1
 7364 015c 00BF     		nop
 7365 015e 0C37     		adds	r7, r7, #12
 7366              	.LCFI298:
 7367              		.cfi_def_cfa_offset 4
 7368 0160 BD46     		mov	sp, r7
 7369              	.LCFI299:
 7370              		.cfi_def_cfa_register 13
 7371              		@ sp needed
 7372 0162 5DF8047B 		ldr	r7, [sp], #4
 7373              	.LCFI300:
 7374              		.cfi_restore 7
 7375              		.cfi_def_cfa_offset 0
 7376 0166 7047     		bx	lr
 7377              		.cfi_endproc
 7378              	.LFE1985:
 7380              		.section	.text.ntc_temperature,"ax",%progbits
 7381              		.align	1
 7382              		.syntax unified
 7383              		.thumb
 7384              		.thumb_func
 7385              		.fpu fpv4-sp-d16
 7387              	ntc_temperature:
 7388              	.LFB1986:
 7389              		.file 18 "Inc/ntc.h"
   1:Inc/ntc.h     **** /* =================================================================================
   2:Inc/ntc.h     **** File name:        NTC.H                  
   3:Inc/ntc.h     ****                     
   4:Inc/ntc.h     **** Description: 
   5:Inc/ntc.h     **** =====================================================================================
   6:Inc/ntc.h     ****  
   7:Inc/ntc.h     **** ------------------------------------------------------------------------------*/
   8:Inc/ntc.h     **** #ifndef __NTC_H__
   9:Inc/ntc.h     **** #define __NTC_H__
  10:Inc/ntc.h     **** 
  11:Inc/ntc.h     **** #include "math.h"
  12:Inc/ntc.h     **** 
  13:Inc/ntc.h     **** //------------------------------------------------
  14:Inc/ntc.h     **** 
  15:Inc/ntc.h     **** struct ntc_s
  16:Inc/ntc.h     **** {
  17:Inc/ntc.h     **** 	float r_balance;
  18:Inc/ntc.h     **** 	float r_ntc_0;
  19:Inc/ntc.h     **** 	float ta_0;
  20:Inc/ntc.h     **** 	float betta;
  21:Inc/ntc.h     **** 	float temp;
  22:Inc/ntc.h     **** 	float r_ntc;
  23:Inc/ntc.h     **** 	float u;
  24:Inc/ntc.h     **** };
  25:Inc/ntc.h     **** typedef volatile struct ntc_s ntc_t;
  26:Inc/ntc.h     **** 
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 641


  27:Inc/ntc.h     **** /**
  28:Inc/ntc.h     ****  * input: ntc_t - NTC data type
  29:Inc/ntc.h     ****  *            u - scaled adcData to range 0.0f - 1.0f
  30:Inc/ntc.h     **** */
  31:Inc/ntc.h     **** static inline void ntc_temperature(ntc_t *ntc)
  32:Inc/ntc.h     **** {
 7390              		.loc 18 32 1
 7391              		.cfi_startproc
 7392              		@ args = 0, pretend = 0, frame = 8
 7393              		@ frame_needed = 1, uses_anonymous_args = 0
 7394 0000 80B5     		push	{r7, lr}
 7395              	.LCFI301:
 7396              		.cfi_def_cfa_offset 8
 7397              		.cfi_offset 7, -8
 7398              		.cfi_offset 14, -4
 7399 0002 2DED028B 		vpush.64	{d8}
 7400              	.LCFI302:
 7401              		.cfi_def_cfa_offset 16
 7402              		.cfi_offset 80, -16
 7403              		.cfi_offset 81, -12
 7404 0006 82B0     		sub	sp, sp, #8
 7405              	.LCFI303:
 7406              		.cfi_def_cfa_offset 24
 7407 0008 00AF     		add	r7, sp, #0
 7408              	.LCFI304:
 7409              		.cfi_def_cfa_register 7
 7410 000a 7860     		str	r0, [r7, #4]
  33:Inc/ntc.h     **** 	/* if Vcc -> Rb -> sensePoint -> NTC -> GND */
  34:Inc/ntc.h     **** 	//ntc->r_ntc = ntc->r_balance * ntc->u / (1.f - ntc->u);
  35:Inc/ntc.h     **** 	//ntc->temp = 1.f / (1.f / (ntc->ta_0 + 273.f) + logf(ntc->r_ntc / ntc->r_ntc_0) / ntc->betta) - 2
  36:Inc/ntc.h     **** 
  37:Inc/ntc.h     **** 	/* if Vcc -> NTC -> sensePoint -> Rb -> GND */
  38:Inc/ntc.h     **** 	ntc->r_ntc = (ntc->r_balance - (ntc->u * ntc->r_balance)) / ntc->u;
 7411              		.loc 18 38 19
 7412 000c 7B68     		ldr	r3, [r7, #4]
 7413 000e 93ED007A 		vldr.32	s14, [r3]
 7414              		.loc 18 38 37
 7415 0012 7B68     		ldr	r3, [r7, #4]
 7416 0014 D3ED066A 		vldr.32	s13, [r3, #24]
 7417              		.loc 18 38 46
 7418 0018 7B68     		ldr	r3, [r7, #4]
 7419 001a D3ED007A 		vldr.32	s15, [r3]
 7420              		.loc 18 38 41
 7421 001e 66EEA77A 		vmul.f32	s15, s13, s15
 7422              		.loc 18 38 31
 7423 0022 77EE676A 		vsub.f32	s13, s14, s15
 7424              		.loc 18 38 65
 7425 0026 7B68     		ldr	r3, [r7, #4]
 7426 0028 93ED067A 		vldr.32	s14, [r3, #24]
 7427              		.loc 18 38 60
 7428 002c C6EE877A 		vdiv.f32	s15, s13, s14
 7429              		.loc 18 38 13
 7430 0030 7B68     		ldr	r3, [r7, #4]
 7431 0032 C3ED057A 		vstr.32	s15, [r3, #20]
  39:Inc/ntc.h     **** 	ntc->temp = 1.f / (1.f / (ntc->ta_0 + 273.f) + logf(ntc->r_ntc / ntc->r_ntc_0) / ntc->betta) - 273
 7432              		.loc 18 39 31
 7433 0036 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 642


 7434 0038 D3ED027A 		vldr.32	s15, [r3, #8]
 7435              		.loc 18 39 38
 7436 003c 9FED167A 		vldr.32	s14, .L449
 7437 0040 77EE877A 		vadd.f32	s15, s15, s14
 7438              		.loc 18 39 25
 7439 0044 B7EE007A 		vmov.f32	s14, #1.0e+0
 7440 0048 87EE278A 		vdiv.f32	s16, s14, s15
 7441              		.loc 18 39 57
 7442 004c 7B68     		ldr	r3, [r7, #4]
 7443 004e 93ED057A 		vldr.32	s14, [r3, #20]
 7444              		.loc 18 39 70
 7445 0052 7B68     		ldr	r3, [r7, #4]
 7446 0054 D3ED017A 		vldr.32	s15, [r3, #4]
 7447              		.loc 18 39 49
 7448 0058 C7EE276A 		vdiv.f32	s13, s14, s15
 7449 005c B0EE660A 		vmov.f32	s0, s13
 7450 0060 FFF7FEFF 		bl	logf
 7451 0064 F0EE406A 		vmov.f32	s13, s0
 7452              		.loc 18 39 86
 7453 0068 7B68     		ldr	r3, [r7, #4]
 7454 006a 93ED037A 		vldr.32	s14, [r3, #12]
 7455              		.loc 18 39 81
 7456 006e C6EE877A 		vdiv.f32	s15, s13, s14
 7457              		.loc 18 39 47
 7458 0072 38EE277A 		vadd.f32	s14, s16, s15
 7459              		.loc 18 39 18
 7460 0076 F7EE006A 		vmov.f32	s13, #1.0e+0
 7461 007a C6EE877A 		vdiv.f32	s15, s13, s14
 7462              		.loc 18 39 95
 7463 007e 9FED067A 		vldr.32	s14, .L449
 7464 0082 77EEC77A 		vsub.f32	s15, s15, s14
 7465              		.loc 18 39 12
 7466 0086 7B68     		ldr	r3, [r7, #4]
 7467 0088 C3ED047A 		vstr.32	s15, [r3, #16]
  40:Inc/ntc.h     **** }
 7468              		.loc 18 40 1
 7469 008c 00BF     		nop
 7470 008e 0837     		adds	r7, r7, #8
 7471              	.LCFI305:
 7472              		.cfi_def_cfa_offset 16
 7473 0090 BD46     		mov	sp, r7
 7474              	.LCFI306:
 7475              		.cfi_def_cfa_register 13
 7476              		@ sp needed
 7477 0092 BDEC028B 		vldm	sp!, {d8}
 7478              	.LCFI307:
 7479              		.cfi_restore 80
 7480              		.cfi_restore 81
 7481              		.cfi_def_cfa_offset 8
 7482 0096 80BD     		pop	{r7, pc}
 7483              	.L450:
 7484              		.align	2
 7485              	.L449:
 7486 0098 00808843 		.word	1133019136
 7487              		.cfi_endproc
 7488              	.LFE1986:
 7490              		.section	.text.Hall_update,"ax",%progbits
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 643


 7491              		.align	1
 7492              		.syntax unified
 7493              		.thumb
 7494              		.thumb_func
 7495              		.fpu fpv4-sp-d16
 7497              	Hall_update:
 7498              	.LFB1987:
 7499              		.file 19 "Inc/hall.h"
   1:Inc/hall.h    **** /* =================================================================================
   2:Inc/hall.h    **** File name:        HALL.H                  
   3:Inc/hall.h    ****                     
   4:Inc/hall.h    **** Description: 
   5:Inc/hall.h    **** =====================================================================================
   6:Inc/hall.h    ****  
   7:Inc/hall.h    **** ------------------------------------------------------------------------------*/
   8:Inc/hall.h    **** #ifndef __HALL_H__
   9:Inc/hall.h    **** #define __HALL_H__
  10:Inc/hall.h    **** 
  11:Inc/hall.h    **** #include "main.h"
  12:Inc/hall.h    **** 
  13:Inc/hall.h    **** //------------------------------------------------
  14:Inc/hall.h    **** struct hall_s
  15:Inc/hall.h    **** {
  16:Inc/hall.h    ****     uint8_t A, B, C, state, statePr;
  17:Inc/hall.h    ****     uint32_t isrCntr;
  18:Inc/hall.h    ****     uint8_t dir, offsetState, detectFlag, offsetFlag;
  19:Inc/hall.h    ****     float offset, angle, angleTmp, angleRaw, time, delta, angleInc, speedE;
  20:Inc/hall.h    ****     float offsetFwd[6]; // Angle value in Hall sensor rising edge
  21:Inc/hall.h    ****     float offsetRev[6]; // Angle value in Hall sensor falling edge
  22:Inc/hall.h    ****     float offsetAvg[6]; // Angle value in Hall sensor middle
  23:Inc/hall.h    **** };
  24:Inc/hall.h    **** typedef volatile struct hall_s hall_t;
  25:Inc/hall.h    **** 
  26:Inc/hall.h    **** #define HALL_DEFAULTS               \
  27:Inc/hall.h    ****     {                               \
  28:Inc/hall.h    ****         0, 0, 0, 0, 0,              \
  29:Inc/hall.h    ****             0,                      \
  30:Inc/hall.h    ****             0, 0, 0, 0,             \
  31:Inc/hall.h    ****             0, 0, 0, 0, 0, 0, 0, 0, \
  32:Inc/hall.h    ****             {0}, {0}, {0},          \
  33:Inc/hall.h    ****     }
  34:Inc/hall.h    **** 
  35:Inc/hall.h    **** /** Update angle position using Hall sensors table and interpolation
  36:Inc/hall.h    ****  * beetwen midle of points **/ 
  37:Inc/hall.h    **** static inline void Hall_update(hall_t *p)
  38:Inc/hall.h    **** {
 7500              		.loc 19 38 1
 7501              		.cfi_startproc
 7502              		@ args = 0, pretend = 0, frame = 8
 7503              		@ frame_needed = 1, uses_anonymous_args = 0
 7504              		@ link register save eliminated.
 7505 0000 80B4     		push	{r7}
 7506              	.LCFI308:
 7507              		.cfi_def_cfa_offset 4
 7508              		.cfi_offset 7, -4
 7509 0002 83B0     		sub	sp, sp, #12
 7510              	.LCFI309:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 644


 7511              		.cfi_def_cfa_offset 16
 7512 0004 00AF     		add	r7, sp, #0
 7513              	.LCFI310:
 7514              		.cfi_def_cfa_register 7
 7515 0006 7860     		str	r0, [r7, #4]
  39:Inc/hall.h    ****     /* Calc sensor state */
  40:Inc/hall.h    ****     if (p->A == 0 && p->B == 1 && p->C == 0)
 7516              		.loc 19 40 10
 7517 0008 7B68     		ldr	r3, [r7, #4]
 7518 000a 1B78     		ldrb	r3, [r3]
 7519 000c DBB2     		uxtb	r3, r3
 7520              		.loc 19 40 8
 7521 000e 002B     		cmp	r3, #0
 7522 0010 0DD1     		bne	.L452
 7523              		.loc 19 40 23 discriminator 1
 7524 0012 7B68     		ldr	r3, [r7, #4]
 7525 0014 5B78     		ldrb	r3, [r3, #1]
 7526 0016 DBB2     		uxtb	r3, r3
 7527              		.loc 19 40 19 discriminator 1
 7528 0018 012B     		cmp	r3, #1
 7529 001a 08D1     		bne	.L452
 7530              		.loc 19 40 36 discriminator 2
 7531 001c 7B68     		ldr	r3, [r7, #4]
 7532 001e 9B78     		ldrb	r3, [r3, #2]
 7533 0020 DBB2     		uxtb	r3, r3
 7534              		.loc 19 40 32 discriminator 2
 7535 0022 002B     		cmp	r3, #0
 7536 0024 03D1     		bne	.L452
  41:Inc/hall.h    ****         p->state = 0;
 7537              		.loc 19 41 18
 7538 0026 7B68     		ldr	r3, [r7, #4]
 7539 0028 0022     		movs	r2, #0
 7540 002a DA70     		strb	r2, [r3, #3]
 7541 002c 5DE0     		b	.L453
 7542              	.L452:
  42:Inc/hall.h    ****     else if (p->A == 0 && p->B == 1 && p->C == 1)
 7543              		.loc 19 42 15
 7544 002e 7B68     		ldr	r3, [r7, #4]
 7545 0030 1B78     		ldrb	r3, [r3]
 7546 0032 DBB2     		uxtb	r3, r3
 7547              		.loc 19 42 13
 7548 0034 002B     		cmp	r3, #0
 7549 0036 0DD1     		bne	.L454
 7550              		.loc 19 42 28 discriminator 1
 7551 0038 7B68     		ldr	r3, [r7, #4]
 7552 003a 5B78     		ldrb	r3, [r3, #1]
 7553 003c DBB2     		uxtb	r3, r3
 7554              		.loc 19 42 24 discriminator 1
 7555 003e 012B     		cmp	r3, #1
 7556 0040 08D1     		bne	.L454
 7557              		.loc 19 42 41 discriminator 2
 7558 0042 7B68     		ldr	r3, [r7, #4]
 7559 0044 9B78     		ldrb	r3, [r3, #2]
 7560 0046 DBB2     		uxtb	r3, r3
 7561              		.loc 19 42 37 discriminator 2
 7562 0048 012B     		cmp	r3, #1
 7563 004a 03D1     		bne	.L454
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 645


  43:Inc/hall.h    ****         p->state = 1;
 7564              		.loc 19 43 18
 7565 004c 7B68     		ldr	r3, [r7, #4]
 7566 004e 0122     		movs	r2, #1
 7567 0050 DA70     		strb	r2, [r3, #3]
 7568 0052 4AE0     		b	.L453
 7569              	.L454:
  44:Inc/hall.h    ****     else if (p->A == 0 && p->B == 0 && p->C == 1)
 7570              		.loc 19 44 15
 7571 0054 7B68     		ldr	r3, [r7, #4]
 7572 0056 1B78     		ldrb	r3, [r3]
 7573 0058 DBB2     		uxtb	r3, r3
 7574              		.loc 19 44 13
 7575 005a 002B     		cmp	r3, #0
 7576 005c 0DD1     		bne	.L455
 7577              		.loc 19 44 28 discriminator 1
 7578 005e 7B68     		ldr	r3, [r7, #4]
 7579 0060 5B78     		ldrb	r3, [r3, #1]
 7580 0062 DBB2     		uxtb	r3, r3
 7581              		.loc 19 44 24 discriminator 1
 7582 0064 002B     		cmp	r3, #0
 7583 0066 08D1     		bne	.L455
 7584              		.loc 19 44 41 discriminator 2
 7585 0068 7B68     		ldr	r3, [r7, #4]
 7586 006a 9B78     		ldrb	r3, [r3, #2]
 7587 006c DBB2     		uxtb	r3, r3
 7588              		.loc 19 44 37 discriminator 2
 7589 006e 012B     		cmp	r3, #1
 7590 0070 03D1     		bne	.L455
  45:Inc/hall.h    ****         p->state = 2;
 7591              		.loc 19 45 18
 7592 0072 7B68     		ldr	r3, [r7, #4]
 7593 0074 0222     		movs	r2, #2
 7594 0076 DA70     		strb	r2, [r3, #3]
 7595 0078 37E0     		b	.L453
 7596              	.L455:
  46:Inc/hall.h    ****     else if (p->A == 1 && p->B == 0 && p->C == 1)
 7597              		.loc 19 46 15
 7598 007a 7B68     		ldr	r3, [r7, #4]
 7599 007c 1B78     		ldrb	r3, [r3]
 7600 007e DBB2     		uxtb	r3, r3
 7601              		.loc 19 46 13
 7602 0080 012B     		cmp	r3, #1
 7603 0082 0DD1     		bne	.L456
 7604              		.loc 19 46 28 discriminator 1
 7605 0084 7B68     		ldr	r3, [r7, #4]
 7606 0086 5B78     		ldrb	r3, [r3, #1]
 7607 0088 DBB2     		uxtb	r3, r3
 7608              		.loc 19 46 24 discriminator 1
 7609 008a 002B     		cmp	r3, #0
 7610 008c 08D1     		bne	.L456
 7611              		.loc 19 46 41 discriminator 2
 7612 008e 7B68     		ldr	r3, [r7, #4]
 7613 0090 9B78     		ldrb	r3, [r3, #2]
 7614 0092 DBB2     		uxtb	r3, r3
 7615              		.loc 19 46 37 discriminator 2
 7616 0094 012B     		cmp	r3, #1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 646


 7617 0096 03D1     		bne	.L456
  47:Inc/hall.h    ****         p->state = 3;
 7618              		.loc 19 47 18
 7619 0098 7B68     		ldr	r3, [r7, #4]
 7620 009a 0322     		movs	r2, #3
 7621 009c DA70     		strb	r2, [r3, #3]
 7622 009e 24E0     		b	.L453
 7623              	.L456:
  48:Inc/hall.h    ****     else if (p->A == 1 && p->B == 0 && p->C == 0)
 7624              		.loc 19 48 15
 7625 00a0 7B68     		ldr	r3, [r7, #4]
 7626 00a2 1B78     		ldrb	r3, [r3]
 7627 00a4 DBB2     		uxtb	r3, r3
 7628              		.loc 19 48 13
 7629 00a6 012B     		cmp	r3, #1
 7630 00a8 0DD1     		bne	.L457
 7631              		.loc 19 48 28 discriminator 1
 7632 00aa 7B68     		ldr	r3, [r7, #4]
 7633 00ac 5B78     		ldrb	r3, [r3, #1]
 7634 00ae DBB2     		uxtb	r3, r3
 7635              		.loc 19 48 24 discriminator 1
 7636 00b0 002B     		cmp	r3, #0
 7637 00b2 08D1     		bne	.L457
 7638              		.loc 19 48 41 discriminator 2
 7639 00b4 7B68     		ldr	r3, [r7, #4]
 7640 00b6 9B78     		ldrb	r3, [r3, #2]
 7641 00b8 DBB2     		uxtb	r3, r3
 7642              		.loc 19 48 37 discriminator 2
 7643 00ba 002B     		cmp	r3, #0
 7644 00bc 03D1     		bne	.L457
  49:Inc/hall.h    ****         p->state = 4;
 7645              		.loc 19 49 18
 7646 00be 7B68     		ldr	r3, [r7, #4]
 7647 00c0 0422     		movs	r2, #4
 7648 00c2 DA70     		strb	r2, [r3, #3]
 7649 00c4 11E0     		b	.L453
 7650              	.L457:
  50:Inc/hall.h    ****     else if (p->A == 1 && p->B == 1 && p->C == 0)
 7651              		.loc 19 50 15
 7652 00c6 7B68     		ldr	r3, [r7, #4]
 7653 00c8 1B78     		ldrb	r3, [r3]
 7654 00ca DBB2     		uxtb	r3, r3
 7655              		.loc 19 50 13
 7656 00cc 012B     		cmp	r3, #1
 7657 00ce 0CD1     		bne	.L453
 7658              		.loc 19 50 28 discriminator 1
 7659 00d0 7B68     		ldr	r3, [r7, #4]
 7660 00d2 5B78     		ldrb	r3, [r3, #1]
 7661 00d4 DBB2     		uxtb	r3, r3
 7662              		.loc 19 50 24 discriminator 1
 7663 00d6 012B     		cmp	r3, #1
 7664 00d8 07D1     		bne	.L453
 7665              		.loc 19 50 41 discriminator 2
 7666 00da 7B68     		ldr	r3, [r7, #4]
 7667 00dc 9B78     		ldrb	r3, [r3, #2]
 7668 00de DBB2     		uxtb	r3, r3
 7669              		.loc 19 50 37 discriminator 2
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 647


 7670 00e0 002B     		cmp	r3, #0
 7671 00e2 02D1     		bne	.L453
  51:Inc/hall.h    ****         p->state = 5;
 7672              		.loc 19 51 18
 7673 00e4 7B68     		ldr	r3, [r7, #4]
 7674 00e6 0522     		movs	r2, #5
 7675 00e8 DA70     		strb	r2, [r3, #3]
 7676              	.L453:
  52:Inc/hall.h    ****     /* Calc angle */
  53:Inc/hall.h    ****     p->angleRaw = p->offsetAvg[p->state];
 7677              		.loc 19 53 33
 7678 00ea 7B68     		ldr	r3, [r7, #4]
 7679 00ec DB78     		ldrb	r3, [r3, #3]
 7680 00ee DBB2     		uxtb	r3, r3
 7681              		.loc 19 53 31
 7682 00f0 7A68     		ldr	r2, [r7, #4]
 7683 00f2 1833     		adds	r3, r3, #24
 7684 00f4 9B00     		lsls	r3, r3, #2
 7685 00f6 1344     		add	r3, r3, r2
 7686 00f8 1A68     		ldr	r2, [r3]	@ float
 7687              		.loc 19 53 17
 7688 00fa 7B68     		ldr	r3, [r7, #4]
 7689 00fc DA61     		str	r2, [r3, #28]	@ float
  54:Inc/hall.h    ****     /* Normalize to range -PI to PI */
  55:Inc/hall.h    ****     if (p->angleRaw < -MF_PI)
 7690              		.loc 19 55 10
 7691 00fe 7B68     		ldr	r3, [r7, #4]
 7692 0100 D3ED077A 		vldr.32	s15, [r3, #28]
 7693              		.loc 19 55 8
 7694 0104 9FED797A 		vldr.32	s14, .L495
 7695 0108 F4EEC77A 		vcmpe.f32	s15, s14
 7696 010c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7697 0110 0AD5     		bpl	.L490
  56:Inc/hall.h    ****         p->angleRaw = p->angleRaw + M_2PI;
 7698              		.loc 19 56 24
 7699 0112 7B68     		ldr	r3, [r7, #4]
 7700 0114 D3ED077A 		vldr.32	s15, [r3, #28]
 7701              		.loc 19 56 35
 7702 0118 9FED757A 		vldr.32	s14, .L495+4
 7703 011c 77EE877A 		vadd.f32	s15, s15, s14
 7704              		.loc 19 56 21
 7705 0120 7B68     		ldr	r3, [r7, #4]
 7706 0122 C3ED077A 		vstr.32	s15, [r3, #28]
 7707 0126 13E0     		b	.L460
 7708              	.L490:
  57:Inc/hall.h    ****     else if (p->angleRaw > MF_PI)
 7709              		.loc 19 57 15
 7710 0128 7B68     		ldr	r3, [r7, #4]
 7711 012a D3ED077A 		vldr.32	s15, [r3, #28]
 7712              		.loc 19 57 13
 7713 012e 9FED717A 		vldr.32	s14, .L495+8
 7714 0132 F4EEC77A 		vcmpe.f32	s15, s14
 7715 0136 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7716 013a 09DD     		ble	.L460
  58:Inc/hall.h    ****         p->angleRaw = p->angleRaw - M_2PI;
 7717              		.loc 19 58 24
 7718 013c 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 648


 7719 013e D3ED077A 		vldr.32	s15, [r3, #28]
 7720              		.loc 19 58 35
 7721 0142 9FED6B7A 		vldr.32	s14, .L495+4
 7722 0146 77EEC77A 		vsub.f32	s15, s15, s14
 7723              		.loc 19 58 21
 7724 014a 7B68     		ldr	r3, [r7, #4]
 7725 014c C3ED077A 		vstr.32	s15, [r3, #28]
 7726              	.L460:
  59:Inc/hall.h    ****     /* Check new state and reset counter */
  60:Inc/hall.h    ****     if (p->state != p->statePr)
 7727              		.loc 19 60 10
 7728 0150 7B68     		ldr	r3, [r7, #4]
 7729 0152 DB78     		ldrb	r3, [r3, #3]
 7730 0154 DAB2     		uxtb	r2, r3
 7731              		.loc 19 60 22
 7732 0156 7B68     		ldr	r3, [r7, #4]
 7733 0158 1B79     		ldrb	r3, [r3, #4]
 7734 015a DBB2     		uxtb	r3, r3
 7735              		.loc 19 60 8
 7736 015c 9A42     		cmp	r2, r3
 7737 015e 37D0     		beq	.L462
  61:Inc/hall.h    ****     {
  62:Inc/hall.h    ****         /* Calc time between  states and angle increment value */
  63:Inc/hall.h    ****         p->time = (float)p->isrCntr;
 7738              		.loc 19 63 27
 7739 0160 7B68     		ldr	r3, [r7, #4]
 7740 0162 9B68     		ldr	r3, [r3, #8]
 7741              		.loc 19 63 19
 7742 0164 07EE903A 		vmov	s15, r3	@ int
 7743 0168 F8EE677A 		vcvt.f32.u32	s15, s15
 7744              		.loc 19 63 17
 7745 016c 7B68     		ldr	r3, [r7, #4]
 7746 016e C3ED087A 		vstr.32	s15, [r3, #32]
  64:Inc/hall.h    ****         p->angle = p->angleRaw;
 7747              		.loc 19 64 21
 7748 0172 7B68     		ldr	r3, [r7, #4]
 7749 0174 DA69     		ldr	r2, [r3, #28]	@ float
 7750              		.loc 19 64 18
 7751 0176 7B68     		ldr	r3, [r7, #4]
 7752 0178 5A61     		str	r2, [r3, #20]	@ float
  65:Inc/hall.h    ****         p->isrCntr = 0;
 7753              		.loc 19 65 20
 7754 017a 7B68     		ldr	r3, [r7, #4]
 7755 017c 0022     		movs	r2, #0
 7756 017e 9A60     		str	r2, [r3, #8]
  66:Inc/hall.h    ****         if (p->state > p->statePr)
 7757              		.loc 19 66 14
 7758 0180 7B68     		ldr	r3, [r7, #4]
 7759 0182 DB78     		ldrb	r3, [r3, #3]
 7760 0184 DAB2     		uxtb	r2, r3
 7761              		.loc 19 66 25
 7762 0186 7B68     		ldr	r3, [r7, #4]
 7763 0188 1B79     		ldrb	r3, [r3, #4]
 7764 018a DBB2     		uxtb	r3, r3
 7765              		.loc 19 66 12
 7766 018c 9A42     		cmp	r2, r3
 7767 018e 0BD9     		bls	.L463
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 649


  67:Inc/hall.h    ****         {
  68:Inc/hall.h    ****             p->dir = (p->state != 5) ? 0 : p->dir;
 7768              		.loc 19 68 24
 7769 0190 7B68     		ldr	r3, [r7, #4]
 7770 0192 DB78     		ldrb	r3, [r3, #3]
 7771 0194 DBB2     		uxtb	r3, r3
 7772              		.loc 19 68 20
 7773 0196 052B     		cmp	r3, #5
 7774 0198 03D1     		bne	.L464
 7775              		.loc 19 68 20 is_stmt 0 discriminator 1
 7776 019a 7B68     		ldr	r3, [r7, #4]
 7777 019c 1B7B     		ldrb	r3, [r3, #12]
 7778 019e DAB2     		uxtb	r2, r3
 7779 01a0 00E0     		b	.L465
 7780              	.L464:
 7781              		.loc 19 68 20 discriminator 2
 7782 01a2 0022     		movs	r2, #0
 7783              	.L465:
 7784              		.loc 19 68 20 discriminator 4
 7785 01a4 7B68     		ldr	r3, [r7, #4]
 7786 01a6 1A73     		strb	r2, [r3, #12]
 7787              	.L463:
  69:Inc/hall.h    ****         }
  70:Inc/hall.h    ****         if (p->state < p->statePr)
 7788              		.loc 19 70 14 is_stmt 1
 7789 01a8 7B68     		ldr	r3, [r7, #4]
 7790 01aa DB78     		ldrb	r3, [r3, #3]
 7791 01ac DAB2     		uxtb	r2, r3
 7792              		.loc 19 70 25
 7793 01ae 7B68     		ldr	r3, [r7, #4]
 7794 01b0 1B79     		ldrb	r3, [r3, #4]
 7795 01b2 DBB2     		uxtb	r3, r3
 7796              		.loc 19 70 12
 7797 01b4 9A42     		cmp	r2, r3
 7798 01b6 0BD2     		bcs	.L462
  71:Inc/hall.h    ****         {
  72:Inc/hall.h    ****             p->dir = (p->state != 0) ? 1 : p->dir;
 7799              		.loc 19 72 24
 7800 01b8 7B68     		ldr	r3, [r7, #4]
 7801 01ba DB78     		ldrb	r3, [r3, #3]
 7802 01bc DBB2     		uxtb	r3, r3
 7803              		.loc 19 72 20
 7804 01be 002B     		cmp	r3, #0
 7805 01c0 03D1     		bne	.L466
 7806              		.loc 19 72 20 is_stmt 0 discriminator 1
 7807 01c2 7B68     		ldr	r3, [r7, #4]
 7808 01c4 1B7B     		ldrb	r3, [r3, #12]
 7809 01c6 DAB2     		uxtb	r2, r3
 7810 01c8 00E0     		b	.L467
 7811              	.L466:
 7812              		.loc 19 72 20 discriminator 2
 7813 01ca 0122     		movs	r2, #1
 7814              	.L467:
 7815              		.loc 19 72 20 discriminator 4
 7816 01cc 7B68     		ldr	r3, [r7, #4]
 7817 01ce 1A73     		strb	r2, [r3, #12]
 7818              	.L462:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 650


  73:Inc/hall.h    ****         }
  74:Inc/hall.h    ****     }
  75:Inc/hall.h    ****     p->statePr = p->state;
 7819              		.loc 19 75 19 is_stmt 1
 7820 01d0 7B68     		ldr	r3, [r7, #4]
 7821 01d2 DB78     		ldrb	r3, [r3, #3]
 7822 01d4 DAB2     		uxtb	r2, r3
 7823              		.loc 19 75 16
 7824 01d6 7B68     		ldr	r3, [r7, #4]
 7825 01d8 1A71     		strb	r2, [r3, #4]
  76:Inc/hall.h    ****     /* Calc angle interpolation */
  77:Inc/hall.h    ****     p->delta = M_PI3 * ((float)p->isrCntr / p->time);
 7826              		.loc 19 77 33
 7827 01da 7B68     		ldr	r3, [r7, #4]
 7828 01dc 9B68     		ldr	r3, [r3, #8]
 7829              		.loc 19 77 25
 7830 01de 07EE903A 		vmov	s15, r3	@ int
 7831 01e2 F8EE676A 		vcvt.f32.u32	s13, s15
 7832              		.loc 19 77 46
 7833 01e6 7B68     		ldr	r3, [r7, #4]
 7834 01e8 93ED087A 		vldr.32	s14, [r3, #32]
 7835              		.loc 19 77 43
 7836 01ec C6EE877A 		vdiv.f32	s15, s13, s14
 7837              		.loc 19 77 22
 7838 01f0 9FED417A 		vldr.32	s14, .L495+12
 7839 01f4 67EE877A 		vmul.f32	s15, s15, s14
 7840              		.loc 19 77 14
 7841 01f8 7B68     		ldr	r3, [r7, #4]
 7842 01fa C3ED097A 		vstr.32	s15, [r3, #36]
  78:Inc/hall.h    ****     p->delta = SAT(p->delta, M_PI3, 0.f);
 7843              		.loc 19 78 16
 7844 01fe 7B68     		ldr	r3, [r7, #4]
 7845 0200 D3ED097A 		vldr.32	s15, [r3, #36]
 7846 0204 9FED3C7A 		vldr.32	s14, .L495+12
 7847 0208 F4EEC77A 		vcmpe.f32	s15, s14
 7848 020c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7849 0210 01DD     		ble	.L491
 7850              		.loc 19 78 16 is_stmt 0 discriminator 1
 7851 0212 3A4B     		ldr	r3, .L495+16
 7852 0214 0CE0     		b	.L470
 7853              	.L491:
 7854              		.loc 19 78 16 discriminator 2
 7855 0216 7B68     		ldr	r3, [r7, #4]
 7856 0218 D3ED097A 		vldr.32	s15, [r3, #36]
 7857 021c F5EEC07A 		vcmpe.f32	s15, #0
 7858 0220 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7859 0224 02D5     		bpl	.L492
 7860              		.loc 19 78 16 discriminator 4
 7861 0226 4FF00003 		mov	r3, #0
 7862 022a 01E0     		b	.L470
 7863              	.L492:
 7864              		.loc 19 78 16 discriminator 5
 7865 022c 7B68     		ldr	r3, [r7, #4]
 7866 022e 5B6A     		ldr	r3, [r3, #36]	@ float
 7867              	.L470:
 7868              		.loc 19 78 14 is_stmt 1 discriminator 8
 7869 0230 7A68     		ldr	r2, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 651


 7870 0232 5362     		str	r3, [r2, #36]	@ float
  79:Inc/hall.h    ****     p->angle = (p->dir == 0) ? p->angleRaw + p->delta : p->angleRaw - p->delta;
 7871              		.loc 19 79 18 discriminator 8
 7872 0234 7B68     		ldr	r3, [r7, #4]
 7873 0236 1B7B     		ldrb	r3, [r3, #12]
 7874 0238 DBB2     		uxtb	r3, r3
 7875              		.loc 19 79 55 discriminator 8
 7876 023a 002B     		cmp	r3, #0
 7877 023c 08D1     		bne	.L474
 7878              		.loc 19 79 33 discriminator 1
 7879 023e 7B68     		ldr	r3, [r7, #4]
 7880 0240 93ED077A 		vldr.32	s14, [r3, #28]
 7881              		.loc 19 79 47 discriminator 1
 7882 0244 7B68     		ldr	r3, [r7, #4]
 7883 0246 D3ED097A 		vldr.32	s15, [r3, #36]
 7884              		.loc 19 79 55 discriminator 1
 7885 024a 77EE277A 		vadd.f32	s15, s14, s15
 7886 024e 07E0     		b	.L475
 7887              	.L474:
 7888              		.loc 19 79 58 discriminator 2
 7889 0250 7B68     		ldr	r3, [r7, #4]
 7890 0252 93ED077A 		vldr.32	s14, [r3, #28]
 7891              		.loc 19 79 72 discriminator 2
 7892 0256 7B68     		ldr	r3, [r7, #4]
 7893 0258 D3ED097A 		vldr.32	s15, [r3, #36]
 7894              		.loc 19 79 55 discriminator 2
 7895 025c 77EE677A 		vsub.f32	s15, s14, s15
 7896              	.L475:
 7897              		.loc 19 79 14 discriminator 4
 7898 0260 7B68     		ldr	r3, [r7, #4]
 7899 0262 C3ED057A 		vstr.32	s15, [r3, #20]
  80:Inc/hall.h    ****     /* Normalize to range -PI to PI */
  81:Inc/hall.h    ****     if (p->angle < -MF_PI)
 7900              		.loc 19 81 10 discriminator 4
 7901 0266 7B68     		ldr	r3, [r7, #4]
 7902 0268 D3ED057A 		vldr.32	s15, [r3, #20]
 7903              		.loc 19 81 8 discriminator 4
 7904 026c 9FED1F7A 		vldr.32	s14, .L495
 7905 0270 F4EEC77A 		vcmpe.f32	s15, s14
 7906 0274 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7907 0278 0AD5     		bpl	.L493
  82:Inc/hall.h    ****         p->angle = p->angle + M_2PI;
 7908              		.loc 19 82 21
 7909 027a 7B68     		ldr	r3, [r7, #4]
 7910 027c D3ED057A 		vldr.32	s15, [r3, #20]
 7911              		.loc 19 82 29
 7912 0280 9FED1B7A 		vldr.32	s14, .L495+4
 7913 0284 77EE877A 		vadd.f32	s15, s15, s14
 7914              		.loc 19 82 18
 7915 0288 7B68     		ldr	r3, [r7, #4]
 7916 028a C3ED057A 		vstr.32	s15, [r3, #20]
 7917 028e 13E0     		b	.L478
 7918              	.L493:
  83:Inc/hall.h    ****     else if (p->angle > MF_PI)
 7919              		.loc 19 83 15
 7920 0290 7B68     		ldr	r3, [r7, #4]
 7921 0292 D3ED057A 		vldr.32	s15, [r3, #20]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 652


 7922              		.loc 19 83 13
 7923 0296 9FED177A 		vldr.32	s14, .L495+8
 7924 029a F4EEC77A 		vcmpe.f32	s15, s14
 7925 029e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7926 02a2 09DD     		ble	.L478
  84:Inc/hall.h    ****         p->angle = p->angle - M_2PI;
 7927              		.loc 19 84 21
 7928 02a4 7B68     		ldr	r3, [r7, #4]
 7929 02a6 D3ED057A 		vldr.32	s15, [r3, #20]
 7930              		.loc 19 84 29
 7931 02aa 9FED117A 		vldr.32	s14, .L495+4
 7932 02ae 77EEC77A 		vsub.f32	s15, s15, s14
 7933              		.loc 19 84 18
 7934 02b2 7B68     		ldr	r3, [r7, #4]
 7935 02b4 C3ED057A 		vstr.32	s15, [r3, #20]
 7936              	.L478:
  85:Inc/hall.h    ****     /* If speed < speedMin use raw angle(60 deg resolution) */
  86:Inc/hall.h    ****     p->angle = (fabsf(p->speedE) <= 25.f) ? p->angleRaw : p->angle;
 7937              		.loc 19 86 24
 7938 02b8 7B68     		ldr	r3, [r7, #4]
 7939 02ba D3ED0B7A 		vldr.32	s15, [r3, #44]
 7940              		.loc 19 86 17
 7941 02be F0EEE77A 		vabs.f32	s15, s15
 7942              		.loc 19 86 57
 7943 02c2 B3EE097A 		vmov.f32	s14, #2.5e+1
 7944 02c6 F4EEC77A 		vcmpe.f32	s15, s14
 7945 02ca F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7946 02ce 02D8     		bhi	.L494
 7947              		.loc 19 86 57 is_stmt 0 discriminator 1
 7948 02d0 7B68     		ldr	r3, [r7, #4]
 7949 02d2 DB69     		ldr	r3, [r3, #28]	@ float
 7950 02d4 01E0     		b	.L482
 7951              	.L494:
 7952              		.loc 19 86 57 discriminator 2
 7953 02d6 7B68     		ldr	r3, [r7, #4]
 7954 02d8 5B69     		ldr	r3, [r3, #20]	@ float
 7955              	.L482:
 7956              		.loc 19 86 14 is_stmt 1 discriminator 4
 7957 02da 7A68     		ldr	r2, [r7, #4]
 7958 02dc 5361     		str	r3, [r2, #20]	@ float
  87:Inc/hall.h    **** }
 7959              		.loc 19 87 1 discriminator 4
 7960 02de 00BF     		nop
 7961 02e0 0C37     		adds	r7, r7, #12
 7962              	.LCFI311:
 7963              		.cfi_def_cfa_offset 4
 7964 02e2 BD46     		mov	sp, r7
 7965              	.LCFI312:
 7966              		.cfi_def_cfa_register 13
 7967              		@ sp needed
 7968 02e4 5DF8047B 		ldr	r7, [sp], #4
 7969              	.LCFI313:
 7970              		.cfi_restore 7
 7971              		.cfi_def_cfa_offset 0
 7972 02e8 7047     		bx	lr
 7973              	.L496:
 7974 02ea 00BF     		.align	2
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 653


 7975              	.L495:
 7976 02ec DB0F49C0 		.word	-1068953637
 7977 02f0 DB0FC940 		.word	1086918619
 7978 02f4 DB0F4940 		.word	1078530011
 7979 02f8 920A863F 		.word	1065749138
 7980 02fc 920A863F 		.word	1065749138
 7981              		.cfi_endproc
 7982              	.LFE1987:
 7984              		.comm	dataLog,4144,4
 7985              		.comm	adcData,32,4
 7986              		.comm	ntcPcb,28,4
 7987              		.comm	bldc1,200,4
 7988              		.global	hall
 7989              		.section	.bss.hall,"aw",%nobits
 7990              		.align	2
 7993              	hall:
 7994 0000 00000000 		.space	120
 7994      00000000 
 7994      00000000 
 7994      00000000 
 7994      00000000 
 7995              		.global	foc1
 7996              		.section	.data.foc1,"aw"
 7997              		.align	2
 8000              	foc1:
 8001 0000 00       		.byte	0
 8002 0001 00       		.byte	0
 8003 0002 00       		.byte	0
 8004 0003 00       		.byte	0
 8005 0004 00       		.byte	0
 8006 0005 000000   		.space	3
 8007 0008 00000000 		.word	0
 8008 000c 00000000 		.word	0
 8009 0010 00000000 		.word	0
 8010 0014 00000000 		.word	0
 8011 0018 00000000 		.word	0
 8012 001c 00000000 		.word	0
 8013 0020 00000000 		.word	0
 8014 0024 00000000 		.word	0
 8015 0028 00000000 		.word	0
 8016 002c 00000000 		.word	0
 8017 0030 00000000 		.word	0
 8018 0034 00000000 		.word	0
 8019 0038 00000000 		.word	0
 8020 003c 00000000 		.word	0
 8021 0040 00000000 		.word	0
 8022 0044 00000000 		.word	0
 8023 0048 00000000 		.word	0
 8024 004c 00000000 		.word	0
 8025 0050 00000000 		.word	0
 8026 0054 00000000 		.word	0
 8027 0058 00000000 		.word	0
 8028 005c 00000000 		.word	0
 8029 0060 00000000 		.word	0
 8030 0064 00000000 		.word	0
 8031 0068 00000000 		.word	0
 8032 006c 00000000 		.word	0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 654


 8033 0070 00000000 		.word	0
 8034 0074 00000000 		.word	0
 8035 0078 00000000 		.word	0
 8036 007c 00000000 		.word	0
 8037 0080 00000000 		.word	0
 8038 0084 00000000 		.word	0
 8039 0088 00000000 		.word	0
 8040 008c 00000000 		.word	0
 8041 0090 00000000 		.word	0
 8042 0094 00000000 		.word	0
 8043 0098 00000000 		.word	0
 8044 009c 00000000 		.word	0
 8045 00a0 00000000 		.word	0
 8046 00a4 00000000 		.word	0
 8047 00a8 00000000 		.word	0
 8048 00ac 00000000 		.word	0
 8049 00b0 00000000 		.word	0
 8050 00b4 00000000 		.word	0
 8051 00b8 00000000 		.word	0
 8052 00bc 00000000 		.word	0
 8053 00c0 00       		.byte	0
 8054 00c1 00       		.byte	0
 8055 00c2 00       		.byte	0
 8056 00c3 00       		.space	1
 8057 00c4 00000000 		.word	0
 8058 00c8 00000000 		.word	0
 8059 00cc 00000000 		.word	0
 8060 00d0 00000000 		.word	0
 8061 00d4 00000000 		.word	0
 8062 00d8 00000000 		.word	0
 8063 00dc 00000000 		.word	0
 8064 00e0 00000000 		.word	0
 8065 00e4 00000000 		.word	0
 8066 00e8 00000000 		.word	0
 8067 00ec 00000000 		.word	0
 8068 00f0 00000000 		.word	0
 8069 00f4 00000000 		.word	0
 8070 00f8 00000000 		.word	0
 8071 00fc 00000000 		.word	0
 8072 0100 00000000 		.word	0
 8073 0104 00000000 		.word	0
 8074 0108 00000000 		.word	0
 8075 010c 00000000 		.word	0
 8076 0110 00000000 		.word	0
 8077 0114 00000000 		.space	4
 8078 0118 00000000 		.word	0
 8079 011c 00000000 		.word	0
 8080 0120 00000000 		.word	0
 8081 0124 00000000 		.word	0
 8082 0128 00000000 		.word	0
 8083 012c 00000000 		.word	0
 8084 0130 00000000 		.word	0
 8085 0134 00000000 		.word	0
 8086 0138 00000000 		.word	0
 8087 013c 00000000 		.word	0
 8088 0140 00000000 		.word	0
 8089 0144 00000000 		.word	0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 655


 8090 0148 00000000 		.word	0
 8091 014c 00000000 		.word	0
 8092 0150 00000000 		.word	0
 8093 0154 00000000 		.word	0
 8094 0158 00000000 		.word	0
 8095 015c 00000000 		.word	0
 8096 0160 00000000 		.word	0
 8097 0164 00000000 		.word	0
 8098 0168 00000000 		.word	0
 8099 016c 00000000 		.word	0
 8100 0170 00000000 		.word	0
 8101 0174 00000000 		.word	0
 8102 0178 00000000 		.word	0
 8103 017c 00000000 		.word	0
 8104 0180 00000000 		.word	0
 8105 0184 00000000 		.word	0
 8106 0188 00000000 		.word	0
 8107 018c 00000000 		.word	0
 8108 0190 00000000 		.word	0
 8109 0194 00000000 		.word	0
 8110 0198 00000000 		.word	0
 8111 019c 00000000 		.word	0
 8112 01a0 00000000 		.word	0
 8113 01a4 00000000 		.word	0
 8114 01a8 00000000 		.word	0
 8115 01ac 00000000 		.word	0
 8116 01b0 00000000 		.word	0
 8117 01b4 00000000 		.word	0
 8118 01b8 00000000 		.word	0
 8119 01bc 00000000 		.word	0
 8120 01c0 00000000 		.word	0
 8121 01c4 00000000 		.word	0
 8122 01c8 00000000 		.word	0
 8123 01cc 00000000 		.word	0
 8124 01d0 00000000 		.word	0
 8125 01d4 00000000 		.word	0
 8126 01d8 00000000 		.word	0
 8127 01dc 00000000 		.word	0
 8128 01e0 00000000 		.word	0
 8129 01e4 00000000 		.word	0
 8130 01e8 00000000 		.word	0
 8131 01ec 00000000 		.word	0
 8132 01f0 00000000 		.word	0
 8133 01f4 00000000 		.word	0
 8134 01f8 00000000 		.word	0
 8135 01fc 00000000 		.word	0
 8136 0200 00000000 		.word	0
 8137 0204 00000000 		.word	0
 8138 0208 00000000 		.word	0
 8139 020c 00000000 		.word	0
 8140 0210 00000000 		.word	0
 8141 0214 00000000 		.word	0
 8142 0218 00000000 		.word	0
 8143 021c 0000003F 		.word	1056964608
 8144 0220 00000000 		.word	0
 8145 0224 00000000 		.word	0
 8146 0228 00000000 		.word	0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 656


 8147 022c 00000000 		.word	0
 8148 0230 00000000 		.word	0
 8149 0234 00000000 		.word	0
 8150 0238 08E53C1E 		.word	507307272
 8151 023c 00000000 		.word	0
 8152 0240 00000000 		.word	0
 8153 0244 00000000 		.word	0
 8154 0248 08E53C1E 		.word	507307272
 8155 024c 00000000 		.word	0
 8156 0250 00000000 		.word	0
 8157 0254 00000000 		.word	0
 8158 0258 08E53C1E 		.word	507307272
 8159 025c 00000000 		.word	0
 8160 0260 00000000 		.word	0
 8161 0264 00000000 		.word	0
 8162 0268 08E53C1E 		.word	507307272
 8163 026c 00000000 		.word	0
 8164 0270 00000000 		.word	0
 8165 0274 00000000 		.word	0
 8166 0278 00000000 		.word	0
 8167 027c 00000000 		.word	0
 8168 0280 00000000 		.word	0
 8169 0284 00000000 		.word	0
 8170 0288 00000000 		.word	0
 8171 028c 00000000 		.word	0
 8172 0290 00000000 		.word	0
 8173 0294 00000000 		.word	0
 8174 0298 00000000 		.word	0
 8175 029c 00000000 		.word	0
 8176 02a0 00000000 		.word	0
 8177 02a4 00000000 		.word	0
 8178 02a8 00000000 		.word	0
 8179 02ac 00000000 		.word	0
 8180 02b0 00000000 		.word	0
 8181 02b4 00       		.byte	0
 8182 02b5 000000   		.space	3
 8183 02b8 00000000 		.word	0
 8184 02bc 00000000 		.word	0
 8185 02c0 00000000 		.word	0
 8186 02c4 00000000 		.word	0
 8187 02c8 00000000 		.word	0
 8188 02cc 00000000 		.word	0
 8189 02d0 00000000 		.word	0
 8190 02d4 00000000 		.word	0
 8191 02d8 00000000 		.word	0
 8192 02dc 00000000 		.word	0
 8193 02e0 00       		.byte	0
 8194 02e1 00       		.byte	0
 8195 02e2 00       		.byte	0
 8196 02e3 00       		.space	1
 8197 02e4 00000000 		.word	0
 8198 02e8 00000000 		.word	0
 8199 02ec 00000000 		.word	0
 8200 02f0 00000000 		.word	0
 8201 02f4 00000000 		.word	0
 8202 02f8 00000000 		.word	0
 8203 02fc 00000000 		.word	0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 657


 8204 0300 00000000 		.word	0
 8205 0304 00000000 		.word	0
 8206 0308 00000000 		.word	0
 8207 030c 00000000 		.word	0
 8208 0310 00000000 		.word	0
 8209 0314 00000000 		.word	0
 8210 0318 00000000 		.word	0
 8211 031c 00       		.byte	0
 8212 031d 000000   		.space	3
 8213 0320 00000000 		.word	0
 8214 0324 00000000 		.word	0
 8215 0328 00000000 		.word	0
 8216 032c 00000000 		.word	0
 8217 0330 00000000 		.word	0
 8218 0334 00000000 		.word	0
 8219 0338 00000000 		.word	0
 8220 033c 00000000 		.word	0
 8221 0340 00       		.byte	0
 8222 0341 00       		.byte	0
 8223 0342 00       		.byte	0
 8224 0343 00       		.space	1
 8225 0344 00       		.byte	0
 8226 0345 000000   		.space	3
 8227 0348 00000000 		.word	0
 8228 034c 0000803F 		.word	1065353216
 8229 0350 00000000 		.word	0
 8230 0354 00000000 		.word	0
 8231 0358 00000000 		.word	0
 8232 035c 00000000 		.word	0
 8233 0360 00000000 		.word	0
 8234 0364 00000000 		.word	0
 8235 0368 00       		.byte	0
 8236 0369 00       		.byte	0
 8237 036a 0000     		.space	2
 8238 036c 00000000 		.word	0
 8239 0370 00000000 		.word	0
 8240 0374 00000000 		.word	0
 8241 0378 08E53C1E 		.word	507307272
 8242 037c 00000000 		.word	0
 8243 0380 00000000 		.word	0
 8244 0384 00000000 		.word	0
 8245 0388 08E53C1E 		.word	507307272
 8246 038c 00000000 		.word	0
 8247 0390 00000000 		.word	0
 8248 0394 00000000 		.word	0
 8249 0398 08E53C1E 		.word	507307272
 8250 039c 00000000 		.word	0
 8251 03a0 00000000 		.word	0
 8252 03a4 00000000 		.word	0
 8253 03a8 00000000 		.word	0
 8254 03ac 00000000 		.word	0
 8255 03b0 00000000 		.word	0
 8256 03b4 00000000 		.word	0
 8257 03b8 0000FA44 		.word	1157234688
 8258 03bc 0060EA46 		.word	1189765120
 8259 03c0 00000000 		.word	0
 8260 03c4 08E53C1E 		.word	507307272
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 658


 8261 03c8 00000000 		.word	0
 8262 03cc 00000000 		.word	0
 8263 03d0 00000000 		.word	0
 8264 03d4 08E53C1E 		.word	507307272
 8265 03d8 00000000 		.word	0
 8266 03dc 00000000 		.word	0
 8267 03e0 00000000 		.word	0
 8268 03e4 08E53C1E 		.word	507307272
 8269 03e8 00000000 		.word	0
 8270 03ec 00000000 		.word	0
 8271 03f0 00000000 		.word	0
 8272 03f4 08E53C1E 		.word	507307272
 8273 03f8 00000000 		.word	0
 8274 03fc 00000000 		.word	0
 8275 0400 00000000 		.word	PI_calc
 8276 0404 00000000 		.word	Svgen_calc
 8277 0408 00000000 		.word	Smopos_calc
 8278 040c 00000000 		.word	Volt_calc
 8279 0410 00000000 		.word	Prot_calc
 8280 0414 00000000 		.word	CMTN_run
 8281 0418 00000000 		.word	FluxObs_calc
 8282 041c 00000000 		.word	Pll_calc
 8283              		.comm	start_cc,4,4
 8284              		.comm	stop_cc,4,4
 8285              		.comm	execTime0,4,4
 8286              		.comm	execTime1,4,4
 8287              		.comm	cpuLoad,4,4
 8288              		.global	e
 8289              		.section	.bss.e,"aw",%nobits
 8292              	e:
 8293 0000 00       		.space	1
 8294              		.global	systemReset
 8295              		.section	.bss.systemReset,"aw",%nobits
 8298              	systemReset:
 8299 0000 00       		.space	1
 8300              		.global	ledDelay
 8301              		.section	.bss.ledDelay,"aw",%nobits
 8302              		.align	2
 8305              	ledDelay:
 8306 0000 00000000 		.space	4
 8307              		.comm	pwmInputPeriod,4,4
 8308              		.comm	pwmInputValue,4,4
 8309              		.section	.text.main,"ax",%progbits
 8310              		.align	1
 8311              		.global	main
 8312              		.syntax unified
 8313              		.thumb
 8314              		.thumb_func
 8315              		.fpu fpv4-sp-d16
 8317              	main:
 8318              	.LFB1989:
 8319              		.file 20 "Src/main.c"
   1:Src/main.c    **** /**
   2:Src/main.c    ****  * BLDC FOC
   3:Src/main.c    ****  *   Operation modes:
   4:Src/main.c    ****  * 1. DQ-axis current control
   5:Src/main.c    ****  * 2. Speed control
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 659


   6:Src/main.c    ****  * 3. Sensorless operation, sensored (Hall sensors signals extrapolation)
   7:Src/main.c    ****  * 4. Motor parameter identification (Rs,Ld,Lq, Hall sensors table)
   8:Src/main.c    ****  * 5. Open-loop modes (V/Hz, I/Hz)
   9:Src/main.c    ****  * 6. Sensorless 6-step bldc mode (zc + bemf integration)
  10:Src/main.c    ****  * 7. Simulation internal motor model
  11:Src/main.c    ****  * */
  12:Src/main.c    **** 
  13:Src/main.c    **** /**
  14:Src/main.c    ****  * TODO:
  15:Src/main.c    ****  * 1. Add CAN
  16:Src/main.c    ****  * 2. Save identified parameters to flash and restore after restart (TESTED: OK)
  17:Src/main.c    ****  * 3. Add PLL speed estimation (TESTED: OK)
  18:Src/main.c    ****  * 4. Add UART datalogger
  19:Src/main.c    ****  * 5. Blocking UVLO when DC-Link precharge not done
  20:Src/main.c    ****  * 6. add flux leakage estimation (need for observers and feedForward)
  21:Src/main.c    ****  * 
  22:Src/main.c    ****  * */
  23:Src/main.c    **** 
  24:Src/main.c    **** #include "main.h"
  25:Src/main.c    **** #include "adc.h"
  26:Src/main.c    **** #include "hrtim.h"
  27:Src/main.c    **** #include "lptim.h"
  28:Src/main.c    **** #include "tim.h"
  29:Src/main.c    **** #include "usart.h"
  30:Src/main.c    **** #include "gpio.h"
  31:Src/main.c    **** #include "sys.h"
  32:Src/main.c    **** 
  33:Src/main.c    **** void CoreInit(void);
  34:Src/main.c    **** void CoreStart(void);
  35:Src/main.c    **** void SystemClock_Config(void);
  36:Src/main.c    **** 
  37:Src/main.c    **** dataLogVars_t dataLog;       /* DataLogger struct */
  38:Src/main.c    **** adcData_t adcData;           /* ADC data struct */
  39:Src/main.c    **** ntc_t ntcPcb;                /* NTC temp sensing struct*/
  40:Src/main.c    **** modelBLDC_t bldc1;           /* BLDC motor mathematical model */
  41:Src/main.c    **** hall_t hall = HALL_DEFAULTS; /* Hall sensors module */
  42:Src/main.c    **** foc_t foc1 = FOC_DEFAULTS;   /* Field-oriented control algorithms */
  43:Src/main.c    **** 
  44:Src/main.c    **** volatile uint32_t start_cc;       /* Var. Data Watchpoint and Trace Unit */
  45:Src/main.c    **** volatile uint32_t stop_cc;        /* Var. Data Watchpoint and Trace Unit */
  46:Src/main.c    **** volatile uint32_t execTime0;      /* Var. Data Watchpoint and Trace Unit */
  47:Src/main.c    **** volatile uint32_t execTime1;      /* Var. Data Watchpoint and Trace Unit */
  48:Src/main.c    **** volatile float cpuLoad;           /* Processor load, % */
  49:Src/main.c    **** volatile uint8_t e = 0;           /* First enter flag */
  50:Src/main.c    **** volatile uint8_t systemReset = 0; /* MCU reset request */
  51:Src/main.c    **** volatile float ledDelay = 0;      /* Delay betwen toggle led, s */
  52:Src/main.c    **** 
  53:Src/main.c    **** volatile uint32_t pwmInputPeriod;
  54:Src/main.c    **** volatile uint32_t pwmInputValue;
  55:Src/main.c    **** 
  56:Src/main.c    **** int main(void)
  57:Src/main.c    **** {
 8320              		.loc 20 57 1
 8321              		.cfi_startproc
 8322              		@ args = 0, pretend = 0, frame = 0
 8323              		@ frame_needed = 1, uses_anonymous_args = 0
 8324 0000 80B5     		push	{r7, lr}
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 660


 8325              	.LCFI314:
 8326              		.cfi_def_cfa_offset 8
 8327              		.cfi_offset 7, -8
 8328              		.cfi_offset 14, -4
 8329 0002 00AF     		add	r7, sp, #0
 8330              	.LCFI315:
 8331              		.cfi_def_cfa_register 7
  58:Src/main.c    ****   /* Configure the system clock, flash, interrupts and periph */
  59:Src/main.c    ****   CoreInit();
 8332              		.loc 20 59 3
 8333 0004 FFF7FEFF 		bl	CoreInit
  60:Src/main.c    ****   /* Init BLDC model */
  61:Src/main.c    ****   ModelBLDC_Init(&bldc1);
 8334              		.loc 20 61 3
 8335 0008 4E48     		ldr	r0, .L501
 8336 000a FFF7FEFF 		bl	ModelBLDC_Init
  62:Src/main.c    ****   /* set FOC parameters */
  63:Src/main.c    ****   foc1.config.mode = FOC;                  // FOC or BLDC(6-step)
 8337              		.loc 20 63 20
 8338 000e 4E4B     		ldr	r3, .L501+4
 8339 0010 0122     		movs	r2, #1
 8340 0012 83F8E022 		strb	r2, [r3, #736]
  64:Src/main.c    ****   foc1.config.sim = false;                 // 0 - real motor, 1 - motor model
 8341              		.loc 20 64 19
 8342 0016 4C4B     		ldr	r3, .L501+4
 8343 0018 0022     		movs	r2, #0
 8344 001a 83F8E122 		strb	r2, [r3, #737]
  65:Src/main.c    ****   foc1.config.pwmFreq = 30000.f;           // set PWM and main(current) loop frequency
 8345              		.loc 20 65 23
 8346 001e 4A4B     		ldr	r3, .L501+4
 8347 0020 4A4A     		ldr	r2, .L501+8
 8348 0022 C3F8F022 		str	r2, [r3, #752]	@ float
  66:Src/main.c    ****   foc1.config.adcFullScaleCurrent = 50.f;  // set current wich means 4095 ADC value: 1.65 / 0.002 /
 8349              		.loc 20 66 35
 8350 0026 484B     		ldr	r3, .L501+4
 8351 0028 494A     		ldr	r2, .L501+12
 8352 002a C3F8F822 		str	r2, [r3, #760]	@ float
  67:Src/main.c    ****   foc1.config.adcFullScaleVoltage = 69.3f; // set voltage wich means 4095 ADC value: 3.3 * 21 = 69.
 8353              		.loc 20 67 35
 8354 002e 464B     		ldr	r3, .L501+4
 8355 0030 484A     		ldr	r2, .L501+16
 8356 0032 C3F8FC22 		str	r2, [r3, #764]	@ float
  68:Src/main.c    ****   foc1.config.deadTime = 180.0f;           // set deadTime, nS
 8357              		.loc 20 68 24
 8358 0036 444B     		ldr	r3, .L501+4
 8359 0038 474A     		ldr	r2, .L501+20
 8360 003a C3F80023 		str	r2, [r3, #768]	@ float
  69:Src/main.c    ****   foc1.config.Rds_on = 0.0019f;            // set MOSFET Rds(on), Ohm (used for motor parameters id
 8361              		.loc 20 69 22
 8362 003e 424B     		ldr	r3, .L501+4
 8363 0040 464A     		ldr	r2, .L501+24
 8364 0042 C3F80423 		str	r2, [r3, #772]	@ float
  70:Src/main.c    ****   foc1.config.pp = 4.f;                    // set motor pole pairs
 8365              		.loc 20 70 18
 8366 0046 404B     		ldr	r3, .L501+4
 8367 0048 4FF08142 		mov	r2, #1082130432
 8368 004c C3F81823 		str	r2, [r3, #792]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 661


  71:Src/main.c    ****   foc1.config.Rs = 1.54f;                  // set motor phase resistance. Can be measured
 8369              		.loc 20 71 18
 8370 0050 3D4B     		ldr	r3, .L501+4
 8371 0052 434A     		ldr	r2, .L501+28
 8372 0054 C3F80823 		str	r2, [r3, #776]	@ float
  72:Src/main.c    ****   foc1.config.Ld = 0.002f;                 // set motor D-axis inductance. Can be measured
 8373              		.loc 20 72 18
 8374 0058 3B4B     		ldr	r3, .L501+4
 8375 005a 424A     		ldr	r2, .L501+32
 8376 005c C3F80C23 		str	r2, [r3, #780]	@ float
  73:Src/main.c    ****   foc1.config.Lq = foc1.config.Ld;         // set motor Q-axis inductance. Can be measured
 8377              		.loc 20 73 31
 8378 0060 394B     		ldr	r3, .L501+4
 8379 0062 D3F80C33 		ldr	r3, [r3, #780]	@ float
 8380              		.loc 20 73 18
 8381 0066 384A     		ldr	r2, .L501+4
 8382 0068 C2F81033 		str	r3, [r2, #784]	@ float
  74:Src/main.c    ****   foc1.config.Kv = 560.f;                  // set motor Kv
 8383              		.loc 20 74 18
 8384 006c 364B     		ldr	r3, .L501+4
 8385 006e 3E4A     		ldr	r2, .L501+36
 8386 0070 C3F81423 		str	r2, [r3, #788]	@ float
  75:Src/main.c    ****   foc1.config.axisDecEn = true;            // 1 - enable feedForward compensation (dq axis decoupli
 8387              		.loc 20 75 25
 8388 0074 344B     		ldr	r3, .L501+4
 8389 0076 0122     		movs	r2, #1
 8390 0078 83F8E222 		strb	r2, [r3, #738]
  76:Src/main.c    ****   foc1.prot.enable = true;                 // 1 - enable protection, 0 - disable
 8391              		.loc 20 76 20
 8392 007c 324B     		ldr	r3, .L501+4
 8393 007e 0122     		movs	r2, #1
 8394 0080 83F84223 		strb	r2, [r3, #834]
  77:Src/main.c    ****   foc1.prot.ocpThld = 40.0f;               // set Over Current Protection threshold (peak p-p)
 8395              		.loc 20 77 21
 8396 0084 304B     		ldr	r3, .L501+4
 8397 0086 394A     		ldr	r2, .L501+40
 8398 0088 C3F82023 		str	r2, [r3, #800]	@ float
  78:Src/main.c    ****   foc1.prot.ovpThld = 65.0f;               // set Over Voltage Protection threshold (DC-link)
 8399              		.loc 20 78 21
 8400 008c 2E4B     		ldr	r3, .L501+4
 8401 008e 384A     		ldr	r2, .L501+44
 8402 0090 C3F82423 		str	r2, [r3, #804]	@ float
  79:Src/main.c    ****   foc1.prot.uvloThld = 9.99f;              // set Under Voltage LockOut threshold (DC-link)
 8403              		.loc 20 79 22
 8404 0094 2C4B     		ldr	r3, .L501+4
 8405 0096 374A     		ldr	r2, .L501+48
 8406 0098 C3F82823 		str	r2, [r3, #808]	@ float
  80:Src/main.c    ****   foc1.prot.pcbTempThld = 90.f;            // set PCB temperature threshold
 8407              		.loc 20 80 25
 8408 009c 2A4B     		ldr	r3, .L501+4
 8409 009e 364A     		ldr	r2, .L501+52
 8410 00a0 C3F82C23 		str	r2, [r3, #812]	@ float
  81:Src/main.c    ****   /* Initialize PCB temperature sensing module */
  82:Src/main.c    ****   ntcPcb.r_balance = 10000.f; // balance resistor value
 8411              		.loc 20 82 20
 8412 00a4 354B     		ldr	r3, .L501+56
 8413 00a6 364A     		ldr	r2, .L501+60
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 662


 8414 00a8 1A60     		str	r2, [r3]	@ float
  83:Src/main.c    ****   ntcPcb.r_ntc_0 = 4700.f;    // NTC base resistance
 8415              		.loc 20 83 18
 8416 00aa 344B     		ldr	r3, .L501+56
 8417 00ac 354A     		ldr	r2, .L501+64
 8418 00ae 5A60     		str	r2, [r3, #4]	@ float
  84:Src/main.c    ****   ntcPcb.ta_0 = 25.f;         // NTC base temperature
 8419              		.loc 20 84 15
 8420 00b0 324B     		ldr	r3, .L501+56
 8421 00b2 354A     		ldr	r2, .L501+68
 8422 00b4 9A60     		str	r2, [r3, #8]	@ float
  85:Src/main.c    ****   ntcPcb.betta = 3950.f;      // NTC beta coefficient
 8423              		.loc 20 85 16
 8424 00b6 314B     		ldr	r3, .L501+56
 8425 00b8 344A     		ldr	r2, .L501+72
 8426 00ba DA60     		str	r2, [r3, #12]	@ float
  86:Src/main.c    ****   /* Load parameters from flash */
  87:Src/main.c    ****   FLASH_LoadConfig(&foc1, &hall);
 8427              		.loc 20 87 3
 8428 00bc 3449     		ldr	r1, .L501+76
 8429 00be 2248     		ldr	r0, .L501+4
 8430 00c0 FFF7FEFF 		bl	FLASH_LoadConfig
  88:Src/main.c    ****   /* Init FOC */
  89:Src/main.c    ****   Foc_Init(&foc1);
 8431              		.loc 20 89 3
 8432 00c4 2048     		ldr	r0, .L501+4
 8433 00c6 FFF7FEFF 		bl	Foc_Init
  90:Src/main.c    ****   /* Start hardware */
  91:Src/main.c    ****   CoreStart();
 8434              		.loc 20 91 3
 8435 00ca FFF7FEFF 		bl	CoreStart
 8436              	.L500:
  92:Src/main.c    **** 
  93:Src/main.c    ****   while (1)
  94:Src/main.c    ****   {
  95:Src/main.c    ****     /* Check CPU reset request */
  96:Src/main.c    ****     if (systemReset != 0)
 8437              		.loc 20 96 21
 8438 00ce 314B     		ldr	r3, .L501+80
 8439 00d0 1B78     		ldrb	r3, [r3]
 8440 00d2 DBB2     		uxtb	r3, r3
 8441              		.loc 20 96 8
 8442 00d4 002B     		cmp	r3, #0
 8443 00d6 01D0     		beq	.L498
  97:Src/main.c    ****       NVIC_SystemReset();
 8444              		.loc 20 97 7
 8445 00d8 FFF7FEFF 		bl	__NVIC_SystemReset
 8446              	.L498:
  98:Src/main.c    ****     /* Check motor parameters identification complete */
  99:Src/main.c    ****     if (foc1.paramIdState == Cmplt && hall.offsetState == 2)
 8447              		.loc 20 99 13
 8448 00dc 1A4B     		ldr	r3, .L501+4
 8449 00de 9B78     		ldrb	r3, [r3, #2]
 8450 00e0 DBB2     		uxtb	r3, r3
 8451              		.loc 20 99 8
 8452 00e2 042B     		cmp	r3, #4
 8453 00e4 08D1     		bne	.L499
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 663


 8454              		.loc 20 99 43 discriminator 1
 8455 00e6 2A4B     		ldr	r3, .L501+76
 8456 00e8 5B7B     		ldrb	r3, [r3, #13]
 8457 00ea DBB2     		uxtb	r3, r3
 8458              		.loc 20 99 36 discriminator 1
 8459 00ec 022B     		cmp	r3, #2
 8460 00ee 03D1     		bne	.L499
 100:Src/main.c    ****     {
 101:Src/main.c    ****       /* Save parameters into flash after identification */
 102:Src/main.c    ****       FLASH_UpdateConfig(&foc1, &hall);
 8461              		.loc 20 102 7
 8462 00f0 2749     		ldr	r1, .L501+76
 8463 00f2 1548     		ldr	r0, .L501+4
 8464 00f4 FFF7FEFF 		bl	FLASH_UpdateConfig
 8465              	.L499:
 103:Src/main.c    ****     }
 104:Src/main.c    ****     /* calc CPU load, % */
 105:Src/main.c    ****     cpuLoad = ((float)execTime1 / (float)execTime0) * 100.f;
 8466              		.loc 20 105 16
 8467 00f8 274B     		ldr	r3, .L501+84
 8468 00fa 1B68     		ldr	r3, [r3]
 8469 00fc 07EE903A 		vmov	s15, r3	@ int
 8470 0100 F8EE676A 		vcvt.f32.u32	s13, s15
 8471              		.loc 20 105 35
 8472 0104 254B     		ldr	r3, .L501+88
 8473 0106 1B68     		ldr	r3, [r3]
 8474 0108 07EE903A 		vmov	s15, r3	@ int
 8475 010c B8EE677A 		vcvt.f32.u32	s14, s15
 8476              		.loc 20 105 33
 8477 0110 C6EE877A 		vdiv.f32	s15, s13, s14
 8478              		.loc 20 105 53
 8479 0114 9FED227A 		vldr.32	s14, .L501+92
 8480 0118 67EE877A 		vmul.f32	s15, s15, s14
 8481              		.loc 20 105 13
 8482 011c 214B     		ldr	r3, .L501+96
 8483 011e C3ED007A 		vstr.32	s15, [r3]
 106:Src/main.c    ****     /* board temperature calc */
 107:Src/main.c    ****     ntcPcb.u = ((float)adcData.pcb_temp * 0.0002442f); // 1/4095
 8484              		.loc 20 107 31
 8485 0122 214B     		ldr	r3, .L501+100
 8486 0124 DB69     		ldr	r3, [r3, #28]
 8487              		.loc 20 107 17
 8488 0126 07EE903A 		vmov	s15, r3	@ int
 8489 012a F8EEE77A 		vcvt.f32.s32	s15, s15
 8490              		.loc 20 107 41
 8491 012e 9FED1F7A 		vldr.32	s14, .L501+104
 8492 0132 67EE877A 		vmul.f32	s15, s15, s14
 8493              		.loc 20 107 14
 8494 0136 114B     		ldr	r3, .L501+56
 8495 0138 C3ED067A 		vstr.32	s15, [r3, #24]
 108:Src/main.c    ****     ntc_temperature(&ntcPcb);
 8496              		.loc 20 108 5
 8497 013c 0F48     		ldr	r0, .L501+56
 8498 013e FFF7FEFF 		bl	ntc_temperature
  96:Src/main.c    ****       NVIC_SystemReset();
 8499              		.loc 20 96 8
 8500 0142 C4E7     		b	.L500
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 664


 8501              	.L502:
 8502              		.align	2
 8503              	.L501:
 8504 0144 00000000 		.word	bldc1
 8505 0148 00000000 		.word	foc1
 8506 014c 0060EA46 		.word	1189765120
 8507 0150 00004842 		.word	1112014848
 8508 0154 9A998A42 		.word	1116379546
 8509 0158 00003443 		.word	1127481344
 8510 015c 6C09F93A 		.word	989399404
 8511 0160 B81EC53F 		.word	1069883064
 8512 0164 6F12033B 		.word	990057071
 8513 0168 00000C44 		.word	1141637120
 8514 016c 00002042 		.word	1109393408
 8515 0170 00008242 		.word	1115815936
 8516 0174 0AD71F41 		.word	1092605706
 8517 0178 0000B442 		.word	1119092736
 8518 017c 00000000 		.word	ntcPcb
 8519 0180 00401C46 		.word	1176256512
 8520 0184 00E09245 		.word	1167253504
 8521 0188 0000C841 		.word	1103626240
 8522 018c 00E07645 		.word	1165418496
 8523 0190 00000000 		.word	hall
 8524 0194 00000000 		.word	systemReset
 8525 0198 00000000 		.word	execTime1
 8526 019c 00000000 		.word	execTime0
 8527 01a0 0000C842 		.word	1120403456
 8528 01a4 00000000 		.word	cpuLoad
 8529 01a8 00000000 		.word	adcData
 8530 01ac F8078039 		.word	964691960
 8531              		.cfi_endproc
 8532              	.LFE1989:
 8534              		.section	.text.CoreInit,"ax",%progbits
 8535              		.align	1
 8536              		.global	CoreInit
 8537              		.syntax unified
 8538              		.thumb
 8539              		.thumb_func
 8540              		.fpu fpv4-sp-d16
 8542              	CoreInit:
 8543              	.LFB1990:
 109:Src/main.c    ****   }
 110:Src/main.c    **** }
 111:Src/main.c    **** 
 112:Src/main.c    **** void CoreInit(void)
 113:Src/main.c    **** {
 8544              		.loc 20 113 1
 8545              		.cfi_startproc
 8546              		@ args = 0, pretend = 0, frame = 0
 8547              		@ frame_needed = 1, uses_anonymous_args = 0
 8548 0000 80B5     		push	{r7, lr}
 8549              	.LCFI316:
 8550              		.cfi_def_cfa_offset 8
 8551              		.cfi_offset 7, -8
 8552              		.cfi_offset 14, -4
 8553 0002 00AF     		add	r7, sp, #0
 8554              	.LCFI317:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 665


 8555              		.cfi_def_cfa_register 7
 114:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 115:Src/main.c    ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8556              		.loc 20 115 3
 8557 0004 0120     		movs	r0, #1
 8558 0006 FFF7FEFF 		bl	LL_APB2_GRP1_EnableClock
 116:Src/main.c    ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8559              		.loc 20 116 3
 8560 000a 4FF08050 		mov	r0, #268435456
 8561 000e FFF7FEFF 		bl	LL_APB1_GRP1_EnableClock
 117:Src/main.c    **** 
 118:Src/main.c    ****   NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8562              		.loc 20 118 3
 8563 0012 0320     		movs	r0, #3
 8564 0014 FFF7FEFF 		bl	__NVIC_SetPriorityGrouping
 119:Src/main.c    ****   /* System interrupt init*/
 120:Src/main.c    **** 
 121:Src/main.c    ****   /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
 122:Src/main.c    ****   */
 123:Src/main.c    ****   LL_PWR_DisableDeadBatteryPD();
 8565              		.loc 20 123 3
 8566 0018 FFF7FEFF 		bl	LL_PWR_DisableDeadBatteryPD
 124:Src/main.c    **** 
 125:Src/main.c    ****   /* config clock */
 126:Src/main.c    ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_8);
 8567              		.loc 20 126 3
 8568 001c 0820     		movs	r0, #8
 8569 001e FFF7FEFF 		bl	LL_FLASH_SetLatency
 127:Src/main.c    ****   LL_PWR_EnableRange1BoostMode();
 8570              		.loc 20 127 3
 8571 0022 FFF7FEFF 		bl	LL_PWR_EnableRange1BoostMode
 128:Src/main.c    ****   LL_RCC_HSE_Enable();
 8572              		.loc 20 128 3
 8573 0026 FFF7FEFF 		bl	LL_RCC_HSE_Enable
 129:Src/main.c    **** 
 130:Src/main.c    ****   /* Wait till HSE is ready */
 131:Src/main.c    ****   while (LL_RCC_HSE_IsReady() != 1)
 8574              		.loc 20 131 9
 8575 002a 00BF     		nop
 8576              	.L504:
 8577              		.loc 20 131 10 discriminator 1
 8578 002c FFF7FEFF 		bl	LL_RCC_HSE_IsReady
 8579 0030 0346     		mov	r3, r0
 8580              		.loc 20 131 9 discriminator 1
 8581 0032 012B     		cmp	r3, #1
 8582 0034 FAD1     		bne	.L504
 132:Src/main.c    ****   {
 133:Src/main.c    ****   }
 134:Src/main.c    ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_2, 68, LL_RCC_PLLR_DIV_2);
 8583              		.loc 20 134 3
 8584 0036 0023     		movs	r3, #0
 8585 0038 4422     		movs	r2, #68
 8586 003a 1021     		movs	r1, #16
 8587 003c 0320     		movs	r0, #3
 8588 003e FFF7FEFF 		bl	LL_RCC_PLL_ConfigDomain_SYS
 135:Src/main.c    ****   LL_RCC_PLL_ConfigDomain_ADC(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_2, 68, LL_RCC_PLLP_DIV_3);
 8589              		.loc 20 135 3
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 666


 8590 0042 4FF0C053 		mov	r3, #402653184
 8591 0046 4422     		movs	r2, #68
 8592 0048 1021     		movs	r1, #16
 8593 004a 0320     		movs	r0, #3
 8594 004c FFF7FEFF 		bl	LL_RCC_PLL_ConfigDomain_ADC
 136:Src/main.c    ****   LL_RCC_PLL_EnableDomain_SYS();
 8595              		.loc 20 136 3
 8596 0050 FFF7FEFF 		bl	LL_RCC_PLL_EnableDomain_SYS
 137:Src/main.c    ****   LL_RCC_PLL_EnableDomain_ADC();
 8597              		.loc 20 137 3
 8598 0054 FFF7FEFF 		bl	LL_RCC_PLL_EnableDomain_ADC
 138:Src/main.c    ****   LL_RCC_PLL_Enable();
 8599              		.loc 20 138 3
 8600 0058 FFF7FEFF 		bl	LL_RCC_PLL_Enable
 139:Src/main.c    ****   /* Wait till PLL is ready */
 140:Src/main.c    ****   while (LL_RCC_PLL_IsReady() != 1)
 8601              		.loc 20 140 9
 8602 005c 00BF     		nop
 8603              	.L505:
 8604              		.loc 20 140 10 discriminator 1
 8605 005e FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 8606 0062 0346     		mov	r3, r0
 8607              		.loc 20 140 9 discriminator 1
 8608 0064 012B     		cmp	r3, #1
 8609 0066 FAD1     		bne	.L505
 141:Src/main.c    ****   {
 142:Src/main.c    ****   }
 143:Src/main.c    ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8610              		.loc 20 143 3
 8611 0068 0320     		movs	r0, #3
 8612 006a FFF7FEFF 		bl	LL_RCC_SetSysClkSource
 144:Src/main.c    ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8613              		.loc 20 144 3
 8614 006e 8020     		movs	r0, #128
 8615 0070 FFF7FEFF 		bl	LL_RCC_SetAHBPrescaler
 145:Src/main.c    ****   /* Wait till System clock is ready */
 146:Src/main.c    ****   while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8616              		.loc 20 146 9
 8617 0074 00BF     		nop
 8618              	.L506:
 8619              		.loc 20 146 10 discriminator 1
 8620 0076 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 8621 007a 0346     		mov	r3, r0
 8622              		.loc 20 146 9 discriminator 1
 8623 007c 0C2B     		cmp	r3, #12
 8624 007e FAD1     		bne	.L506
 147:Src/main.c    ****   {
 148:Src/main.c    ****   }
 149:Src/main.c    ****   /* Insure 1s transition state at intermediate medium speed clock based on DWT */
 150:Src/main.c    ****   CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8625              		.loc 20 150 20
 8626 0080 1A4B     		ldr	r3, .L508
 8627 0082 DB68     		ldr	r3, [r3, #12]
 8628 0084 194A     		ldr	r2, .L508
 8629 0086 43F08073 		orr	r3, r3, #16777216
 8630 008a D360     		str	r3, [r2, #12]
 151:Src/main.c    ****   DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 667


 8631              		.loc 20 151 13
 8632 008c 184B     		ldr	r3, .L508+4
 8633 008e 1B68     		ldr	r3, [r3]
 8634 0090 174A     		ldr	r2, .L508+4
 8635 0092 43F00103 		orr	r3, r3, #1
 8636 0096 1360     		str	r3, [r2]
 152:Src/main.c    ****   DWT->CYCCNT = 0;
 8637              		.loc 20 152 6
 8638 0098 154B     		ldr	r3, .L508+4
 8639              		.loc 20 152 15
 8640 009a 0022     		movs	r2, #0
 8641 009c 5A60     		str	r2, [r3, #4]
 153:Src/main.c    ****   while (DWT->CYCCNT < 100)
 8642              		.loc 20 153 9
 8643 009e 00BF     		nop
 8644              	.L507:
 8645              		.loc 20 153 13 discriminator 1
 8646 00a0 134B     		ldr	r3, .L508+4
 8647 00a2 5B68     		ldr	r3, [r3, #4]
 8648              		.loc 20 153 9 discriminator 1
 8649 00a4 632B     		cmp	r3, #99
 8650 00a6 FBD9     		bls	.L507
 154:Src/main.c    ****     ;
 155:Src/main.c    ****   /* Set AHB prescaler*/
 156:Src/main.c    ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8651              		.loc 20 156 3
 8652 00a8 0020     		movs	r0, #0
 8653 00aa FFF7FEFF 		bl	LL_RCC_SetAHBPrescaler
 157:Src/main.c    ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8654              		.loc 20 157 3
 8655 00ae 0020     		movs	r0, #0
 8656 00b0 FFF7FEFF 		bl	LL_RCC_SetAPB1Prescaler
 158:Src/main.c    ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8657              		.loc 20 158 3
 8658 00b4 0020     		movs	r0, #0
 8659 00b6 FFF7FEFF 		bl	LL_RCC_SetAPB2Prescaler
 159:Src/main.c    **** 
 160:Src/main.c    ****   LL_Init1msTick(170000000);
 8660              		.loc 20 160 3
 8661 00ba 0E48     		ldr	r0, .L508+8
 8662 00bc FFF7FEFF 		bl	LL_Init1msTick
 161:Src/main.c    **** 
 162:Src/main.c    ****   LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8663              		.loc 20 162 3
 8664 00c0 0420     		movs	r0, #4
 8665 00c2 FFF7FEFF 		bl	LL_SYSTICK_SetClkSource
 163:Src/main.c    ****   LL_SetSystemCoreClock(170000000);
 8666              		.loc 20 163 3
 8667 00c6 0B48     		ldr	r0, .L508+8
 8668 00c8 FFF7FEFF 		bl	LL_SetSystemCoreClock
 164:Src/main.c    ****   LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 8669              		.loc 20 164 3
 8670 00cc 4FF44020 		mov	r0, #786432
 8671 00d0 FFF7FEFF 		bl	LL_RCC_SetUSARTClockSource
 165:Src/main.c    ****   LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE_PCLK1);
 8672              		.loc 20 165 3
 8673 00d4 0020     		movs	r0, #0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 668


 8674 00d6 FFF7FEFF 		bl	LL_RCC_SetLPTIMClockSource
 166:Src/main.c    ****   LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_PLL);
 8675              		.loc 20 166 3
 8676 00da 0748     		ldr	r0, .L508+12
 8677 00dc FFF7FEFF 		bl	LL_RCC_SetADCClockSource
 167:Src/main.c    ****   LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_PLL);
 8678              		.loc 20 167 3
 8679 00e0 0648     		ldr	r0, .L508+16
 8680 00e2 FFF7FEFF 		bl	LL_RCC_SetADCClockSource
 168:Src/main.c    **** }
 8681              		.loc 20 168 1
 8682 00e6 00BF     		nop
 8683 00e8 80BD     		pop	{r7, pc}
 8684              	.L509:
 8685 00ea 00BF     		.align	2
 8686              	.L508:
 8687 00ec F0ED00E0 		.word	-536810000
 8688 00f0 001000E0 		.word	-536866816
 8689 00f4 80FE210A 		.word	170000000
 8690 00f8 01001C00 		.word	1835009
 8691 00fc 01001E00 		.word	1966081
 8692              		.cfi_endproc
 8693              	.LFE1990:
 8695              		.section	.text.CoreStart,"ax",%progbits
 8696              		.align	1
 8697              		.global	CoreStart
 8698              		.syntax unified
 8699              		.thumb
 8700              		.thumb_func
 8701              		.fpu fpv4-sp-d16
 8703              	CoreStart:
 8704              	.LFB1991:
 169:Src/main.c    **** 
 170:Src/main.c    **** void CoreStart(void)
 171:Src/main.c    **** {
 8705              		.loc 20 171 1
 8706              		.cfi_startproc
 8707              		@ args = 0, pretend = 0, frame = 0
 8708              		@ frame_needed = 1, uses_anonymous_args = 0
 8709 0000 80B5     		push	{r7, lr}
 8710              	.LCFI318:
 8711              		.cfi_def_cfa_offset 8
 8712              		.cfi_offset 7, -8
 8713              		.cfi_offset 14, -4
 8714 0002 00AF     		add	r7, sp, #0
 8715              	.LCFI319:
 8716              		.cfi_def_cfa_register 7
 172:Src/main.c    ****   /* Initialize all configured peripherals */
 173:Src/main.c    ****   if (foc1.config.mode == FOC)
 8717              		.loc 20 173 18
 8718 0004 1B4B     		ldr	r3, .L514
 8719 0006 93F8E032 		ldrb	r3, [r3, #736]
 8720 000a DBB2     		uxtb	r3, r3
 8721              		.loc 20 173 6
 8722 000c 012B     		cmp	r3, #1
 8723 000e 15D1     		bne	.L511
 174:Src/main.c    ****   {
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 669


 175:Src/main.c    ****     MX_GPIO_Init();
 8724              		.loc 20 175 5
 8725 0010 FFF7FEFF 		bl	MX_GPIO_Init
 176:Src/main.c    ****     MX_ADC1_Init();
 8726              		.loc 20 176 5
 8727 0014 FFF7FEFF 		bl	MX_ADC1_Init
 177:Src/main.c    ****     MX_ADC2_Init();
 8728              		.loc 20 177 5
 8729 0018 FFF7FEFF 		bl	MX_ADC2_Init
 178:Src/main.c    ****     MX_ADC3_Init();
 8730              		.loc 20 178 5
 8731 001c FFF7FEFF 		bl	MX_ADC3_Init
 179:Src/main.c    ****     MX_HRTIM1_Init();
 8732              		.loc 20 179 5
 8733 0020 FFF7FEFF 		bl	MX_HRTIM1_Init
 180:Src/main.c    ****     MX_USART2_UART_Init();
 8734              		.loc 20 180 5
 8735 0024 FFF7FEFF 		bl	MX_USART2_UART_Init
 181:Src/main.c    ****     MX_TIM7_Init();
 8736              		.loc 20 181 5
 8737 0028 FFF7FEFF 		bl	MX_TIM7_Init
 182:Src/main.c    ****     MX_TIM2_Init();
 8738              		.loc 20 182 5
 8739 002c FFF7FEFF 		bl	MX_TIM2_Init
 183:Src/main.c    ****     hrtim_start();
 8740              		.loc 20 183 5
 8741 0030 FFF7FEFF 		bl	hrtim_start
 184:Src/main.c    ****     tim2_start();
 8742              		.loc 20 184 5
 8743 0034 FFF7FEFF 		bl	tim2_start
 185:Src/main.c    ****     adc_start();
 8744              		.loc 20 185 5
 8745 0038 FFF7FEFF 		bl	adc_start
 8746              	.L511:
 186:Src/main.c    ****   }
 187:Src/main.c    ****   if (foc1.config.mode == BLDC)
 8747              		.loc 20 187 18
 8748 003c 0D4B     		ldr	r3, .L514
 8749 003e 93F8E032 		ldrb	r3, [r3, #736]
 8750 0042 DBB2     		uxtb	r3, r3
 8751              		.loc 20 187 6
 8752 0044 002B     		cmp	r3, #0
 8753 0046 13D1     		bne	.L513
 188:Src/main.c    ****   {
 189:Src/main.c    ****     MX_GPIO_Init();
 8754              		.loc 20 189 5
 8755 0048 FFF7FEFF 		bl	MX_GPIO_Init
 190:Src/main.c    ****     ADC1_Init_BLDC();
 8756              		.loc 20 190 5
 8757 004c FFF7FEFF 		bl	ADC1_Init_BLDC
 191:Src/main.c    ****     ADC2_Init_BLDC();
 8758              		.loc 20 191 5
 8759 0050 FFF7FEFF 		bl	ADC2_Init_BLDC
 192:Src/main.c    ****     MX_HRTIM1_Init_BLDC();
 8760              		.loc 20 192 5
 8761 0054 FFF7FEFF 		bl	MX_HRTIM1_Init_BLDC
 193:Src/main.c    ****     MX_USART2_UART_Init();
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 670


 8762              		.loc 20 193 5
 8763 0058 FFF7FEFF 		bl	MX_USART2_UART_Init
 194:Src/main.c    ****     MX_TIM7_Init();
 8764              		.loc 20 194 5
 8765 005c FFF7FEFF 		bl	MX_TIM7_Init
 195:Src/main.c    ****     MX_TIM2_Init();
 8766              		.loc 20 195 5
 8767 0060 FFF7FEFF 		bl	MX_TIM2_Init
 196:Src/main.c    ****     hrtim_start();
 8768              		.loc 20 196 5
 8769 0064 FFF7FEFF 		bl	hrtim_start
 197:Src/main.c    ****     tim2_start();
 8770              		.loc 20 197 5
 8771 0068 FFF7FEFF 		bl	tim2_start
 198:Src/main.c    ****     adc_start_bldc();
 8772              		.loc 20 198 5
 8773 006c FFF7FEFF 		bl	adc_start_bldc
 8774              	.L513:
 199:Src/main.c    ****   }
 200:Src/main.c    **** }
 8775              		.loc 20 200 1
 8776 0070 00BF     		nop
 8777 0072 80BD     		pop	{r7, pc}
 8778              	.L515:
 8779              		.align	2
 8780              	.L514:
 8781 0074 00000000 		.word	foc1
 8782              		.cfi_endproc
 8783              	.LFE1991:
 8785              		.section	.text.ADC1_2_IRQHandler,"ax",%progbits
 8786              		.align	1
 8787              		.global	ADC1_2_IRQHandler
 8788              		.syntax unified
 8789              		.thumb
 8790              		.thumb_func
 8791              		.fpu fpv4-sp-d16
 8793              	ADC1_2_IRQHandler:
 8794              	.LFB1992:
 201:Src/main.c    **** 
 202:Src/main.c    **** void ADC1_2_IRQHandler(void)
 203:Src/main.c    **** {
 8795              		.loc 20 203 1
 8796              		.cfi_startproc
 8797              		@ args = 0, pretend = 0, frame = 16
 8798              		@ frame_needed = 1, uses_anonymous_args = 0
 8799 0000 90B5     		push	{r4, r7, lr}
 8800              	.LCFI320:
 8801              		.cfi_def_cfa_offset 12
 8802              		.cfi_offset 4, -12
 8803              		.cfi_offset 7, -8
 8804              		.cfi_offset 14, -4
 8805 0002 85B0     		sub	sp, sp, #20
 8806              	.LCFI321:
 8807              		.cfi_def_cfa_offset 32
 8808 0004 00AF     		add	r7, sp, #0
 8809              	.LCFI322:
 8810              		.cfi_def_cfa_register 7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 671


 204:Src/main.c    ****   LL_ADC_ClearFlag_JEOS(ADC1);
 8811              		.loc 20 204 3
 8812 0006 4FF0A040 		mov	r0, #1342177280
 8813 000a FFF7FEFF 		bl	LL_ADC_ClearFlag_JEOS
 205:Src/main.c    ****   LL_ADC_ClearFlag_JEOS(ADC2);
 8814              		.loc 20 205 3
 8815 000e 5248     		ldr	r0, .L800
 8816 0010 FFF7FEFF 		bl	LL_ADC_ClearFlag_JEOS
 206:Src/main.c    ****   /* compute time between ISR calls using cycle counter */
 207:Src/main.c    ****   if (e == 0)
 8817              		.loc 20 207 9
 8818 0014 514B     		ldr	r3, .L800+4
 8819 0016 1B78     		ldrb	r3, [r3]
 8820 0018 DBB2     		uxtb	r3, r3
 8821              		.loc 20 207 6
 8822 001a 002B     		cmp	r3, #0
 8823 001c 0AD1     		bne	.L517
 208:Src/main.c    ****   {
 209:Src/main.c    ****     e = 1;
 8824              		.loc 20 209 7
 8825 001e 4F4B     		ldr	r3, .L800+4
 8826 0020 0122     		movs	r2, #1
 8827 0022 1A70     		strb	r2, [r3]
 210:Src/main.c    ****     DWT->CYCCNT = 0;
 8828              		.loc 20 210 8
 8829 0024 4E4B     		ldr	r3, .L800+8
 8830              		.loc 20 210 17
 8831 0026 0022     		movs	r2, #0
 8832 0028 5A60     		str	r2, [r3, #4]
 211:Src/main.c    ****     start_cc = DWT->CYCCNT;
 8833              		.loc 20 211 19
 8834 002a 4D4B     		ldr	r3, .L800+8
 8835 002c 5B68     		ldr	r3, [r3, #4]
 8836              		.loc 20 211 14
 8837 002e 4D4A     		ldr	r2, .L800+12
 8838 0030 1360     		str	r3, [r2]
 8839 0032 0DE0     		b	.L518
 8840              	.L517:
 212:Src/main.c    ****   }
 213:Src/main.c    ****   else
 214:Src/main.c    ****   {
 215:Src/main.c    ****     e = 0;
 8841              		.loc 20 215 7
 8842 0034 494B     		ldr	r3, .L800+4
 8843 0036 0022     		movs	r2, #0
 8844 0038 1A70     		strb	r2, [r3]
 216:Src/main.c    ****     stop_cc = DWT->CYCCNT;
 8845              		.loc 20 216 18
 8846 003a 494B     		ldr	r3, .L800+8
 8847 003c 5B68     		ldr	r3, [r3, #4]
 8848              		.loc 20 216 13
 8849 003e 4A4A     		ldr	r2, .L800+16
 8850 0040 1360     		str	r3, [r2]
 217:Src/main.c    ****     execTime0 = stop_cc - start_cc;
 8851              		.loc 20 217 25
 8852 0042 494B     		ldr	r3, .L800+16
 8853 0044 1A68     		ldr	r2, [r3]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 672


 8854 0046 474B     		ldr	r3, .L800+12
 8855 0048 1B68     		ldr	r3, [r3]
 8856 004a D31A     		subs	r3, r2, r3
 8857              		.loc 20 217 15
 8858 004c 474A     		ldr	r2, .L800+20
 8859 004e 1360     		str	r3, [r2]
 8860              	.L518:
 218:Src/main.c    ****   }
 219:Src/main.c    ****   /* heartbit */
 220:Src/main.c    ****   foc1.data.isrCntr0++;                                                 // ISR counter for toggle L
 8861              		.loc 20 220 12
 8862 0050 474B     		ldr	r3, .L800+24
 8863 0052 D3F8B430 		ldr	r3, [r3, #180]
 8864              		.loc 20 220 21
 8865 0056 0133     		adds	r3, r3, #1
 8866 0058 454A     		ldr	r2, .L800+24
 8867 005a C2F8B430 		str	r3, [r2, #180]
 221:Src/main.c    ****   foc1.data.isrCntr1++;                                                 // ISR counter for bldc sta
 8868              		.loc 20 221 12
 8869 005e 444B     		ldr	r3, .L800+24
 8870 0060 D3F8B830 		ldr	r3, [r3, #184]
 8871              		.loc 20 221 21
 8872 0064 0133     		adds	r3, r3, #1
 8873 0066 424A     		ldr	r2, .L800+24
 8874 0068 C2F8B830 		str	r3, [r2, #184]
 222:Src/main.c    ****   foc1.data.isrCntr2++;                                                 // ISR counter for param id
 8875              		.loc 20 222 12
 8876 006c 404B     		ldr	r3, .L800+24
 8877 006e D3F8BC30 		ldr	r3, [r3, #188]
 8878              		.loc 20 222 21
 8879 0072 0133     		adds	r3, r3, #1
 8880 0074 3E4A     		ldr	r2, .L800+24
 8881 0076 C2F8BC30 		str	r3, [r2, #188]
 223:Src/main.c    ****   if (foc1.data.isrCntr0 >= (uint32_t)(ledDelay * foc1.config.pwmFreq)) // Status LED control
 8882              		.loc 20 223 16
 8883 007a 3D4B     		ldr	r3, .L800+24
 8884 007c D3F8B430 		ldr	r3, [r3, #180]
 8885              		.loc 20 223 62
 8886 0080 3B4A     		ldr	r2, .L800+24
 8887 0082 92EDBC7A 		vldr.32	s14, [r2, #752]
 8888              		.loc 20 223 49
 8889 0086 3B4A     		ldr	r2, .L800+28
 8890 0088 D2ED007A 		vldr.32	s15, [r2]
 8891 008c 67EE277A 		vmul.f32	s15, s14, s15
 8892              		.loc 20 223 29
 8893 0090 FCEEE77A 		vcvt.u32.f32	s15, s15
 8894 0094 17EE902A 		vmov	r2, s15	@ int
 8895              		.loc 20 223 6
 8896 0098 9342     		cmp	r3, r2
 8897 009a 08D3     		bcc	.L519
 224:Src/main.c    ****   {
 225:Src/main.c    ****     LL_GPIO_TogglePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin);
 8898              		.loc 20 225 5
 8899 009c 4FF48041 		mov	r1, #16384
 8900 00a0 3548     		ldr	r0, .L800+32
 8901 00a2 FFF7FEFF 		bl	LL_GPIO_TogglePin
 226:Src/main.c    ****     foc1.data.isrCntr0 = 0;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 673


 8902              		.loc 20 226 24
 8903 00a6 324B     		ldr	r3, .L800+24
 8904 00a8 0022     		movs	r2, #0
 8905 00aa C3F8B420 		str	r2, [r3, #180]
 8906              	.L519:
 227:Src/main.c    ****   }
 228:Src/main.c    **** 
 229:Src/main.c    ****   /*******************************************************************
 230:Src/main.c    ****      * 6-step / FOC section
 231:Src/main.c    ****      ******************************************************************/
 232:Src/main.c    ****   start_cc = DWT->CYCCNT; /* read CPU cycles counter */
 8907              		.loc 20 232 17
 8908 00ae 2C4B     		ldr	r3, .L800+8
 8909 00b0 5B68     		ldr	r3, [r3, #4]
 8910              		.loc 20 232 12
 8911 00b2 2C4A     		ldr	r2, .L800+12
 8912 00b4 1360     		str	r3, [r2]
 233:Src/main.c    ****   if (foc1.config.mode == BLDC)
 8913              		.loc 20 233 18
 8914 00b6 2E4B     		ldr	r3, .L800+24
 8915 00b8 93F8E032 		ldrb	r3, [r3, #736]
 8916 00bc DBB2     		uxtb	r3, r3
 8917              		.loc 20 233 6
 8918 00be 002B     		cmp	r3, #0
 8919 00c0 41F06782 		bne	.L520
 234:Src/main.c    ****   {
 235:Src/main.c    ****     /* take data from ADC */
 236:Src/main.c    ****     adcData.ph_v = ADC1->JDR1;
 8920              		.loc 20 236 24
 8921 00c4 4FF0A043 		mov	r3, #1342177280
 8922 00c8 D3F88030 		ldr	r3, [r3, #128]
 8923 00cc 1A46     		mov	r2, r3
 8924              		.loc 20 236 18
 8925 00ce 2B4B     		ldr	r3, .L800+36
 8926 00d0 5A60     		str	r2, [r3, #4]
 237:Src/main.c    ****     adcData.ph_w = ADC1->JDR2;
 8927              		.loc 20 237 24
 8928 00d2 4FF0A043 		mov	r3, #1342177280
 8929 00d6 D3F88430 		ldr	r3, [r3, #132]
 8930 00da 1A46     		mov	r2, r3
 8931              		.loc 20 237 18
 8932 00dc 274B     		ldr	r3, .L800+36
 8933 00de 9A60     		str	r2, [r3, #8]
 238:Src/main.c    ****     adcData.ph_u = ADC1->JDR3;
 8934              		.loc 20 238 24
 8935 00e0 4FF0A043 		mov	r3, #1342177280
 8936 00e4 D3F88830 		ldr	r3, [r3, #136]
 8937 00e8 1A46     		mov	r2, r3
 8938              		.loc 20 238 18
 8939 00ea 244B     		ldr	r3, .L800+36
 8940 00ec 1A60     		str	r2, [r3]
 239:Src/main.c    ****     adcData.v_dc = ADC1->JDR4;
 8941              		.loc 20 239 24
 8942 00ee 4FF0A043 		mov	r3, #1342177280
 8943 00f2 D3F88C30 		ldr	r3, [r3, #140]
 8944 00f6 1A46     		mov	r2, r3
 8945              		.loc 20 239 18
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 674


 8946 00f8 204B     		ldr	r3, .L800+36
 8947 00fa 9A61     		str	r2, [r3, #24]
 240:Src/main.c    ****     adcData.v_u = ADC2->JDR3;
 8948              		.loc 20 240 23
 8949 00fc 164B     		ldr	r3, .L800
 8950 00fe D3F88830 		ldr	r3, [r3, #136]
 8951 0102 1A46     		mov	r2, r3
 8952              		.loc 20 240 17
 8953 0104 1D4B     		ldr	r3, .L800+36
 8954 0106 DA60     		str	r2, [r3, #12]
 241:Src/main.c    ****     adcData.v_v = ADC2->JDR1;
 8955              		.loc 20 241 23
 8956 0108 134B     		ldr	r3, .L800
 8957 010a D3F88030 		ldr	r3, [r3, #128]
 8958 010e 1A46     		mov	r2, r3
 8959              		.loc 20 241 17
 8960 0110 1A4B     		ldr	r3, .L800+36
 8961 0112 1A61     		str	r2, [r3, #16]
 242:Src/main.c    ****     adcData.v_w = ADC2->JDR2;
 8962              		.loc 20 242 23
 8963 0114 104B     		ldr	r3, .L800
 8964 0116 D3F88430 		ldr	r3, [r3, #132]
 8965 011a 1A46     		mov	r2, r3
 8966              		.loc 20 242 17
 8967 011c 174B     		ldr	r3, .L800+36
 8968 011e 5A61     		str	r2, [r3, #20]
 243:Src/main.c    ****     adcData.pcb_temp = ADC2->JDR4;
 8969              		.loc 20 243 28
 8970 0120 0D4B     		ldr	r3, .L800
 8971 0122 D3F88C30 		ldr	r3, [r3, #140]
 8972 0126 1A46     		mov	r2, r3
 8973              		.loc 20 243 22
 8974 0128 144B     		ldr	r3, .L800+36
 8975 012a DA61     		str	r2, [r3, #28]
 244:Src/main.c    **** 
 245:Src/main.c    ****     switch (foc1.driveStateBLDC)
 8976              		.loc 20 245 17
 8977 012c 104B     		ldr	r3, .L800+24
 8978 012e 5B78     		ldrb	r3, [r3, #1]
 8979 0130 DBB2     		uxtb	r3, r3
 8980              		.loc 20 245 5
 8981 0132 052B     		cmp	r3, #5
 8982 0134 04F2B987 		bhi	.L795
 8983 0138 01A2     		adr	r2, .L523
 8984 013a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 8985 013e 00BF     		.p2align 2
 8986              	.L523:
 8987 0140 81010000 		.word	.L528+1
 8988 0144 81030000 		.word	.L527+1
 8989 0148 09080000 		.word	.L526+1
 8990 014c E90B0000 		.word	.L525+1
 8991 0150 E1100000 		.word	.L524+1
 8992 0154 79150000 		.word	.L522+1
 8993              		.p2align 1
 8994              	.L801:
 8995              		.align	2
 8996              	.L800:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 675


 8997 0158 00010050 		.word	1342177536
 8998 015c 00000000 		.word	e
 8999 0160 001000E0 		.word	-536866816
 9000 0164 00000000 		.word	start_cc
 9001 0168 00000000 		.word	stop_cc
 9002 016c 00000000 		.word	execTime0
 9003 0170 00000000 		.word	foc1
 9004 0174 00000000 		.word	ledDelay
 9005 0178 00080048 		.word	1207961600
 9006 017c 00000000 		.word	adcData
 9007              	.L528:
 246:Src/main.c    ****     {
 247:Src/main.c    ****     case STOP_BLDC:
 248:Src/main.c    ****       // Set LED_STATUS to turn on for indicate STOP case
 249:Src/main.c    ****       ledDelay = 0.01f;
 9008              		.loc 20 249 16
 9009 0180 744B     		ldr	r3, .L802
 9010 0182 754A     		ldr	r2, .L802+4
 9011 0184 1A60     		str	r2, [r3]	@ float
 250:Src/main.c    ****       // Convert and scale ADC data
 251:Src/main.c    ****       foc1.cmtn.lpf_bemfA.in = (float)(adcData.v_u - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9012              		.loc 20 251 47
 9013 0186 754B     		ldr	r3, .L802+8
 9014 0188 DB68     		ldr	r3, [r3, #12]
 9015              		.loc 20 251 52
 9016 018a A3F2FF73 		subw	r3, r3, #2047
 9017              		.loc 20 251 32
 9018 018e 07EE903A 		vmov	s15, r3	@ int
 9019 0192 F8EEE77A 		vcvt.f32.s32	s15, s15
 9020              		.loc 20 251 60
 9021 0196 9FED727A 		vldr.32	s14, .L802+12
 9022 019a 27EE877A 		vmul.f32	s14, s15, s14
 9023              		.loc 20 251 86
 9024 019e 714B     		ldr	r3, .L802+16
 9025 01a0 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9026              		.loc 20 251 73
 9027 01a4 67EE277A 		vmul.f32	s15, s14, s15
 9028              		.loc 20 251 30
 9029 01a8 6E4B     		ldr	r3, .L802+16
 9030 01aa C3EDDD7A 		vstr.32	s15, [r3, #884]
 252:Src/main.c    ****       foc1.cmtn.lpf_bemfB.in = (float)(adcData.v_v - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9031              		.loc 20 252 47
 9032 01ae 6B4B     		ldr	r3, .L802+8
 9033 01b0 1B69     		ldr	r3, [r3, #16]
 9034              		.loc 20 252 52
 9035 01b2 A3F2FF73 		subw	r3, r3, #2047
 9036              		.loc 20 252 32
 9037 01b6 07EE903A 		vmov	s15, r3	@ int
 9038 01ba F8EEE77A 		vcvt.f32.s32	s15, s15
 9039              		.loc 20 252 60
 9040 01be 9FED687A 		vldr.32	s14, .L802+12
 9041 01c2 27EE877A 		vmul.f32	s14, s15, s14
 9042              		.loc 20 252 86
 9043 01c6 674B     		ldr	r3, .L802+16
 9044 01c8 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9045              		.loc 20 252 73
 9046 01cc 67EE277A 		vmul.f32	s15, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 676


 9047              		.loc 20 252 30
 9048 01d0 644B     		ldr	r3, .L802+16
 9049 01d2 C3EDE17A 		vstr.32	s15, [r3, #900]
 253:Src/main.c    ****       foc1.cmtn.lpf_bemfC.in = (float)(adcData.v_w - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9050              		.loc 20 253 47
 9051 01d6 614B     		ldr	r3, .L802+8
 9052 01d8 5B69     		ldr	r3, [r3, #20]
 9053              		.loc 20 253 52
 9054 01da A3F2FF73 		subw	r3, r3, #2047
 9055              		.loc 20 253 32
 9056 01de 07EE903A 		vmov	s15, r3	@ int
 9057 01e2 F8EEE77A 		vcvt.f32.s32	s15, s15
 9058              		.loc 20 253 60
 9059 01e6 9FED5E7A 		vldr.32	s14, .L802+12
 9060 01ea 27EE877A 		vmul.f32	s14, s15, s14
 9061              		.loc 20 253 86
 9062 01ee 5D4B     		ldr	r3, .L802+16
 9063 01f0 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9064              		.loc 20 253 73
 9065 01f4 67EE277A 		vmul.f32	s15, s14, s15
 9066              		.loc 20 253 30
 9067 01f8 5A4B     		ldr	r3, .L802+16
 9068 01fa C3EDE57A 		vstr.32	s15, [r3, #916]
 254:Src/main.c    ****       foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 9069              		.loc 20 254 43
 9070 01fe 574B     		ldr	r3, .L802+8
 9071 0200 9B69     		ldr	r3, [r3, #24]
 9072              		.loc 20 254 29
 9073 0202 07EE903A 		vmov	s15, r3	@ int
 9074 0206 F8EEE77A 		vcvt.f32.s32	s15, s15
 9075              		.loc 20 254 49
 9076 020a 9FED557A 		vldr.32	s14, .L802+12
 9077 020e 27EE877A 		vmul.f32	s14, s15, s14
 9078              		.loc 20 254 75
 9079 0212 544B     		ldr	r3, .L802+16
 9080 0214 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9081              		.loc 20 254 62
 9082 0218 67EE277A 		vmul.f32	s15, s14, s15
 9083              		.loc 20 254 27
 9084 021c 514B     		ldr	r3, .L802+16
 9085 021e C3EDA97A 		vstr.32	s15, [r3, #676]
 255:Src/main.c    ****       foc1.data.offsetCurrA = (float)adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent; /
 9086              		.loc 20 255 45
 9087 0222 4E4B     		ldr	r3, .L802+8
 9088 0224 1B68     		ldr	r3, [r3]
 9089              		.loc 20 255 31
 9090 0226 07EE903A 		vmov	s15, r3	@ int
 9091 022a F8EEE77A 		vcvt.f32.s32	s15, s15
 9092              		.loc 20 255 51
 9093 022e 9FED4C7A 		vldr.32	s14, .L802+12
 9094 0232 27EE877A 		vmul.f32	s14, s15, s14
 9095              		.loc 20 255 77
 9096 0236 4B4B     		ldr	r3, .L802+16
 9097 0238 D3EDBE7A 		vldr.32	s15, [r3, #760]
 9098              		.loc 20 255 64
 9099 023c 67EE277A 		vmul.f32	s15, s14, s15
 9100              		.loc 20 255 29
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 677


 9101 0240 484B     		ldr	r3, .L802+16
 9102 0242 C3ED317A 		vstr.32	s15, [r3, #196]
 256:Src/main.c    ****       foc1.data.offsetCurrB = (float)adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent; /
 9103              		.loc 20 256 45
 9104 0246 454B     		ldr	r3, .L802+8
 9105 0248 5B68     		ldr	r3, [r3, #4]
 9106              		.loc 20 256 31
 9107 024a 07EE903A 		vmov	s15, r3	@ int
 9108 024e F8EEE77A 		vcvt.f32.s32	s15, s15
 9109              		.loc 20 256 51
 9110 0252 9FED437A 		vldr.32	s14, .L802+12
 9111 0256 27EE877A 		vmul.f32	s14, s15, s14
 9112              		.loc 20 256 77
 9113 025a 424B     		ldr	r3, .L802+16
 9114 025c D3EDBE7A 		vldr.32	s15, [r3, #760]
 9115              		.loc 20 256 64
 9116 0260 67EE277A 		vmul.f32	s15, s14, s15
 9117              		.loc 20 256 29
 9118 0264 3F4B     		ldr	r3, .L802+16
 9119 0266 C3ED327A 		vstr.32	s15, [r3, #200]
 257:Src/main.c    ****       foc1.data.offsetCurrC = (float)adcData.ph_w * 0.0002442f * foc1.config.adcFullScaleCurrent; /
 9120              		.loc 20 257 45
 9121 026a 3C4B     		ldr	r3, .L802+8
 9122 026c 9B68     		ldr	r3, [r3, #8]
 9123              		.loc 20 257 31
 9124 026e 07EE903A 		vmov	s15, r3	@ int
 9125 0272 F8EEE77A 		vcvt.f32.s32	s15, s15
 9126              		.loc 20 257 51
 9127 0276 9FED3A7A 		vldr.32	s14, .L802+12
 9128 027a 27EE877A 		vmul.f32	s14, s15, s14
 9129              		.loc 20 257 77
 9130 027e 394B     		ldr	r3, .L802+16
 9131 0280 D3EDBE7A 		vldr.32	s15, [r3, #760]
 9132              		.loc 20 257 64
 9133 0284 67EE277A 		vmul.f32	s15, s14, s15
 9134              		.loc 20 257 29
 9135 0288 364B     		ldr	r3, .L802+16
 9136 028a C3ED337A 		vstr.32	s15, [r3, #204]
 258:Src/main.c    ****       // filtered BEMF
 259:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfA);
 9137              		.loc 20 259 7
 9138 028e 3648     		ldr	r0, .L802+20
 9139 0290 FFF7FEFF 		bl	LPF_calc
 260:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfB);
 9140              		.loc 20 260 7
 9141 0294 3548     		ldr	r0, .L802+24
 9142 0296 FFF7FEFF 		bl	LPF_calc
 261:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfC);
 9143              		.loc 20 261 7
 9144 029a 3548     		ldr	r0, .L802+28
 9145 029c FFF7FEFF 		bl	LPF_calc
 262:Src/main.c    ****       // clear flags and reset data
 263:Src/main.c    ****       foc1.data.bldc_commCntr = 0.f;
 9146              		.loc 20 263 31
 9147 02a0 304B     		ldr	r3, .L802+16
 9148 02a2 4FF00002 		mov	r2, #0
 9149 02a6 C3F8E020 		str	r2, [r3, #224]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 678


 264:Src/main.c    ****       foc1.flag.driveStateSwitched = 1;
 9150              		.loc 20 264 36
 9151 02aa 2E4B     		ldr	r3, .L802+16
 9152 02ac 0122     		movs	r2, #1
 9153 02ae DA70     		strb	r2, [r3, #3]
 265:Src/main.c    ****       foc1.pi_spd.Ref = 0.f;
 9154              		.loc 20 265 23
 9155 02b0 2C4B     		ldr	r3, .L802+16
 9156 02b2 4FF00002 		mov	r2, #0
 9157 02b6 C3F89821 		str	r2, [r3, #408]	@ float
 266:Src/main.c    ****       foc1.pi_spd.Ui = 0.f;
 9158              		.loc 20 266 22
 9159 02ba 2A4B     		ldr	r3, .L802+16
 9160 02bc 4FF00002 		mov	r2, #0
 9161 02c0 C3F8AC21 		str	r2, [r3, #428]	@ float
 267:Src/main.c    ****       foc1.pi_spd.OutPreSat = 0.f;
 9162              		.loc 20 267 29
 9163 02c4 274B     		ldr	r3, .L802+16
 9164 02c6 4FF00002 		mov	r2, #0
 9165 02ca C3F8B421 		str	r2, [r3, #436]	@ float
 268:Src/main.c    ****       foc1.data.bldc_duty = 0.f;
 9166              		.loc 20 268 27
 9167 02ce 254B     		ldr	r3, .L802+16
 9168 02d0 4FF00002 		mov	r2, #0
 9169 02d4 C3F8E820 		str	r2, [r3, #232]	@ float
 269:Src/main.c    ****       // Calc Angle
 270:Src/main.c    ****       foc1.data.angle = MF_PI - (M_PI3 + ((float)foc1.cmtn.cmtnState * M_PI3));
 9170              		.loc 20 270 59
 9171 02d8 224B     		ldr	r3, .L802+16
 9172 02da 93F86933 		ldrb	r3, [r3, #873]
 9173 02de DBB2     		uxtb	r3, r3
 9174              		.loc 20 270 43
 9175 02e0 07EE903A 		vmov	s15, r3	@ int
 9176 02e4 F8EE677A 		vcvt.f32.u32	s15, s15
 9177              		.loc 20 270 70
 9178 02e8 9FED227A 		vldr.32	s14, .L802+32
 9179 02ec 27EE877A 		vmul.f32	s14, s15, s14
 9180              		.loc 20 270 72
 9181 02f0 F0EE086A 		vmov.f32	s13, #3.0e+0
 9182 02f4 C7EE267A 		vdiv.f32	s15, s14, s13
 9183              		.loc 20 270 40
 9184 02f8 9FED1F7A 		vldr.32	s14, .L802+36
 9185 02fc 77EE877A 		vadd.f32	s15, s15, s14
 9186              		.loc 20 270 31
 9187 0300 9FED1C7A 		vldr.32	s14, .L802+32
 9188 0304 77EE677A 		vsub.f32	s15, s14, s15
 9189              		.loc 20 270 23
 9190 0308 164B     		ldr	r3, .L802+16
 9191 030a C3ED367A 		vstr.32	s15, [r3, #216]
 271:Src/main.c    ****       // calc PLL
 272:Src/main.c    ****       foc1.pll.AngleRaw = foc1.data.angle;
 9192              		.loc 20 272 36
 9193 030e 154B     		ldr	r3, .L802+16
 9194 0310 D3F8D830 		ldr	r3, [r3, #216]	@ float
 9195              		.loc 20 272 25
 9196 0314 134A     		ldr	r2, .L802+16
 9197 0316 C2F8A433 		str	r3, [r2, #932]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 679


 273:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 9198              		.loc 20 273 16
 9199 031a 124B     		ldr	r3, .L802+16
 9200 031c D3F81C34 		ldr	r3, [r3, #1052]
 9201              		.loc 20 273 7
 9202 0320 1648     		ldr	r0, .L802+40
 9203 0322 9847     		blx	r3
 9204              	.LVL5:
 274:Src/main.c    ****       bldcpwm_update((uint32_t)foc1.data.halfPwmPeriod, (uint32_t)(foc1.data.halfPwmPeriod), foc1.c
 9205              		.loc 20 274 41
 9206 0324 0F4B     		ldr	r3, .L802+16
 9207 0326 D3ED377A 		vldr.32	s15, [r3, #220]
 9208              		.loc 20 274 7
 9209 032a BCEEE77A 		vcvt.u32.f32	s14, s15
 9210              		.loc 20 274 77
 9211 032e 0D4B     		ldr	r3, .L802+16
 9212 0330 D3ED377A 		vldr.32	s15, [r3, #220]
 9213              		.loc 20 274 7
 9214 0334 FCEEE77A 		vcvt.u32.f32	s15, s15
 9215              		.loc 20 274 103
 9216 0338 0A4B     		ldr	r3, .L802+16
 9217 033a 93F86933 		ldrb	r3, [r3, #873]
 9218 033e DBB2     		uxtb	r3, r3
 9219              		.loc 20 274 7
 9220 0340 1A46     		mov	r2, r3
 9221 0342 17EE901A 		vmov	r1, s15	@ int
 9222 0346 17EE100A 		vmov	r0, s14	@ int
 9223 034a FFF7FEFF 		bl	bldcpwm_update
 275:Src/main.c    ****       /* code */
 276:Src/main.c    ****       break;
 9224              		.loc 20 276 7
 9225 034e 04F0B5BE 		b	.L608
 9226              	.L803:
 9227 0352 00BF     		.align	2
 9228              	.L802:
 9229 0354 00000000 		.word	ledDelay
 9230 0358 0AD7233C 		.word	1008981770
 9231 035c 00000000 		.word	adcData
 9232 0360 F8078039 		.word	964691960
 9233 0364 00000000 		.word	foc1
 9234 0368 74030000 		.word	foc1+884
 9235 036c 84030000 		.word	foc1+900
 9236 0370 94030000 		.word	foc1+916
 9237 0374 DB0F4940 		.word	1078530011
 9238 0378 920A863F 		.word	1065749138
 9239 037c A4030000 		.word	foc1+932
 9240              	.L527:
 277:Src/main.c    ****     case STARTUP_BLDC:
 278:Src/main.c    ****       // Reset couners, controllers data
 279:Src/main.c    ****       foc1.data.isrCntr1 = 0;
 9241              		.loc 20 279 26
 9242 0380 A44B     		ldr	r3, .L804
 9243 0382 0022     		movs	r2, #0
 9244 0384 C3F8B820 		str	r2, [r3, #184]
 280:Src/main.c    ****       foc1.flag.bldcStartup = 0;
 9245              		.loc 20 280 29
 9246 0388 A24B     		ldr	r3, .L804
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 680


 9247 038a 0022     		movs	r2, #0
 9248 038c 1A71     		strb	r2, [r3, #4]
 281:Src/main.c    ****       // Scale ADC data
 282:Src/main.c    ****       foc1.cmtn.lpf_bemfA.in = (float)(adcData.v_u - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9249              		.loc 20 282 47
 9250 038e A24B     		ldr	r3, .L804+4
 9251 0390 DB68     		ldr	r3, [r3, #12]
 9252              		.loc 20 282 52
 9253 0392 A3F2FF73 		subw	r3, r3, #2047
 9254              		.loc 20 282 32
 9255 0396 07EE903A 		vmov	s15, r3	@ int
 9256 039a F8EEE77A 		vcvt.f32.s32	s15, s15
 9257              		.loc 20 282 60
 9258 039e 9FED9F7A 		vldr.32	s14, .L804+8
 9259 03a2 27EE877A 		vmul.f32	s14, s15, s14
 9260              		.loc 20 282 86
 9261 03a6 9B4B     		ldr	r3, .L804
 9262 03a8 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9263              		.loc 20 282 73
 9264 03ac 67EE277A 		vmul.f32	s15, s14, s15
 9265              		.loc 20 282 30
 9266 03b0 984B     		ldr	r3, .L804
 9267 03b2 C3EDDD7A 		vstr.32	s15, [r3, #884]
 283:Src/main.c    ****       foc1.cmtn.lpf_bemfB.in = (float)(adcData.v_v - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9268              		.loc 20 283 47
 9269 03b6 984B     		ldr	r3, .L804+4
 9270 03b8 1B69     		ldr	r3, [r3, #16]
 9271              		.loc 20 283 52
 9272 03ba A3F2FF73 		subw	r3, r3, #2047
 9273              		.loc 20 283 32
 9274 03be 07EE903A 		vmov	s15, r3	@ int
 9275 03c2 F8EEE77A 		vcvt.f32.s32	s15, s15
 9276              		.loc 20 283 60
 9277 03c6 9FED957A 		vldr.32	s14, .L804+8
 9278 03ca 27EE877A 		vmul.f32	s14, s15, s14
 9279              		.loc 20 283 86
 9280 03ce 914B     		ldr	r3, .L804
 9281 03d0 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9282              		.loc 20 283 73
 9283 03d4 67EE277A 		vmul.f32	s15, s14, s15
 9284              		.loc 20 283 30
 9285 03d8 8E4B     		ldr	r3, .L804
 9286 03da C3EDE17A 		vstr.32	s15, [r3, #900]
 284:Src/main.c    ****       foc1.cmtn.lpf_bemfC.in = (float)(adcData.v_w - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9287              		.loc 20 284 47
 9288 03de 8E4B     		ldr	r3, .L804+4
 9289 03e0 5B69     		ldr	r3, [r3, #20]
 9290              		.loc 20 284 52
 9291 03e2 A3F2FF73 		subw	r3, r3, #2047
 9292              		.loc 20 284 32
 9293 03e6 07EE903A 		vmov	s15, r3	@ int
 9294 03ea F8EEE77A 		vcvt.f32.s32	s15, s15
 9295              		.loc 20 284 60
 9296 03ee 9FED8B7A 		vldr.32	s14, .L804+8
 9297 03f2 27EE877A 		vmul.f32	s14, s15, s14
 9298              		.loc 20 284 86
 9299 03f6 874B     		ldr	r3, .L804
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 681


 9300 03f8 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9301              		.loc 20 284 73
 9302 03fc 67EE277A 		vmul.f32	s15, s14, s15
 9303              		.loc 20 284 30
 9304 0400 844B     		ldr	r3, .L804
 9305 0402 C3EDE57A 		vstr.32	s15, [r3, #916]
 285:Src/main.c    ****       foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 9306              		.loc 20 285 43
 9307 0406 844B     		ldr	r3, .L804+4
 9308 0408 9B69     		ldr	r3, [r3, #24]
 9309              		.loc 20 285 29
 9310 040a 07EE903A 		vmov	s15, r3	@ int
 9311 040e F8EEE77A 		vcvt.f32.s32	s15, s15
 9312              		.loc 20 285 49
 9313 0412 9FED827A 		vldr.32	s14, .L804+8
 9314 0416 27EE877A 		vmul.f32	s14, s15, s14
 9315              		.loc 20 285 75
 9316 041a 7E4B     		ldr	r3, .L804
 9317 041c D3EDBF7A 		vldr.32	s15, [r3, #764]
 9318              		.loc 20 285 62
 9319 0420 67EE277A 		vmul.f32	s15, s14, s15
 9320              		.loc 20 285 27
 9321 0424 7B4B     		ldr	r3, .L804
 9322 0426 C3EDA97A 		vstr.32	s15, [r3, #676]
 286:Src/main.c    ****       foc1.data.iPhaseA = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 9323              		.loc 20 286 35
 9324 042a 7B4B     		ldr	r3, .L804+4
 9325 042c 1B68     		ldr	r3, [r3]
 9326              		.loc 20 286 41
 9327 042e 07EE903A 		vmov	s15, r3	@ int
 9328 0432 F8EEE77A 		vcvt.f32.s32	s15, s15
 9329 0436 9FED797A 		vldr.32	s14, .L804+8
 9330 043a 27EE877A 		vmul.f32	s14, s15, s14
 9331              		.loc 20 286 67
 9332 043e 754B     		ldr	r3, .L804
 9333 0440 D3EDBE7A 		vldr.32	s15, [r3, #760]
 9334              		.loc 20 286 54
 9335 0444 27EE277A 		vmul.f32	s14, s14, s15
 9336              		.loc 20 286 100
 9337 0448 724B     		ldr	r3, .L804
 9338 044a D3ED317A 		vldr.32	s15, [r3, #196]
 9339              		.loc 20 286 89
 9340 044e 77EE677A 		vsub.f32	s15, s14, s15
 9341              		.loc 20 286 25
 9342 0452 704B     		ldr	r3, .L804
 9343 0454 C3ED0B7A 		vstr.32	s15, [r3, #44]
 287:Src/main.c    ****       foc1.data.iPhaseB = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 9344              		.loc 20 287 35
 9345 0458 6F4B     		ldr	r3, .L804+4
 9346 045a 5B68     		ldr	r3, [r3, #4]
 9347              		.loc 20 287 41
 9348 045c 07EE903A 		vmov	s15, r3	@ int
 9349 0460 F8EEE77A 		vcvt.f32.s32	s15, s15
 9350 0464 9FED6D7A 		vldr.32	s14, .L804+8
 9351 0468 27EE877A 		vmul.f32	s14, s15, s14
 9352              		.loc 20 287 67
 9353 046c 694B     		ldr	r3, .L804
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 682


 9354 046e D3EDBE7A 		vldr.32	s15, [r3, #760]
 9355              		.loc 20 287 54
 9356 0472 27EE277A 		vmul.f32	s14, s14, s15
 9357              		.loc 20 287 100
 9358 0476 674B     		ldr	r3, .L804
 9359 0478 D3ED327A 		vldr.32	s15, [r3, #200]
 9360              		.loc 20 287 89
 9361 047c 77EE677A 		vsub.f32	s15, s14, s15
 9362              		.loc 20 287 25
 9363 0480 644B     		ldr	r3, .L804
 9364 0482 C3ED0C7A 		vstr.32	s15, [r3, #48]
 288:Src/main.c    ****       foc1.data.iPhaseC = (adcData.ph_w * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 9365              		.loc 20 288 35
 9366 0486 644B     		ldr	r3, .L804+4
 9367 0488 9B68     		ldr	r3, [r3, #8]
 9368              		.loc 20 288 41
 9369 048a 07EE903A 		vmov	s15, r3	@ int
 9370 048e F8EEE77A 		vcvt.f32.s32	s15, s15
 9371 0492 9FED627A 		vldr.32	s14, .L804+8
 9372 0496 27EE877A 		vmul.f32	s14, s15, s14
 9373              		.loc 20 288 67
 9374 049a 5E4B     		ldr	r3, .L804
 9375 049c D3EDBE7A 		vldr.32	s15, [r3, #760]
 9376              		.loc 20 288 54
 9377 04a0 27EE277A 		vmul.f32	s14, s14, s15
 9378              		.loc 20 288 100
 9379 04a4 5B4B     		ldr	r3, .L804
 9380 04a6 D3ED337A 		vldr.32	s15, [r3, #204]
 9381              		.loc 20 288 89
 9382 04aa 77EE677A 		vsub.f32	s15, s14, s15
 9383              		.loc 20 288 25
 9384 04ae 594B     		ldr	r3, .L804
 9385 04b0 C3ED0D7A 		vstr.32	s15, [r3, #52]
 289:Src/main.c    ****       foc1.data.iAvg = sqrtf((SQ(foc1.data.iPhaseA) + SQ(foc1.data.iPhaseB) + SQ(foc1.data.iPhaseC)
 9386              		.loc 20 289 31
 9387 04b4 574B     		ldr	r3, .L804
 9388 04b6 93ED0B7A 		vldr.32	s14, [r3, #44]
 9389 04ba 564B     		ldr	r3, .L804
 9390 04bc D3ED0B7A 		vldr.32	s15, [r3, #44]
 9391 04c0 27EE277A 		vmul.f32	s14, s14, s15
 9392              		.loc 20 289 55
 9393 04c4 534B     		ldr	r3, .L804
 9394 04c6 D3ED0C6A 		vldr.32	s13, [r3, #48]
 9395 04ca 524B     		ldr	r3, .L804
 9396 04cc D3ED0C7A 		vldr.32	s15, [r3, #48]
 9397 04d0 66EEA77A 		vmul.f32	s15, s13, s15
 9398              		.loc 20 289 53
 9399 04d4 37EE277A 		vadd.f32	s14, s14, s15
 9400              		.loc 20 289 79
 9401 04d8 4E4B     		ldr	r3, .L804
 9402 04da D3ED0D6A 		vldr.32	s13, [r3, #52]
 9403 04de 4D4B     		ldr	r3, .L804
 9404 04e0 D3ED0D7A 		vldr.32	s15, [r3, #52]
 9405 04e4 66EEA77A 		vmul.f32	s15, s13, s15
 9406              		.loc 20 289 24
 9407 04e8 77EE277A 		vadd.f32	s15, s14, s15
 9408 04ec B0EE670A 		vmov.f32	s0, s15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 683


 9409 04f0 FFF7FEFF 		bl	sqrtf
 9410 04f4 B0EE407A 		vmov.f32	s14, s0
 9411              		.loc 20 289 103
 9412 04f8 DFED497A 		vldr.32	s15, .L804+12
 9413 04fc 67EE277A 		vmul.f32	s15, s14, s15
 9414              		.loc 20 289 22
 9415 0500 444B     		ldr	r3, .L804
 9416 0502 C3ED0E7A 		vstr.32	s15, [r3, #56]
 290:Src/main.c    ****       // filtered total current
 291:Src/main.c    ****       foc1.lpf_Iavg.in = foc1.data.iAvg;
 9417              		.loc 20 291 35
 9418 0506 434B     		ldr	r3, .L804
 9419 0508 9B6B     		ldr	r3, [r3, #56]	@ float
 9420              		.loc 20 291 24
 9421 050a 424A     		ldr	r2, .L804
 9422 050c C2F8C033 		str	r3, [r2, #960]	@ float
 292:Src/main.c    ****       LPF_calc(&foc1.lpf_Iavg);
 9423              		.loc 20 292 7
 9424 0510 4448     		ldr	r0, .L804+16
 9425 0512 FFF7FEFF 		bl	LPF_calc
 293:Src/main.c    ****       foc1.data.iAvgFiltered = foc1.lpf_Iavg.out;
 9426              		.loc 20 293 45
 9427 0516 3F4B     		ldr	r3, .L804
 9428 0518 D3F8C833 		ldr	r3, [r3, #968]	@ float
 9429              		.loc 20 293 30
 9430 051c 3D4A     		ldr	r2, .L804
 9431 051e D363     		str	r3, [r2, #60]	@ float
 294:Src/main.c    ****       // filtered BEMF
 295:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfA);
 9432              		.loc 20 295 7
 9433 0520 4148     		ldr	r0, .L804+20
 9434 0522 FFF7FEFF 		bl	LPF_calc
 296:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfB);
 9435              		.loc 20 296 7
 9436 0526 4148     		ldr	r0, .L804+24
 9437 0528 FFF7FEFF 		bl	LPF_calc
 297:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfC);
 9438              		.loc 20 297 7
 9439 052c 4048     		ldr	r0, .L804+28
 9440 052e FFF7FEFF 		bl	LPF_calc
 298:Src/main.c    ****       // check ZCD and new commutation step
 299:Src/main.c    ****       foc1.cmtn.As = foc1.cmtn.lpf_bemfA.out;
 9441              		.loc 20 299 41
 9442 0532 384B     		ldr	r3, .L804
 9443 0534 D3F87C33 		ldr	r3, [r3, #892]	@ float
 9444              		.loc 20 299 20
 9445 0538 364A     		ldr	r2, .L804
 9446 053a C2F85033 		str	r3, [r2, #848]	@ float
 300:Src/main.c    ****       foc1.cmtn.Bs = foc1.cmtn.lpf_bemfB.out;
 9447              		.loc 20 300 41
 9448 053e 354B     		ldr	r3, .L804
 9449 0540 D3F88C33 		ldr	r3, [r3, #908]	@ float
 9450              		.loc 20 300 20
 9451 0544 334A     		ldr	r2, .L804
 9452 0546 C2F85433 		str	r3, [r2, #852]	@ float
 301:Src/main.c    ****       foc1.cmtn.Cs = foc1.cmtn.lpf_bemfC.out;
 9453              		.loc 20 301 41
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 684


 9454 054a 324B     		ldr	r3, .L804
 9455 054c D3F89C33 		ldr	r3, [r3, #924]	@ float
 9456              		.loc 20 301 20
 9457 0550 304A     		ldr	r2, .L804
 9458 0552 C2F85833 		str	r3, [r2, #856]	@ float
 302:Src/main.c    ****       foc1.calc.cmtn(&foc1.cmtn);
 9459              		.loc 20 302 16
 9460 0556 2F4B     		ldr	r3, .L804
 9461 0558 D3F81434 		ldr	r3, [r3, #1044]
 9462              		.loc 20 302 7
 9463 055c 3548     		ldr	r0, .L804+32
 9464 055e 9847     		blx	r3
 9465              	.LVL6:
 303:Src/main.c    ****       // Calc Angle
 304:Src/main.c    ****       foc1.data.angle = MF_PI - (M_PI3 + ((float)foc1.cmtn.cmtnState * M_PI3)); // angular size of 
 9466              		.loc 20 304 59
 9467 0560 2C4B     		ldr	r3, .L804
 9468 0562 93F86933 		ldrb	r3, [r3, #873]
 9469 0566 DBB2     		uxtb	r3, r3
 9470              		.loc 20 304 43
 9471 0568 07EE903A 		vmov	s15, r3	@ int
 9472 056c F8EE677A 		vcvt.f32.u32	s15, s15
 9473              		.loc 20 304 70
 9474 0570 9FED317A 		vldr.32	s14, .L804+36
 9475 0574 27EE877A 		vmul.f32	s14, s15, s14
 9476              		.loc 20 304 72
 9477 0578 F0EE086A 		vmov.f32	s13, #3.0e+0
 9478 057c C7EE267A 		vdiv.f32	s15, s14, s13
 9479              		.loc 20 304 40
 9480 0580 9FED2E7A 		vldr.32	s14, .L804+40
 9481 0584 77EE877A 		vadd.f32	s15, s15, s14
 9482              		.loc 20 304 31
 9483 0588 9FED2B7A 		vldr.32	s14, .L804+36
 9484 058c 77EE677A 		vsub.f32	s15, s14, s15
 9485              		.loc 20 304 23
 9486 0590 204B     		ldr	r3, .L804
 9487 0592 C3ED367A 		vstr.32	s15, [r3, #216]
 305:Src/main.c    ****       // calc PLL
 306:Src/main.c    ****       foc1.pll.AngleRaw = foc1.data.angle;
 9488              		.loc 20 306 36
 9489 0596 1F4B     		ldr	r3, .L804
 9490 0598 D3F8D830 		ldr	r3, [r3, #216]	@ float
 9491              		.loc 20 306 25
 9492 059c 1D4A     		ldr	r2, .L804
 9493 059e C2F8A433 		str	r3, [r2, #932]	@ float
 307:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 9494              		.loc 20 307 16
 9495 05a2 1C4B     		ldr	r3, .L804
 9496 05a4 D3F81C34 		ldr	r3, [r3, #1052]
 9497              		.loc 20 307 7
 9498 05a8 2548     		ldr	r0, .L804+44
 9499 05aa 9847     		blx	r3
 9500              	.LVL7:
 308:Src/main.c    ****       // Indicate motor state
 309:Src/main.c    ****       if (foc1.data.iAvgFiltered > 0.2f || foc1.pll.SpeedPll < 10.f) // indicate non-zero current
 9501              		.loc 20 309 20
 9502 05ac 194B     		ldr	r3, .L804
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 685


 9503 05ae D3ED0F7A 		vldr.32	s15, [r3, #60]
 9504              		.loc 20 309 10
 9505 05b2 9FED247A 		vldr.32	s14, .L804+48
 9506 05b6 F4EEC77A 		vcmpe.f32	s15, s14
 9507 05ba F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9508 05be 09DC     		bgt	.L530
 9509              		.loc 20 309 52 discriminator 1
 9510 05c0 144B     		ldr	r3, .L804
 9511 05c2 D3EDEC7A 		vldr.32	s15, [r3, #944]
 9512              		.loc 20 309 41 discriminator 1
 9513 05c6 B2EE047A 		vmov.f32	s14, #1.0e+1
 9514 05ca F4EEC77A 		vcmpe.f32	s15, s14
 9515 05ce F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9516 05d2 03D5     		bpl	.L531
 9517              	.L530:
 310:Src/main.c    ****         ledDelay = 0.5f;
 9518              		.loc 20 310 18
 9519 05d4 1C4B     		ldr	r3, .L804+52
 9520 05d6 4FF07C52 		mov	r2, #1056964608
 9521 05da 1A60     		str	r2, [r3]	@ float
 9522              	.L531:
 311:Src/main.c    ****       if (foc1.pll.SpeedPll > 10.f) // indicate non-zero speed
 9523              		.loc 20 311 19
 9524 05dc 0D4B     		ldr	r3, .L804
 9525 05de D3EDEC7A 		vldr.32	s15, [r3, #944]
 9526              		.loc 20 311 10
 9527 05e2 B2EE047A 		vmov.f32	s14, #1.0e+1
 9528 05e6 F4EEC77A 		vcmpe.f32	s15, s14
 9529 05ea F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9530 05ee 03DD     		ble	.L780
 312:Src/main.c    ****         ledDelay = 0.2f;
 9531              		.loc 20 312 18
 9532 05f0 154B     		ldr	r3, .L804+52
 9533 05f2 164A     		ldr	r2, .L804+56
 9534 05f4 1A60     		str	r2, [r3]	@ float
 9535 05f6 03E0     		b	.L535
 9536              	.L780:
 313:Src/main.c    ****       else
 314:Src/main.c    ****         ledDelay = 1.f;
 9537              		.loc 20 314 18
 9538 05f8 134B     		ldr	r3, .L804+52
 9539 05fa 4FF07E52 		mov	r2, #1065353216
 9540 05fe 1A60     		str	r2, [r3]	@ float
 9541              	.L535:
 315:Src/main.c    ****       // calc duty
 316:Src/main.c    ****       /* set startup duty if we has start conditions */
 317:Src/main.c    ****       foc1.data.bldc_duty = (foc1.flag.driveStateSwitched == 1) ? foc1.data.bldc_dutyStart : foc1.d
 9542              		.loc 20 317 39
 9543 0600 044B     		ldr	r3, .L804
 9544 0602 DB78     		ldrb	r3, [r3, #3]
 9545 0604 DBB2     		uxtb	r3, r3
 9546              		.loc 20 317 92
 9547 0606 012B     		cmp	r3, #1
 9548 0608 22D1     		bne	.L536
 9549              		.loc 20 317 92 is_stmt 0 discriminator 1
 9550 060a 024B     		ldr	r3, .L804
 9551 060c D3F8F030 		ldr	r3, [r3, #240]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 686


 9552 0610 21E0     		b	.L537
 9553              	.L805:
 9554 0612 00BF     		.align	2
 9555              	.L804:
 9556 0614 00000000 		.word	foc1
 9557 0618 00000000 		.word	adcData
 9558 061c F8078039 		.word	964691960
 9559 0620 9FAA2A3F 		.word	1059760799
 9560 0624 C0030000 		.word	foc1+960
 9561 0628 74030000 		.word	foc1+884
 9562 062c 84030000 		.word	foc1+900
 9563 0630 94030000 		.word	foc1+916
 9564 0634 44030000 		.word	foc1+836
 9565 0638 DB0F4940 		.word	1078530011
 9566 063c 920A863F 		.word	1065749138
 9567 0640 A4030000 		.word	foc1+932
 9568 0644 CDCC4C3E 		.word	1045220557
 9569 0648 00000000 		.word	ledDelay
 9570 064c CDCC4C3E 		.word	1045220557
 9571              	.L536:
 9572              		.loc 20 317 92 discriminator 2
 9573 0650 6A4B     		ldr	r3, .L806
 9574 0652 D3F8E830 		ldr	r3, [r3, #232]	@ float
 9575              	.L537:
 9576              		.loc 20 317 27 is_stmt 1 discriminator 4
 9577 0656 694A     		ldr	r2, .L806
 9578 0658 C2F8E830 		str	r3, [r2, #232]	@ float
 318:Src/main.c    ****       if (foc1.data.bldc_duty < (foc1.data.bldc_dutyRef - foc1.config.tS)) // add some hysteresys
 9579              		.loc 20 318 20 discriminator 4
 9580 065c 674B     		ldr	r3, .L806
 9581 065e 93ED3A7A 		vldr.32	s14, [r3, #232]
 9582              		.loc 20 318 43 discriminator 4
 9583 0662 664B     		ldr	r3, .L806
 9584 0664 D3ED3B6A 		vldr.32	s13, [r3, #236]
 9585              		.loc 20 318 70 discriminator 4
 9586 0668 644B     		ldr	r3, .L806
 9587 066a D3EDBD7A 		vldr.32	s15, [r3, #756]
 9588              		.loc 20 318 57 discriminator 4
 9589 066e 76EEE77A 		vsub.f32	s15, s13, s15
 9590              		.loc 20 318 10 discriminator 4
 9591 0672 B4EEE77A 		vcmpe.f32	s14, s15
 9592 0676 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9593 067a 0ED5     		bpl	.L538
 319:Src/main.c    ****       {
 320:Src/main.c    ****         foc1.data.bldc_duty += foc1.config.tS * 0.25f; // ramp rate: 0.25/s
 9594              		.loc 20 320 43
 9595 067c 5F4B     		ldr	r3, .L806
 9596 067e D3EDBD7A 		vldr.32	s15, [r3, #756]
 9597              		.loc 20 320 47
 9598 0682 B5EE007A 		vmov.f32	s14, #2.5e-1
 9599 0686 27EE877A 		vmul.f32	s14, s15, s14
 9600              		.loc 20 320 29
 9601 068a 5C4B     		ldr	r3, .L806
 9602 068c D3ED3A7A 		vldr.32	s15, [r3, #232]
 9603 0690 77EE277A 		vadd.f32	s15, s14, s15
 9604 0694 594B     		ldr	r3, .L806
 9605 0696 C3ED3A7A 		vstr.32	s15, [r3, #232]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 687


 9606              	.L538:
 321:Src/main.c    ****       }
 322:Src/main.c    ****       if (foc1.data.bldc_duty > (foc1.data.bldc_dutyRef + foc1.config.tS))
 9607              		.loc 20 322 20
 9608 069a 584B     		ldr	r3, .L806
 9609 069c 93ED3A7A 		vldr.32	s14, [r3, #232]
 9610              		.loc 20 322 43
 9611 06a0 564B     		ldr	r3, .L806
 9612 06a2 D3ED3B6A 		vldr.32	s13, [r3, #236]
 9613              		.loc 20 322 70
 9614 06a6 554B     		ldr	r3, .L806
 9615 06a8 D3EDBD7A 		vldr.32	s15, [r3, #756]
 9616              		.loc 20 322 57
 9617 06ac 76EEA77A 		vadd.f32	s15, s13, s15
 9618              		.loc 20 322 10
 9619 06b0 B4EEE77A 		vcmpe.f32	s14, s15
 9620 06b4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 9621 06b8 0EDD     		ble	.L540
 323:Src/main.c    ****       {
 324:Src/main.c    ****         foc1.data.bldc_duty -= foc1.config.tS * 0.25f; // ramp rate: 0.25/s
 9622              		.loc 20 324 43
 9623 06ba 504B     		ldr	r3, .L806
 9624 06bc D3EDBD7A 		vldr.32	s15, [r3, #756]
 9625              		.loc 20 324 47
 9626 06c0 B5EE007A 		vmov.f32	s14, #2.5e-1
 9627 06c4 67EE877A 		vmul.f32	s15, s15, s14
 9628              		.loc 20 324 29
 9629 06c8 4C4B     		ldr	r3, .L806
 9630 06ca 93ED3A7A 		vldr.32	s14, [r3, #232]
 9631 06ce 77EE677A 		vsub.f32	s15, s14, s15
 9632 06d2 4A4B     		ldr	r3, .L806
 9633 06d4 C3ED3A7A 		vstr.32	s15, [r3, #232]
 9634              	.L540:
 325:Src/main.c    ****       }
 326:Src/main.c    ****       // startup: 100 ms in duty cycle control mode and switch to speed control
 327:Src/main.c    ****       if (foc1.data.isrCntr1 > (uint32_t)(foc1.config.pwmFreq * 0.1f)) // 100 ms
 9635              		.loc 20 327 20
 9636 06d8 484B     		ldr	r3, .L806
 9637 06da D3F8B830 		ldr	r3, [r3, #184]
 9638              		.loc 20 327 54
 9639 06de 474A     		ldr	r2, .L806
 9640 06e0 D2EDBC7A 		vldr.32	s15, [r2, #752]
 9641              		.loc 20 327 63
 9642 06e4 9FED467A 		vldr.32	s14, .L806+4
 9643 06e8 67EE877A 		vmul.f32	s15, s15, s14
 9644              		.loc 20 327 32
 9645 06ec FCEEE77A 		vcvt.u32.f32	s15, s15
 9646 06f0 17EE902A 		vmov	r2, s15	@ int
 9647              		.loc 20 327 10
 9648 06f4 9342     		cmp	r3, r2
 9649 06f6 06D9     		bls	.L542
 328:Src/main.c    ****       {
 329:Src/main.c    ****         foc1.data.isrCntr1 = 0;
 9650              		.loc 20 329 28
 9651 06f8 404B     		ldr	r3, .L806
 9652 06fa 0022     		movs	r2, #0
 9653 06fc C3F8B820 		str	r2, [r3, #184]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 688


 330:Src/main.c    ****         foc1.driveStateBLDC = RUN_SPD_BLDC;
 9654              		.loc 20 330 29
 9655 0700 3E4B     		ldr	r3, .L806
 9656 0702 0422     		movs	r2, #4
 9657 0704 5A70     		strb	r2, [r3, #1]
 9658              	.L542:
 331:Src/main.c    ****       }
 332:Src/main.c    ****       // New commutation
 333:Src/main.c    ****       /* if first enter, make 1 commutation blindly */
 334:Src/main.c    ****       if (foc1.cmtn.Trigger > 0 || foc1.flag.driveStateSwitched == 1)
 9659              		.loc 20 334 20
 9660 0706 3D4B     		ldr	r3, .L806
 9661 0708 93F84433 		ldrb	r3, [r3, #836]
 9662 070c DBB2     		uxtb	r3, r3
 9663              		.loc 20 334 10
 9664 070e 002B     		cmp	r3, #0
 9665 0710 04D1     		bne	.L543
 9666              		.loc 20 334 45 discriminator 1
 9667 0712 3A4B     		ldr	r3, .L806
 9668 0714 DB78     		ldrb	r3, [r3, #3]
 9669 0716 DBB2     		uxtb	r3, r3
 9670              		.loc 20 334 33 discriminator 1
 9671 0718 012B     		cmp	r3, #1
 9672 071a 2BD1     		bne	.L544
 9673              	.L543:
 335:Src/main.c    ****       {
 336:Src/main.c    ****         foc1.flag.driveStateSwitched = 0;
 9674              		.loc 20 336 38
 9675 071c 374B     		ldr	r3, .L806
 9676 071e 0022     		movs	r2, #0
 9677 0720 DA70     		strb	r2, [r3, #3]
 337:Src/main.c    **** 
 338:Src/main.c    ****         if (foc1.cmtn.dir == 1)
 9678              		.loc 20 338 22
 9679 0722 364B     		ldr	r3, .L806
 9680 0724 93F86833 		ldrb	r3, [r3, #872]
 9681 0728 DBB2     		uxtb	r3, r3
 9682              		.loc 20 338 12
 9683 072a 012B     		cmp	r3, #1
 9684 072c 11D1     		bne	.L545
 339:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState >= 5) ? 0 : foc1.cmtn.cmtnState + 1;
 9685              		.loc 20 339 43
 9686 072e 334B     		ldr	r3, .L806
 9687 0730 93F86933 		ldrb	r3, [r3, #873]
 9688 0734 DBB2     		uxtb	r3, r3
 9689              		.loc 20 339 31
 9690 0736 042B     		cmp	r3, #4
 9691 0738 06D8     		bhi	.L546
 9692              		.loc 20 339 75 discriminator 1
 9693 073a 304B     		ldr	r3, .L806
 9694 073c 93F86933 		ldrb	r3, [r3, #873]
 9695 0740 DBB2     		uxtb	r3, r3
 9696              		.loc 20 339 31 discriminator 1
 9697 0742 0133     		adds	r3, r3, #1
 9698 0744 DBB2     		uxtb	r3, r3
 9699 0746 00E0     		b	.L547
 9700              	.L546:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 689


 9701              		.loc 20 339 31 is_stmt 0 discriminator 2
 9702 0748 0023     		movs	r3, #0
 9703              	.L547:
 9704              		.loc 20 339 31 discriminator 4
 9705 074a 2C4A     		ldr	r2, .L806
 9706 074c 82F86933 		strb	r3, [r2, #873]
 9707 0750 10E0     		b	.L544
 9708              	.L545:
 340:Src/main.c    ****         else
 341:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState <= 0) ? 5 : foc1.cmtn.cmtnState - 1;
 9709              		.loc 20 341 43 is_stmt 1
 9710 0752 2A4B     		ldr	r3, .L806
 9711 0754 93F86933 		ldrb	r3, [r3, #873]
 9712 0758 DBB2     		uxtb	r3, r3
 9713              		.loc 20 341 31
 9714 075a 002B     		cmp	r3, #0
 9715 075c 06D0     		beq	.L548
 9716              		.loc 20 341 75 discriminator 1
 9717 075e 274B     		ldr	r3, .L806
 9718 0760 93F86933 		ldrb	r3, [r3, #873]
 9719 0764 DBB2     		uxtb	r3, r3
 9720              		.loc 20 341 31 discriminator 1
 9721 0766 013B     		subs	r3, r3, #1
 9722 0768 DBB2     		uxtb	r3, r3
 9723 076a 00E0     		b	.L549
 9724              	.L548:
 9725              		.loc 20 341 31 is_stmt 0 discriminator 2
 9726 076c 0523     		movs	r3, #5
 9727              	.L549:
 9728              		.loc 20 341 31 discriminator 4
 9729 076e 234A     		ldr	r2, .L806
 9730 0770 82F86933 		strb	r3, [r2, #873]
 9731              	.L544:
 342:Src/main.c    ****       }
 343:Src/main.c    ****       // Update PWM values
 344:Src/main.c    ****       bldcpwm_update((uint32_t)foc1.data.halfPwmPeriod, (uint32_t)(foc1.data.halfPwmPeriod * foc1.d
 9732              		.loc 20 344 41 is_stmt 1
 9733 0774 214B     		ldr	r3, .L806
 9734 0776 D3ED377A 		vldr.32	s15, [r3, #220]
 9735              		.loc 20 344 7
 9736 077a FCEEE76A 		vcvt.u32.f32	s13, s15
 9737              		.loc 20 344 77
 9738 077e 1F4B     		ldr	r3, .L806
 9739 0780 93ED377A 		vldr.32	s14, [r3, #220]
 9740              		.loc 20 344 103
 9741 0784 1D4B     		ldr	r3, .L806
 9742 0786 D3ED3A7A 		vldr.32	s15, [r3, #232]
 9743              		.loc 20 344 92
 9744 078a 67EE277A 		vmul.f32	s15, s14, s15
 9745              		.loc 20 344 7
 9746 078e FCEEE77A 		vcvt.u32.f32	s15, s15
 9747              		.loc 20 344 125
 9748 0792 1A4B     		ldr	r3, .L806
 9749 0794 93F86933 		ldrb	r3, [r3, #873]
 9750 0798 DBB2     		uxtb	r3, r3
 9751              		.loc 20 344 7
 9752 079a 1A46     		mov	r2, r3
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 690


 9753 079c 17EE901A 		vmov	r1, s15	@ int
 9754 07a0 16EE900A 		vmov	r0, s13	@ int
 9755 07a4 FFF7FEFF 		bl	bldcpwm_update
 345:Src/main.c    **** 
 346:Src/main.c    ****       // call datalogger
 347:Src/main.c    ****       dataLog.in1 = foc1.cmtn.As;
 9756              		.loc 20 347 30
 9757 07a8 144B     		ldr	r3, .L806
 9758 07aa D3F85023 		ldr	r2, [r3, #848]	@ float
 9759              		.loc 20 347 19
 9760 07ae 154B     		ldr	r3, .L806+8
 9761 07b0 03F58153 		add	r3, r3, #4128
 9762 07b4 1A60     		str	r2, [r3]	@ float
 348:Src/main.c    ****       dataLog.in2 = foc1.cmtn.Trigger;
 9763              		.loc 20 348 30
 9764 07b6 114B     		ldr	r3, .L806
 9765 07b8 93F84433 		ldrb	r3, [r3, #836]
 9766 07bc DBB2     		uxtb	r3, r3
 9767              		.loc 20 348 19
 9768 07be 07EE903A 		vmov	s15, r3	@ int
 9769 07c2 F8EE677A 		vcvt.f32.u32	s15, s15
 9770 07c6 0F4B     		ldr	r3, .L806+8
 9771 07c8 03F58153 		add	r3, r3, #4128
 9772 07cc 0433     		adds	r3, r3, #4
 9773 07ce C3ED007A 		vstr.32	s15, [r3]
 349:Src/main.c    ****       dataLog.in3 = foc1.cmtn.Neutral;
 9774              		.loc 20 349 30
 9775 07d2 0A4B     		ldr	r3, .L806
 9776 07d4 D3F87023 		ldr	r2, [r3, #880]	@ float
 9777              		.loc 20 349 19
 9778 07d8 0A4B     		ldr	r3, .L806+8
 9779 07da 03F58153 		add	r3, r3, #4128
 9780 07de 0833     		adds	r3, r3, #8
 9781 07e0 1A60     		str	r2, [r3]	@ float
 350:Src/main.c    ****       dataLog.in4 = foc1.cmtn.fluxBuff;
 9782              		.loc 20 350 30
 9783 07e2 064B     		ldr	r3, .L806
 9784 07e4 D3F84823 		ldr	r2, [r3, #840]	@ float
 9785              		.loc 20 350 19
 9786 07e8 064B     		ldr	r3, .L806+8
 9787 07ea 03F58153 		add	r3, r3, #4128
 9788 07ee 0C33     		adds	r3, r3, #12
 9789 07f0 1A60     		str	r2, [r3]	@ float
 351:Src/main.c    ****       datalogCalc(&dataLog);
 9790              		.loc 20 351 7
 9791 07f2 0448     		ldr	r0, .L806+8
 9792 07f4 FFF7FEFF 		bl	datalogCalc
 352:Src/main.c    ****       break;
 9793              		.loc 20 352 7
 9794 07f8 04F060BC 		b	.L608
 9795              	.L807:
 9796              		.align	2
 9797              	.L806:
 9798 07fc 00000000 		.word	foc1
 9799 0800 CDCCCC3D 		.word	1036831949
 9800 0804 00000000 		.word	dataLog
 9801              	.L526:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 691


 353:Src/main.c    ****     case RUN_OPENLOOP_BLDC:
 354:Src/main.c    ****       foc1.cmtn.lpf_bemfA.in = (float)(adcData.v_u - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9802              		.loc 20 354 47
 9803 0808 C34B     		ldr	r3, .L808
 9804 080a DB68     		ldr	r3, [r3, #12]
 9805              		.loc 20 354 52
 9806 080c A3F2FF73 		subw	r3, r3, #2047
 9807              		.loc 20 354 32
 9808 0810 07EE903A 		vmov	s15, r3	@ int
 9809 0814 F8EEE77A 		vcvt.f32.s32	s15, s15
 9810              		.loc 20 354 60
 9811 0818 9FEDC07A 		vldr.32	s14, .L808+4
 9812 081c 27EE877A 		vmul.f32	s14, s15, s14
 9813              		.loc 20 354 86
 9814 0820 BF4B     		ldr	r3, .L808+8
 9815 0822 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9816              		.loc 20 354 73
 9817 0826 67EE277A 		vmul.f32	s15, s14, s15
 9818              		.loc 20 354 30
 9819 082a BD4B     		ldr	r3, .L808+8
 9820 082c C3EDDD7A 		vstr.32	s15, [r3, #884]
 355:Src/main.c    ****       foc1.cmtn.lpf_bemfB.in = (float)(adcData.v_v - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9821              		.loc 20 355 47
 9822 0830 B94B     		ldr	r3, .L808
 9823 0832 1B69     		ldr	r3, [r3, #16]
 9824              		.loc 20 355 52
 9825 0834 A3F2FF73 		subw	r3, r3, #2047
 9826              		.loc 20 355 32
 9827 0838 07EE903A 		vmov	s15, r3	@ int
 9828 083c F8EEE77A 		vcvt.f32.s32	s15, s15
 9829              		.loc 20 355 60
 9830 0840 9FEDB67A 		vldr.32	s14, .L808+4
 9831 0844 27EE877A 		vmul.f32	s14, s15, s14
 9832              		.loc 20 355 86
 9833 0848 B54B     		ldr	r3, .L808+8
 9834 084a D3EDBF7A 		vldr.32	s15, [r3, #764]
 9835              		.loc 20 355 73
 9836 084e 67EE277A 		vmul.f32	s15, s14, s15
 9837              		.loc 20 355 30
 9838 0852 B34B     		ldr	r3, .L808+8
 9839 0854 C3EDE17A 		vstr.32	s15, [r3, #900]
 356:Src/main.c    ****       foc1.cmtn.lpf_bemfC.in = (float)(adcData.v_w - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9840              		.loc 20 356 47
 9841 0858 AF4B     		ldr	r3, .L808
 9842 085a 5B69     		ldr	r3, [r3, #20]
 9843              		.loc 20 356 52
 9844 085c A3F2FF73 		subw	r3, r3, #2047
 9845              		.loc 20 356 32
 9846 0860 07EE903A 		vmov	s15, r3	@ int
 9847 0864 F8EEE77A 		vcvt.f32.s32	s15, s15
 9848              		.loc 20 356 60
 9849 0868 9FEDAC7A 		vldr.32	s14, .L808+4
 9850 086c 27EE877A 		vmul.f32	s14, s15, s14
 9851              		.loc 20 356 86
 9852 0870 AB4B     		ldr	r3, .L808+8
 9853 0872 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9854              		.loc 20 356 73
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 692


 9855 0876 67EE277A 		vmul.f32	s15, s14, s15
 9856              		.loc 20 356 30
 9857 087a A94B     		ldr	r3, .L808+8
 9858 087c C3EDE57A 		vstr.32	s15, [r3, #916]
 357:Src/main.c    ****       foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 9859              		.loc 20 357 43
 9860 0880 A54B     		ldr	r3, .L808
 9861 0882 9B69     		ldr	r3, [r3, #24]
 9862              		.loc 20 357 29
 9863 0884 07EE903A 		vmov	s15, r3	@ int
 9864 0888 F8EEE77A 		vcvt.f32.s32	s15, s15
 9865              		.loc 20 357 49
 9866 088c 9FEDA37A 		vldr.32	s14, .L808+4
 9867 0890 27EE877A 		vmul.f32	s14, s15, s14
 9868              		.loc 20 357 75
 9869 0894 A24B     		ldr	r3, .L808+8
 9870 0896 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9871              		.loc 20 357 62
 9872 089a 67EE277A 		vmul.f32	s15, s14, s15
 9873              		.loc 20 357 27
 9874 089e A04B     		ldr	r3, .L808+8
 9875 08a0 C3EDA97A 		vstr.32	s15, [r3, #676]
 358:Src/main.c    ****       foc1.data.iPhaseA = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 9876              		.loc 20 358 35
 9877 08a4 9C4B     		ldr	r3, .L808
 9878 08a6 1B68     		ldr	r3, [r3]
 9879              		.loc 20 358 41
 9880 08a8 07EE903A 		vmov	s15, r3	@ int
 9881 08ac F8EEE77A 		vcvt.f32.s32	s15, s15
 9882 08b0 9FED9A7A 		vldr.32	s14, .L808+4
 9883 08b4 27EE877A 		vmul.f32	s14, s15, s14
 9884              		.loc 20 358 67
 9885 08b8 994B     		ldr	r3, .L808+8
 9886 08ba D3EDBE7A 		vldr.32	s15, [r3, #760]
 9887              		.loc 20 358 54
 9888 08be 27EE277A 		vmul.f32	s14, s14, s15
 9889              		.loc 20 358 100
 9890 08c2 974B     		ldr	r3, .L808+8
 9891 08c4 D3ED317A 		vldr.32	s15, [r3, #196]
 9892              		.loc 20 358 89
 9893 08c8 77EE677A 		vsub.f32	s15, s14, s15
 9894              		.loc 20 358 25
 9895 08cc 944B     		ldr	r3, .L808+8
 9896 08ce C3ED0B7A 		vstr.32	s15, [r3, #44]
 359:Src/main.c    ****       foc1.data.iPhaseB = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 9897              		.loc 20 359 35
 9898 08d2 914B     		ldr	r3, .L808
 9899 08d4 5B68     		ldr	r3, [r3, #4]
 9900              		.loc 20 359 41
 9901 08d6 07EE903A 		vmov	s15, r3	@ int
 9902 08da F8EEE77A 		vcvt.f32.s32	s15, s15
 9903 08de 9FED8F7A 		vldr.32	s14, .L808+4
 9904 08e2 27EE877A 		vmul.f32	s14, s15, s14
 9905              		.loc 20 359 67
 9906 08e6 8E4B     		ldr	r3, .L808+8
 9907 08e8 D3EDBE7A 		vldr.32	s15, [r3, #760]
 9908              		.loc 20 359 54
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 693


 9909 08ec 27EE277A 		vmul.f32	s14, s14, s15
 9910              		.loc 20 359 100
 9911 08f0 8B4B     		ldr	r3, .L808+8
 9912 08f2 D3ED327A 		vldr.32	s15, [r3, #200]
 9913              		.loc 20 359 89
 9914 08f6 77EE677A 		vsub.f32	s15, s14, s15
 9915              		.loc 20 359 25
 9916 08fa 894B     		ldr	r3, .L808+8
 9917 08fc C3ED0C7A 		vstr.32	s15, [r3, #48]
 360:Src/main.c    ****       foc1.data.iPhaseC = (adcData.ph_w * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 9918              		.loc 20 360 35
 9919 0900 854B     		ldr	r3, .L808
 9920 0902 9B68     		ldr	r3, [r3, #8]
 9921              		.loc 20 360 41
 9922 0904 07EE903A 		vmov	s15, r3	@ int
 9923 0908 F8EEE77A 		vcvt.f32.s32	s15, s15
 9924 090c 9FED837A 		vldr.32	s14, .L808+4
 9925 0910 27EE877A 		vmul.f32	s14, s15, s14
 9926              		.loc 20 360 67
 9927 0914 824B     		ldr	r3, .L808+8
 9928 0916 D3EDBE7A 		vldr.32	s15, [r3, #760]
 9929              		.loc 20 360 54
 9930 091a 27EE277A 		vmul.f32	s14, s14, s15
 9931              		.loc 20 360 100
 9932 091e 804B     		ldr	r3, .L808+8
 9933 0920 D3ED337A 		vldr.32	s15, [r3, #204]
 9934              		.loc 20 360 89
 9935 0924 77EE677A 		vsub.f32	s15, s14, s15
 9936              		.loc 20 360 25
 9937 0928 7D4B     		ldr	r3, .L808+8
 9938 092a C3ED0D7A 		vstr.32	s15, [r3, #52]
 361:Src/main.c    ****       foc1.data.iAvg = sqrtf((SQ(foc1.data.iPhaseA) + SQ(foc1.data.iPhaseB) + SQ(foc1.data.iPhaseC)
 9939              		.loc 20 361 31
 9940 092e 7C4B     		ldr	r3, .L808+8
 9941 0930 93ED0B7A 		vldr.32	s14, [r3, #44]
 9942 0934 7A4B     		ldr	r3, .L808+8
 9943 0936 D3ED0B7A 		vldr.32	s15, [r3, #44]
 9944 093a 27EE277A 		vmul.f32	s14, s14, s15
 9945              		.loc 20 361 55
 9946 093e 784B     		ldr	r3, .L808+8
 9947 0940 D3ED0C6A 		vldr.32	s13, [r3, #48]
 9948 0944 764B     		ldr	r3, .L808+8
 9949 0946 D3ED0C7A 		vldr.32	s15, [r3, #48]
 9950 094a 66EEA77A 		vmul.f32	s15, s13, s15
 9951              		.loc 20 361 53
 9952 094e 37EE277A 		vadd.f32	s14, s14, s15
 9953              		.loc 20 361 79
 9954 0952 734B     		ldr	r3, .L808+8
 9955 0954 D3ED0D6A 		vldr.32	s13, [r3, #52]
 9956 0958 714B     		ldr	r3, .L808+8
 9957 095a D3ED0D7A 		vldr.32	s15, [r3, #52]
 9958 095e 66EEA77A 		vmul.f32	s15, s13, s15
 9959              		.loc 20 361 24
 9960 0962 77EE277A 		vadd.f32	s15, s14, s15
 9961 0966 B0EE670A 		vmov.f32	s0, s15
 9962 096a FFF7FEFF 		bl	sqrtf
 9963 096e B0EE407A 		vmov.f32	s14, s0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 694


 9964              		.loc 20 361 103
 9965 0972 DFED6C7A 		vldr.32	s15, .L808+12
 9966 0976 67EE277A 		vmul.f32	s15, s14, s15
 9967              		.loc 20 361 22
 9968 097a 694B     		ldr	r3, .L808+8
 9969 097c C3ED0E7A 		vstr.32	s15, [r3, #56]
 362:Src/main.c    ****       // filtered total current
 363:Src/main.c    ****       foc1.lpf_Iavg.in = foc1.data.iAvg;
 9970              		.loc 20 363 35
 9971 0980 674B     		ldr	r3, .L808+8
 9972 0982 9B6B     		ldr	r3, [r3, #56]	@ float
 9973              		.loc 20 363 24
 9974 0984 664A     		ldr	r2, .L808+8
 9975 0986 C2F8C033 		str	r3, [r2, #960]	@ float
 364:Src/main.c    ****       LPF_calc(&foc1.lpf_Iavg);
 9976              		.loc 20 364 7
 9977 098a 6748     		ldr	r0, .L808+16
 9978 098c FFF7FEFF 		bl	LPF_calc
 365:Src/main.c    ****       foc1.data.iAvgFiltered = foc1.lpf_Iavg.out;
 9979              		.loc 20 365 45
 9980 0990 634B     		ldr	r3, .L808+8
 9981 0992 D3F8C833 		ldr	r3, [r3, #968]	@ float
 9982              		.loc 20 365 30
 9983 0996 624A     		ldr	r2, .L808+8
 9984 0998 D363     		str	r3, [r2, #60]	@ float
 366:Src/main.c    ****       // filtered BEMF
 367:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfA);
 9985              		.loc 20 367 7
 9986 099a 6448     		ldr	r0, .L808+20
 9987 099c FFF7FEFF 		bl	LPF_calc
 368:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfB);
 9988              		.loc 20 368 7
 9989 09a0 6348     		ldr	r0, .L808+24
 9990 09a2 FFF7FEFF 		bl	LPF_calc
 369:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfC);
 9991              		.loc 20 369 7
 9992 09a6 6348     		ldr	r0, .L808+28
 9993 09a8 FFF7FEFF 		bl	LPF_calc
 370:Src/main.c    ****       // check ZCD and new commutation step
 371:Src/main.c    ****       foc1.cmtn.As = foc1.cmtn.lpf_bemfA.out;
 9994              		.loc 20 371 41
 9995 09ac 5C4B     		ldr	r3, .L808+8
 9996 09ae D3F87C33 		ldr	r3, [r3, #892]	@ float
 9997              		.loc 20 371 20
 9998 09b2 5B4A     		ldr	r2, .L808+8
 9999 09b4 C2F85033 		str	r3, [r2, #848]	@ float
 372:Src/main.c    ****       foc1.cmtn.Bs = foc1.cmtn.lpf_bemfB.out;
 10000              		.loc 20 372 41
 10001 09b8 594B     		ldr	r3, .L808+8
 10002 09ba D3F88C33 		ldr	r3, [r3, #908]	@ float
 10003              		.loc 20 372 20
 10004 09be 584A     		ldr	r2, .L808+8
 10005 09c0 C2F85433 		str	r3, [r2, #852]	@ float
 373:Src/main.c    ****       foc1.cmtn.Cs = foc1.cmtn.lpf_bemfC.out;
 10006              		.loc 20 373 41
 10007 09c4 564B     		ldr	r3, .L808+8
 10008 09c6 D3F89C33 		ldr	r3, [r3, #924]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 695


 10009              		.loc 20 373 20
 10010 09ca 554A     		ldr	r2, .L808+8
 10011 09cc C2F85833 		str	r3, [r2, #856]	@ float
 374:Src/main.c    ****       foc1.calc.cmtn(&foc1.cmtn);
 10012              		.loc 20 374 16
 10013 09d0 534B     		ldr	r3, .L808+8
 10014 09d2 D3F81434 		ldr	r3, [r3, #1044]
 10015              		.loc 20 374 7
 10016 09d6 5848     		ldr	r0, .L808+32
 10017 09d8 9847     		blx	r3
 10018              	.LVL8:
 375:Src/main.c    ****       // Calc Angle
 376:Src/main.c    ****       foc1.data.angle = MF_PI - (M_PI3 + ((float)foc1.cmtn.cmtnState * M_PI3));
 10019              		.loc 20 376 59
 10020 09da 514B     		ldr	r3, .L808+8
 10021 09dc 93F86933 		ldrb	r3, [r3, #873]
 10022 09e0 DBB2     		uxtb	r3, r3
 10023              		.loc 20 376 43
 10024 09e2 07EE903A 		vmov	s15, r3	@ int
 10025 09e6 F8EE677A 		vcvt.f32.u32	s15, s15
 10026              		.loc 20 376 70
 10027 09ea 9FED547A 		vldr.32	s14, .L808+36
 10028 09ee 27EE877A 		vmul.f32	s14, s15, s14
 10029              		.loc 20 376 72
 10030 09f2 F0EE086A 		vmov.f32	s13, #3.0e+0
 10031 09f6 C7EE267A 		vdiv.f32	s15, s14, s13
 10032              		.loc 20 376 40
 10033 09fa 9FED517A 		vldr.32	s14, .L808+40
 10034 09fe 77EE877A 		vadd.f32	s15, s15, s14
 10035              		.loc 20 376 31
 10036 0a02 9FED4E7A 		vldr.32	s14, .L808+36
 10037 0a06 77EE677A 		vsub.f32	s15, s14, s15
 10038              		.loc 20 376 23
 10039 0a0a 454B     		ldr	r3, .L808+8
 10040 0a0c C3ED367A 		vstr.32	s15, [r3, #216]
 377:Src/main.c    ****       // calc PLL
 378:Src/main.c    ****       foc1.pll.AngleRaw = foc1.data.angle;
 10041              		.loc 20 378 36
 10042 0a10 434B     		ldr	r3, .L808+8
 10043 0a12 D3F8D830 		ldr	r3, [r3, #216]	@ float
 10044              		.loc 20 378 25
 10045 0a16 424A     		ldr	r2, .L808+8
 10046 0a18 C2F8A433 		str	r3, [r2, #932]	@ float
 379:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 10047              		.loc 20 379 16
 10048 0a1c 404B     		ldr	r3, .L808+8
 10049 0a1e D3F81C34 		ldr	r3, [r3, #1052]
 10050              		.loc 20 379 7
 10051 0a22 4848     		ldr	r0, .L808+44
 10052 0a24 9847     		blx	r3
 10053              	.LVL9:
 380:Src/main.c    ****       // Indicate motor state
 381:Src/main.c    ****       if (foc1.data.iAvgFiltered > 0.2f || foc1.pll.SpeedPll < 10.f) // indicate non-zero current
 10054              		.loc 20 381 20
 10055 0a26 3E4B     		ldr	r3, .L808+8
 10056 0a28 D3ED0F7A 		vldr.32	s15, [r3, #60]
 10057              		.loc 20 381 10
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 696


 10058 0a2c 9FED467A 		vldr.32	s14, .L808+48
 10059 0a30 F4EEC77A 		vcmpe.f32	s15, s14
 10060 0a34 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10061 0a38 09DC     		bgt	.L550
 10062              		.loc 20 381 52 discriminator 1
 10063 0a3a 394B     		ldr	r3, .L808+8
 10064 0a3c D3EDEC7A 		vldr.32	s15, [r3, #944]
 10065              		.loc 20 381 41 discriminator 1
 10066 0a40 B2EE047A 		vmov.f32	s14, #1.0e+1
 10067 0a44 F4EEC77A 		vcmpe.f32	s15, s14
 10068 0a48 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10069 0a4c 03D5     		bpl	.L551
 10070              	.L550:
 382:Src/main.c    ****         ledDelay = 0.5f;
 10071              		.loc 20 382 18
 10072 0a4e 3F4B     		ldr	r3, .L808+52
 10073 0a50 4FF07C52 		mov	r2, #1056964608
 10074 0a54 1A60     		str	r2, [r3]	@ float
 10075              	.L551:
 383:Src/main.c    ****       if (foc1.pll.SpeedPll > 10.f) // indicate non-zero speed
 10076              		.loc 20 383 19
 10077 0a56 324B     		ldr	r3, .L808+8
 10078 0a58 D3EDEC7A 		vldr.32	s15, [r3, #944]
 10079              		.loc 20 383 10
 10080 0a5c B2EE047A 		vmov.f32	s14, #1.0e+1
 10081 0a60 F4EEC77A 		vcmpe.f32	s15, s14
 10082 0a64 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10083 0a68 03DD     		ble	.L781
 384:Src/main.c    ****         ledDelay = 0.2f;
 10084              		.loc 20 384 18
 10085 0a6a 384B     		ldr	r3, .L808+52
 10086 0a6c 384A     		ldr	r2, .L808+56
 10087 0a6e 1A60     		str	r2, [r3]	@ float
 10088 0a70 03E0     		b	.L555
 10089              	.L781:
 385:Src/main.c    ****       else
 386:Src/main.c    ****         ledDelay = 1.f;
 10090              		.loc 20 386 18
 10091 0a72 364B     		ldr	r3, .L808+52
 10092 0a74 4FF07E52 		mov	r2, #1065353216
 10093 0a78 1A60     		str	r2, [r3]	@ float
 10094              	.L555:
 387:Src/main.c    ****       /* decrease delay betwen commutation steps to commCntrRef value */
 388:Src/main.c    ****       if (foc1.data.bldc_commCntr >= foc1.data.bldc_commCntrRef)
 10095              		.loc 20 388 20
 10096 0a7a 294B     		ldr	r3, .L808+8
 10097 0a7c 93ED387A 		vldr.32	s14, [r3, #224]
 10098              		.loc 20 388 47
 10099 0a80 274B     		ldr	r3, .L808+8
 10100 0a82 D3ED397A 		vldr.32	s15, [r3, #228]
 10101              		.loc 20 388 10
 10102 0a86 B4EEE77A 		vcmpe.f32	s14, s15
 10103 0a8a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10104 0a8e 0EDB     		blt	.L556
 389:Src/main.c    ****       {
 390:Src/main.c    ****         foc1.data.bldc_commCntr -= (foc1.config.tS * 500.f);
 10105              		.loc 20 390 48
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 697


 10106 0a90 234B     		ldr	r3, .L808+8
 10107 0a92 D3EDBD7A 		vldr.32	s15, [r3, #756]
 10108              		.loc 20 390 52
 10109 0a96 9FED2F7A 		vldr.32	s14, .L808+60
 10110 0a9a 67EE877A 		vmul.f32	s15, s15, s14
 10111              		.loc 20 390 33
 10112 0a9e 204B     		ldr	r3, .L808+8
 10113 0aa0 93ED387A 		vldr.32	s14, [r3, #224]
 10114 0aa4 77EE677A 		vsub.f32	s15, s14, s15
 10115 0aa8 1D4B     		ldr	r3, .L808+8
 10116 0aaa C3ED387A 		vstr.32	s15, [r3, #224]
 10117              	.L556:
 391:Src/main.c    ****       }
 392:Src/main.c    **** 
 393:Src/main.c    ****       if (foc1.data.isrCntr1 >= (uint32_t)foc1.data.bldc_commCntr)
 10118              		.loc 20 393 20
 10119 0aae 1C4B     		ldr	r3, .L808+8
 10120 0ab0 D3F8B830 		ldr	r3, [r3, #184]
 10121              		.loc 20 393 52
 10122 0ab4 1A4A     		ldr	r2, .L808+8
 10123 0ab6 D2ED387A 		vldr.32	s15, [r2, #224]
 10124              		.loc 20 393 33
 10125 0aba FCEEE77A 		vcvt.u32.f32	s15, s15
 10126 0abe 17EE902A 		vmov	r2, s15	@ int
 10127              		.loc 20 393 10
 10128 0ac2 9342     		cmp	r3, r2
 10129 0ac4 4CD3     		bcc	.L558
 394:Src/main.c    ****       {
 395:Src/main.c    ****         foc1.data.isrCntr1 = 0;
 10130              		.loc 20 395 28
 10131 0ac6 164B     		ldr	r3, .L808+8
 10132 0ac8 0022     		movs	r2, #0
 10133 0aca C3F8B820 		str	r2, [r3, #184]
 396:Src/main.c    **** 
 397:Src/main.c    ****         if (foc1.cmtn.dir == 1)
 10134              		.loc 20 397 22
 10135 0ace 144B     		ldr	r3, .L808+8
 10136 0ad0 93F86833 		ldrb	r3, [r3, #872]
 10137 0ad4 DBB2     		uxtb	r3, r3
 10138              		.loc 20 397 12
 10139 0ad6 012B     		cmp	r3, #1
 10140 0ad8 11D1     		bne	.L559
 398:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState >= 5) ? 0 : foc1.cmtn.cmtnState + 1;
 10141              		.loc 20 398 43
 10142 0ada 114B     		ldr	r3, .L808+8
 10143 0adc 93F86933 		ldrb	r3, [r3, #873]
 10144 0ae0 DBB2     		uxtb	r3, r3
 10145              		.loc 20 398 31
 10146 0ae2 042B     		cmp	r3, #4
 10147 0ae4 06D8     		bhi	.L560
 10148              		.loc 20 398 75 discriminator 1
 10149 0ae6 0E4B     		ldr	r3, .L808+8
 10150 0ae8 93F86933 		ldrb	r3, [r3, #873]
 10151 0aec DBB2     		uxtb	r3, r3
 10152              		.loc 20 398 31 discriminator 1
 10153 0aee 0133     		adds	r3, r3, #1
 10154 0af0 DBB2     		uxtb	r3, r3
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 698


 10155 0af2 00E0     		b	.L561
 10156              	.L560:
 10157              		.loc 20 398 31 is_stmt 0 discriminator 2
 10158 0af4 0023     		movs	r3, #0
 10159              	.L561:
 10160              		.loc 20 398 31 discriminator 4
 10161 0af6 0A4A     		ldr	r2, .L808+8
 10162 0af8 82F86933 		strb	r3, [r2, #873]
 10163 0afc 30E0     		b	.L558
 10164              	.L559:
 399:Src/main.c    ****         else
 400:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState <= 0) ? 5 : foc1.cmtn.cmtnState - 1;
 10165              		.loc 20 400 43 is_stmt 1
 10166 0afe 084B     		ldr	r3, .L808+8
 10167 0b00 93F86933 		ldrb	r3, [r3, #873]
 10168 0b04 DBB2     		uxtb	r3, r3
 10169              		.loc 20 400 31
 10170 0b06 002B     		cmp	r3, #0
 10171 0b08 26D0     		beq	.L562
 10172              		.loc 20 400 75 discriminator 1
 10173 0b0a 054B     		ldr	r3, .L808+8
 10174 0b0c 93F86933 		ldrb	r3, [r3, #873]
 10175 0b10 DBB2     		uxtb	r3, r3
 10176              		.loc 20 400 31 discriminator 1
 10177 0b12 013B     		subs	r3, r3, #1
 10178 0b14 DBB2     		uxtb	r3, r3
 10179 0b16 20E0     		b	.L563
 10180              	.L809:
 10181              		.align	2
 10182              	.L808:
 10183 0b18 00000000 		.word	adcData
 10184 0b1c F8078039 		.word	964691960
 10185 0b20 00000000 		.word	foc1
 10186 0b24 9FAA2A3F 		.word	1059760799
 10187 0b28 C0030000 		.word	foc1+960
 10188 0b2c 74030000 		.word	foc1+884
 10189 0b30 84030000 		.word	foc1+900
 10190 0b34 94030000 		.word	foc1+916
 10191 0b38 44030000 		.word	foc1+836
 10192 0b3c DB0F4940 		.word	1078530011
 10193 0b40 920A863F 		.word	1065749138
 10194 0b44 A4030000 		.word	foc1+932
 10195 0b48 CDCC4C3E 		.word	1045220557
 10196 0b4c 00000000 		.word	ledDelay
 10197 0b50 CDCC4C3E 		.word	1045220557
 10198 0b54 0000FA43 		.word	1140457472
 10199              	.L562:
 10200              		.loc 20 400 31 is_stmt 0 discriminator 2
 10201 0b58 0523     		movs	r3, #5
 10202              	.L563:
 10203              		.loc 20 400 31 discriminator 4
 10204 0b5a C44A     		ldr	r2, .L810
 10205 0b5c 82F86933 		strb	r3, [r2, #873]
 10206              	.L558:
 401:Src/main.c    ****       }
 402:Src/main.c    ****       // Update PWM values
 403:Src/main.c    ****       bldcpwm_update((uint32_t)foc1.data.halfPwmPeriod, (uint32_t)(foc1.data.halfPwmPeriod * foc1.d
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 699


 10207              		.loc 20 403 41 is_stmt 1
 10208 0b60 C24B     		ldr	r3, .L810
 10209 0b62 D3ED377A 		vldr.32	s15, [r3, #220]
 10210              		.loc 20 403 7
 10211 0b66 FCEEE76A 		vcvt.u32.f32	s13, s15
 10212              		.loc 20 403 77
 10213 0b6a C04B     		ldr	r3, .L810
 10214 0b6c 93ED377A 		vldr.32	s14, [r3, #220]
 10215              		.loc 20 403 103
 10216 0b70 BE4B     		ldr	r3, .L810
 10217 0b72 D3ED3A7A 		vldr.32	s15, [r3, #232]
 10218              		.loc 20 403 92
 10219 0b76 67EE277A 		vmul.f32	s15, s14, s15
 10220              		.loc 20 403 7
 10221 0b7a FCEEE77A 		vcvt.u32.f32	s15, s15
 10222              		.loc 20 403 125
 10223 0b7e BB4B     		ldr	r3, .L810
 10224 0b80 93F86933 		ldrb	r3, [r3, #873]
 10225 0b84 DBB2     		uxtb	r3, r3
 10226              		.loc 20 403 7
 10227 0b86 1A46     		mov	r2, r3
 10228 0b88 17EE901A 		vmov	r1, s15	@ int
 10229 0b8c 16EE900A 		vmov	r0, s13	@ int
 10230 0b90 FFF7FEFF 		bl	bldcpwm_update
 404:Src/main.c    ****       // call datalogger
 405:Src/main.c    ****       dataLog.in1 = foc1.cmtn.As;
 10231              		.loc 20 405 30
 10232 0b94 B54B     		ldr	r3, .L810
 10233 0b96 D3F85023 		ldr	r2, [r3, #848]	@ float
 10234              		.loc 20 405 19
 10235 0b9a B54B     		ldr	r3, .L810+4
 10236 0b9c 03F58153 		add	r3, r3, #4128
 10237 0ba0 1A60     		str	r2, [r3]	@ float
 406:Src/main.c    ****       dataLog.in2 = foc1.cmtn.Trigger;
 10238              		.loc 20 406 30
 10239 0ba2 B24B     		ldr	r3, .L810
 10240 0ba4 93F84433 		ldrb	r3, [r3, #836]
 10241 0ba8 DBB2     		uxtb	r3, r3
 10242              		.loc 20 406 19
 10243 0baa 07EE903A 		vmov	s15, r3	@ int
 10244 0bae F8EE677A 		vcvt.f32.u32	s15, s15
 10245 0bb2 AF4B     		ldr	r3, .L810+4
 10246 0bb4 03F58153 		add	r3, r3, #4128
 10247 0bb8 0433     		adds	r3, r3, #4
 10248 0bba C3ED007A 		vstr.32	s15, [r3]
 407:Src/main.c    ****       dataLog.in3 = foc1.cmtn.Neutral;
 10249              		.loc 20 407 30
 10250 0bbe AB4B     		ldr	r3, .L810
 10251 0bc0 D3F87023 		ldr	r2, [r3, #880]	@ float
 10252              		.loc 20 407 19
 10253 0bc4 AA4B     		ldr	r3, .L810+4
 10254 0bc6 03F58153 		add	r3, r3, #4128
 10255 0bca 0833     		adds	r3, r3, #8
 10256 0bcc 1A60     		str	r2, [r3]	@ float
 408:Src/main.c    ****       dataLog.in4 = foc1.cmtn.fluxBuff;
 10257              		.loc 20 408 30
 10258 0bce A74B     		ldr	r3, .L810
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 700


 10259 0bd0 D3F84823 		ldr	r2, [r3, #840]	@ float
 10260              		.loc 20 408 19
 10261 0bd4 A64B     		ldr	r3, .L810+4
 10262 0bd6 03F58153 		add	r3, r3, #4128
 10263 0bda 0C33     		adds	r3, r3, #12
 10264 0bdc 1A60     		str	r2, [r3]	@ float
 409:Src/main.c    ****       datalogCalc(&dataLog);
 10265              		.loc 20 409 7
 10266 0bde A448     		ldr	r0, .L810+4
 10267 0be0 FFF7FEFF 		bl	datalogCalc
 410:Src/main.c    ****       break;
 10268              		.loc 20 410 7
 10269 0be4 04F06ABA 		b	.L608
 10270              	.L525:
 411:Src/main.c    ****     case RUN_CLOSEDLOOP_BLDC:
 412:Src/main.c    ****       foc1.cmtn.lpf_bemfA.in = (float)(adcData.v_u - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 10271              		.loc 20 412 47
 10272 0be8 A24B     		ldr	r3, .L810+8
 10273 0bea DB68     		ldr	r3, [r3, #12]
 10274              		.loc 20 412 52
 10275 0bec A3F2FF73 		subw	r3, r3, #2047
 10276              		.loc 20 412 32
 10277 0bf0 07EE903A 		vmov	s15, r3	@ int
 10278 0bf4 F8EEE77A 		vcvt.f32.s32	s15, s15
 10279              		.loc 20 412 60
 10280 0bf8 9FED9F7A 		vldr.32	s14, .L810+12
 10281 0bfc 27EE877A 		vmul.f32	s14, s15, s14
 10282              		.loc 20 412 86
 10283 0c00 9A4B     		ldr	r3, .L810
 10284 0c02 D3EDBF7A 		vldr.32	s15, [r3, #764]
 10285              		.loc 20 412 73
 10286 0c06 67EE277A 		vmul.f32	s15, s14, s15
 10287              		.loc 20 412 30
 10288 0c0a 984B     		ldr	r3, .L810
 10289 0c0c C3EDDD7A 		vstr.32	s15, [r3, #884]
 413:Src/main.c    ****       foc1.cmtn.lpf_bemfB.in = (float)(adcData.v_v - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 10290              		.loc 20 413 47
 10291 0c10 984B     		ldr	r3, .L810+8
 10292 0c12 1B69     		ldr	r3, [r3, #16]
 10293              		.loc 20 413 52
 10294 0c14 A3F2FF73 		subw	r3, r3, #2047
 10295              		.loc 20 413 32
 10296 0c18 07EE903A 		vmov	s15, r3	@ int
 10297 0c1c F8EEE77A 		vcvt.f32.s32	s15, s15
 10298              		.loc 20 413 60
 10299 0c20 9FED957A 		vldr.32	s14, .L810+12
 10300 0c24 27EE877A 		vmul.f32	s14, s15, s14
 10301              		.loc 20 413 86
 10302 0c28 904B     		ldr	r3, .L810
 10303 0c2a D3EDBF7A 		vldr.32	s15, [r3, #764]
 10304              		.loc 20 413 73
 10305 0c2e 67EE277A 		vmul.f32	s15, s14, s15
 10306              		.loc 20 413 30
 10307 0c32 8E4B     		ldr	r3, .L810
 10308 0c34 C3EDE17A 		vstr.32	s15, [r3, #900]
 414:Src/main.c    ****       foc1.cmtn.lpf_bemfC.in = (float)(adcData.v_w - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 10309              		.loc 20 414 47
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 701


 10310 0c38 8E4B     		ldr	r3, .L810+8
 10311 0c3a 5B69     		ldr	r3, [r3, #20]
 10312              		.loc 20 414 52
 10313 0c3c A3F2FF73 		subw	r3, r3, #2047
 10314              		.loc 20 414 32
 10315 0c40 07EE903A 		vmov	s15, r3	@ int
 10316 0c44 F8EEE77A 		vcvt.f32.s32	s15, s15
 10317              		.loc 20 414 60
 10318 0c48 9FED8B7A 		vldr.32	s14, .L810+12
 10319 0c4c 27EE877A 		vmul.f32	s14, s15, s14
 10320              		.loc 20 414 86
 10321 0c50 864B     		ldr	r3, .L810
 10322 0c52 D3EDBF7A 		vldr.32	s15, [r3, #764]
 10323              		.loc 20 414 73
 10324 0c56 67EE277A 		vmul.f32	s15, s14, s15
 10325              		.loc 20 414 30
 10326 0c5a 844B     		ldr	r3, .L810
 10327 0c5c C3EDE57A 		vstr.32	s15, [r3, #916]
 415:Src/main.c    ****       foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 10328              		.loc 20 415 43
 10329 0c60 844B     		ldr	r3, .L810+8
 10330 0c62 9B69     		ldr	r3, [r3, #24]
 10331              		.loc 20 415 29
 10332 0c64 07EE903A 		vmov	s15, r3	@ int
 10333 0c68 F8EEE77A 		vcvt.f32.s32	s15, s15
 10334              		.loc 20 415 49
 10335 0c6c 9FED827A 		vldr.32	s14, .L810+12
 10336 0c70 27EE877A 		vmul.f32	s14, s15, s14
 10337              		.loc 20 415 75
 10338 0c74 7D4B     		ldr	r3, .L810
 10339 0c76 D3EDBF7A 		vldr.32	s15, [r3, #764]
 10340              		.loc 20 415 62
 10341 0c7a 67EE277A 		vmul.f32	s15, s14, s15
 10342              		.loc 20 415 27
 10343 0c7e 7B4B     		ldr	r3, .L810
 10344 0c80 C3EDA97A 		vstr.32	s15, [r3, #676]
 416:Src/main.c    ****       foc1.data.iPhaseA = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 10345              		.loc 20 416 35
 10346 0c84 7B4B     		ldr	r3, .L810+8
 10347 0c86 1B68     		ldr	r3, [r3]
 10348              		.loc 20 416 41
 10349 0c88 07EE903A 		vmov	s15, r3	@ int
 10350 0c8c F8EEE77A 		vcvt.f32.s32	s15, s15
 10351 0c90 9FED797A 		vldr.32	s14, .L810+12
 10352 0c94 27EE877A 		vmul.f32	s14, s15, s14
 10353              		.loc 20 416 67
 10354 0c98 744B     		ldr	r3, .L810
 10355 0c9a D3EDBE7A 		vldr.32	s15, [r3, #760]
 10356              		.loc 20 416 54
 10357 0c9e 27EE277A 		vmul.f32	s14, s14, s15
 10358              		.loc 20 416 100
 10359 0ca2 724B     		ldr	r3, .L810
 10360 0ca4 D3ED317A 		vldr.32	s15, [r3, #196]
 10361              		.loc 20 416 89
 10362 0ca8 77EE677A 		vsub.f32	s15, s14, s15
 10363              		.loc 20 416 25
 10364 0cac 6F4B     		ldr	r3, .L810
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 702


 10365 0cae C3ED0B7A 		vstr.32	s15, [r3, #44]
 417:Src/main.c    ****       foc1.data.iPhaseB = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 10366              		.loc 20 417 35
 10367 0cb2 704B     		ldr	r3, .L810+8
 10368 0cb4 5B68     		ldr	r3, [r3, #4]
 10369              		.loc 20 417 41
 10370 0cb6 07EE903A 		vmov	s15, r3	@ int
 10371 0cba F8EEE77A 		vcvt.f32.s32	s15, s15
 10372 0cbe 9FED6E7A 		vldr.32	s14, .L810+12
 10373 0cc2 27EE877A 		vmul.f32	s14, s15, s14
 10374              		.loc 20 417 67
 10375 0cc6 694B     		ldr	r3, .L810
 10376 0cc8 D3EDBE7A 		vldr.32	s15, [r3, #760]
 10377              		.loc 20 417 54
 10378 0ccc 27EE277A 		vmul.f32	s14, s14, s15
 10379              		.loc 20 417 100
 10380 0cd0 664B     		ldr	r3, .L810
 10381 0cd2 D3ED327A 		vldr.32	s15, [r3, #200]
 10382              		.loc 20 417 89
 10383 0cd6 77EE677A 		vsub.f32	s15, s14, s15
 10384              		.loc 20 417 25
 10385 0cda 644B     		ldr	r3, .L810
 10386 0cdc C3ED0C7A 		vstr.32	s15, [r3, #48]
 418:Src/main.c    ****       foc1.data.iPhaseC = (adcData.ph_w * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 10387              		.loc 20 418 35
 10388 0ce0 644B     		ldr	r3, .L810+8
 10389 0ce2 9B68     		ldr	r3, [r3, #8]
 10390              		.loc 20 418 41
 10391 0ce4 07EE903A 		vmov	s15, r3	@ int
 10392 0ce8 F8EEE77A 		vcvt.f32.s32	s15, s15
 10393 0cec 9FED627A 		vldr.32	s14, .L810+12
 10394 0cf0 27EE877A 		vmul.f32	s14, s15, s14
 10395              		.loc 20 418 67
 10396 0cf4 5D4B     		ldr	r3, .L810
 10397 0cf6 D3EDBE7A 		vldr.32	s15, [r3, #760]
 10398              		.loc 20 418 54
 10399 0cfa 27EE277A 		vmul.f32	s14, s14, s15
 10400              		.loc 20 418 100
 10401 0cfe 5B4B     		ldr	r3, .L810
 10402 0d00 D3ED337A 		vldr.32	s15, [r3, #204]
 10403              		.loc 20 418 89
 10404 0d04 77EE677A 		vsub.f32	s15, s14, s15
 10405              		.loc 20 418 25
 10406 0d08 584B     		ldr	r3, .L810
 10407 0d0a C3ED0D7A 		vstr.32	s15, [r3, #52]
 419:Src/main.c    ****       foc1.data.iAvg = sqrtf((SQ(foc1.data.iPhaseA) + SQ(foc1.data.iPhaseB) + SQ(foc1.data.iPhaseC)
 10408              		.loc 20 419 31
 10409 0d0e 574B     		ldr	r3, .L810
 10410 0d10 93ED0B7A 		vldr.32	s14, [r3, #44]
 10411 0d14 554B     		ldr	r3, .L810
 10412 0d16 D3ED0B7A 		vldr.32	s15, [r3, #44]
 10413 0d1a 27EE277A 		vmul.f32	s14, s14, s15
 10414              		.loc 20 419 55
 10415 0d1e 534B     		ldr	r3, .L810
 10416 0d20 D3ED0C6A 		vldr.32	s13, [r3, #48]
 10417 0d24 514B     		ldr	r3, .L810
 10418 0d26 D3ED0C7A 		vldr.32	s15, [r3, #48]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 703


 10419 0d2a 66EEA77A 		vmul.f32	s15, s13, s15
 10420              		.loc 20 419 53
 10421 0d2e 37EE277A 		vadd.f32	s14, s14, s15
 10422              		.loc 20 419 79
 10423 0d32 4E4B     		ldr	r3, .L810
 10424 0d34 D3ED0D6A 		vldr.32	s13, [r3, #52]
 10425 0d38 4C4B     		ldr	r3, .L810
 10426 0d3a D3ED0D7A 		vldr.32	s15, [r3, #52]
 10427 0d3e 66EEA77A 		vmul.f32	s15, s13, s15
 10428              		.loc 20 419 24
 10429 0d42 77EE277A 		vadd.f32	s15, s14, s15
 10430 0d46 B0EE670A 		vmov.f32	s0, s15
 10431 0d4a FFF7FEFF 		bl	sqrtf
 10432 0d4e B0EE407A 		vmov.f32	s14, s0
 10433              		.loc 20 419 103
 10434 0d52 DFED4A7A 		vldr.32	s15, .L810+16
 10435 0d56 67EE277A 		vmul.f32	s15, s14, s15
 10436              		.loc 20 419 22
 10437 0d5a 444B     		ldr	r3, .L810
 10438 0d5c C3ED0E7A 		vstr.32	s15, [r3, #56]
 420:Src/main.c    ****       // filtered total current
 421:Src/main.c    ****       foc1.lpf_Iavg.in = foc1.data.iAvg;
 10439              		.loc 20 421 35
 10440 0d60 424B     		ldr	r3, .L810
 10441 0d62 9B6B     		ldr	r3, [r3, #56]	@ float
 10442              		.loc 20 421 24
 10443 0d64 414A     		ldr	r2, .L810
 10444 0d66 C2F8C033 		str	r3, [r2, #960]	@ float
 422:Src/main.c    ****       LPF_calc(&foc1.lpf_Iavg);
 10445              		.loc 20 422 7
 10446 0d6a 4548     		ldr	r0, .L810+20
 10447 0d6c FFF7FEFF 		bl	LPF_calc
 423:Src/main.c    ****       foc1.data.iAvgFiltered = foc1.lpf_Iavg.out;
 10448              		.loc 20 423 45
 10449 0d70 3E4B     		ldr	r3, .L810
 10450 0d72 D3F8C833 		ldr	r3, [r3, #968]	@ float
 10451              		.loc 20 423 30
 10452 0d76 3D4A     		ldr	r2, .L810
 10453 0d78 D363     		str	r3, [r2, #60]	@ float
 424:Src/main.c    ****       // filtered BEMF
 425:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfA);
 10454              		.loc 20 425 7
 10455 0d7a 4248     		ldr	r0, .L810+24
 10456 0d7c FFF7FEFF 		bl	LPF_calc
 426:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfB);
 10457              		.loc 20 426 7
 10458 0d80 4148     		ldr	r0, .L810+28
 10459 0d82 FFF7FEFF 		bl	LPF_calc
 427:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfC);
 10460              		.loc 20 427 7
 10461 0d86 4148     		ldr	r0, .L810+32
 10462 0d88 FFF7FEFF 		bl	LPF_calc
 428:Src/main.c    ****       // check ZCD and new commutation step
 429:Src/main.c    ****       foc1.cmtn.As = foc1.cmtn.lpf_bemfA.out;
 10463              		.loc 20 429 41
 10464 0d8c 374B     		ldr	r3, .L810
 10465 0d8e D3F87C33 		ldr	r3, [r3, #892]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 704


 10466              		.loc 20 429 20
 10467 0d92 364A     		ldr	r2, .L810
 10468 0d94 C2F85033 		str	r3, [r2, #848]	@ float
 430:Src/main.c    ****       foc1.cmtn.Bs = foc1.cmtn.lpf_bemfB.out;
 10469              		.loc 20 430 41
 10470 0d98 344B     		ldr	r3, .L810
 10471 0d9a D3F88C33 		ldr	r3, [r3, #908]	@ float
 10472              		.loc 20 430 20
 10473 0d9e 334A     		ldr	r2, .L810
 10474 0da0 C2F85433 		str	r3, [r2, #852]	@ float
 431:Src/main.c    ****       foc1.cmtn.Cs = foc1.cmtn.lpf_bemfC.out;
 10475              		.loc 20 431 41
 10476 0da4 314B     		ldr	r3, .L810
 10477 0da6 D3F89C33 		ldr	r3, [r3, #924]	@ float
 10478              		.loc 20 431 20
 10479 0daa 304A     		ldr	r2, .L810
 10480 0dac C2F85833 		str	r3, [r2, #856]	@ float
 432:Src/main.c    ****       foc1.calc.cmtn(&foc1.cmtn);
 10481              		.loc 20 432 16
 10482 0db0 2E4B     		ldr	r3, .L810
 10483 0db2 D3F81434 		ldr	r3, [r3, #1044]
 10484              		.loc 20 432 7
 10485 0db6 3648     		ldr	r0, .L810+36
 10486 0db8 9847     		blx	r3
 10487              	.LVL10:
 433:Src/main.c    ****       // Calc Angle
 434:Src/main.c    ****       foc1.data.angle = MF_PI - (M_PI3 + ((float)foc1.cmtn.cmtnState * M_PI3));
 10488              		.loc 20 434 59
 10489 0dba 2C4B     		ldr	r3, .L810
 10490 0dbc 93F86933 		ldrb	r3, [r3, #873]
 10491 0dc0 DBB2     		uxtb	r3, r3
 10492              		.loc 20 434 43
 10493 0dc2 07EE903A 		vmov	s15, r3	@ int
 10494 0dc6 F8EE677A 		vcvt.f32.u32	s15, s15
 10495              		.loc 20 434 70
 10496 0dca 9FED327A 		vldr.32	s14, .L810+40
 10497 0dce 27EE877A 		vmul.f32	s14, s15, s14
 10498              		.loc 20 434 72
 10499 0dd2 F0EE086A 		vmov.f32	s13, #3.0e+0
 10500 0dd6 C7EE267A 		vdiv.f32	s15, s14, s13
 10501              		.loc 20 434 40
 10502 0dda 9FED2F7A 		vldr.32	s14, .L810+44
 10503 0dde 77EE877A 		vadd.f32	s15, s15, s14
 10504              		.loc 20 434 31
 10505 0de2 9FED2C7A 		vldr.32	s14, .L810+40
 10506 0de6 77EE677A 		vsub.f32	s15, s14, s15
 10507              		.loc 20 434 23
 10508 0dea 204B     		ldr	r3, .L810
 10509 0dec C3ED367A 		vstr.32	s15, [r3, #216]
 435:Src/main.c    ****       // calc PLL
 436:Src/main.c    ****       foc1.pll.AngleRaw = foc1.data.angle;
 10510              		.loc 20 436 36
 10511 0df0 1E4B     		ldr	r3, .L810
 10512 0df2 D3F8D830 		ldr	r3, [r3, #216]	@ float
 10513              		.loc 20 436 25
 10514 0df6 1D4A     		ldr	r2, .L810
 10515 0df8 C2F8A433 		str	r3, [r2, #932]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 705


 437:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 10516              		.loc 20 437 16
 10517 0dfc 1B4B     		ldr	r3, .L810
 10518 0dfe D3F81C34 		ldr	r3, [r3, #1052]
 10519              		.loc 20 437 7
 10520 0e02 2648     		ldr	r0, .L810+48
 10521 0e04 9847     		blx	r3
 10522              	.LVL11:
 438:Src/main.c    ****       // Indicate motor state
 439:Src/main.c    ****       if (foc1.data.iAvgFiltered > 0.2f || foc1.pll.SpeedPll < 10.f) // indicate non-zero current
 10523              		.loc 20 439 20
 10524 0e06 194B     		ldr	r3, .L810
 10525 0e08 D3ED0F7A 		vldr.32	s15, [r3, #60]
 10526              		.loc 20 439 10
 10527 0e0c 9FED247A 		vldr.32	s14, .L810+52
 10528 0e10 F4EEC77A 		vcmpe.f32	s15, s14
 10529 0e14 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10530 0e18 09DC     		bgt	.L564
 10531              		.loc 20 439 52 discriminator 1
 10532 0e1a 144B     		ldr	r3, .L810
 10533 0e1c D3EDEC7A 		vldr.32	s15, [r3, #944]
 10534              		.loc 20 439 41 discriminator 1
 10535 0e20 B2EE047A 		vmov.f32	s14, #1.0e+1
 10536 0e24 F4EEC77A 		vcmpe.f32	s15, s14
 10537 0e28 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10538 0e2c 03D5     		bpl	.L565
 10539              	.L564:
 440:Src/main.c    ****         ledDelay = 0.5f;
 10540              		.loc 20 440 18
 10541 0e2e 1D4B     		ldr	r3, .L810+56
 10542 0e30 4FF07C52 		mov	r2, #1056964608
 10543 0e34 1A60     		str	r2, [r3]	@ float
 10544              	.L565:
 441:Src/main.c    ****       if (foc1.pll.SpeedPll > 10.f) // indicate non-zero speed
 10545              		.loc 20 441 19
 10546 0e36 0D4B     		ldr	r3, .L810
 10547 0e38 D3EDEC7A 		vldr.32	s15, [r3, #944]
 10548              		.loc 20 441 10
 10549 0e3c B2EE047A 		vmov.f32	s14, #1.0e+1
 10550 0e40 F4EEC77A 		vcmpe.f32	s15, s14
 10551 0e44 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10552 0e48 03DD     		ble	.L782
 442:Src/main.c    ****         ledDelay = 0.2f;
 10553              		.loc 20 442 18
 10554 0e4a 164B     		ldr	r3, .L810+56
 10555 0e4c 164A     		ldr	r2, .L810+60
 10556 0e4e 1A60     		str	r2, [r3]	@ float
 10557 0e50 03E0     		b	.L569
 10558              	.L782:
 443:Src/main.c    ****       else
 444:Src/main.c    ****         ledDelay = 1.f;
 10559              		.loc 20 444 18
 10560 0e52 144B     		ldr	r3, .L810+56
 10561 0e54 4FF07E52 		mov	r2, #1065353216
 10562 0e58 1A60     		str	r2, [r3]	@ float
 10563              	.L569:
 445:Src/main.c    ****       // calc duty
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 706


 446:Src/main.c    ****       // NEW:
 447:Src/main.c    ****       foc1.data.bldc_duty = (foc1.flag.driveStateSwitched == 1) ? foc1.data.bldc_dutyStart : foc1.d
 10564              		.loc 20 447 39
 10565 0e5a 044B     		ldr	r3, .L810
 10566 0e5c DB78     		ldrb	r3, [r3, #3]
 10567 0e5e DBB2     		uxtb	r3, r3
 10568              		.loc 20 447 92
 10569 0e60 012B     		cmp	r3, #1
 10570 0e62 23D1     		bne	.L570
 10571              		.loc 20 447 92 is_stmt 0 discriminator 1
 10572 0e64 014B     		ldr	r3, .L810
 10573 0e66 D3F8F030 		ldr	r3, [r3, #240]	@ float
 10574 0e6a 22E0     		b	.L571
 10575              	.L811:
 10576              		.align	2
 10577              	.L810:
 10578 0e6c 00000000 		.word	foc1
 10579 0e70 00000000 		.word	dataLog
 10580 0e74 00000000 		.word	adcData
 10581 0e78 F8078039 		.word	964691960
 10582 0e7c 9FAA2A3F 		.word	1059760799
 10583 0e80 C0030000 		.word	foc1+960
 10584 0e84 74030000 		.word	foc1+884
 10585 0e88 84030000 		.word	foc1+900
 10586 0e8c 94030000 		.word	foc1+916
 10587 0e90 44030000 		.word	foc1+836
 10588 0e94 DB0F4940 		.word	1078530011
 10589 0e98 920A863F 		.word	1065749138
 10590 0e9c A4030000 		.word	foc1+932
 10591 0ea0 CDCC4C3E 		.word	1045220557
 10592 0ea4 00000000 		.word	ledDelay
 10593 0ea8 CDCC4C3E 		.word	1045220557
 10594              	.L570:
 10595              		.loc 20 447 92 discriminator 2
 10596 0eac 884B     		ldr	r3, .L812
 10597 0eae D3F8E830 		ldr	r3, [r3, #232]	@ float
 10598              	.L571:
 10599              		.loc 20 447 27 is_stmt 1 discriminator 4
 10600 0eb2 874A     		ldr	r2, .L812
 10601 0eb4 C2F8E830 		str	r3, [r2, #232]	@ float
 448:Src/main.c    ****       foc1.pi_id.Ref = (foc1.flag.driveStateSwitched == 1) ? foc1.data.bldc_dutyStart + foc1.pi_id.
 10602              		.loc 20 448 34 discriminator 4
 10603 0eb8 854B     		ldr	r3, .L812
 10604 0eba DB78     		ldrb	r3, [r3, #3]
 10605 0ebc DBB2     		uxtb	r3, r3
 10606              		.loc 20 448 104 discriminator 4
 10607 0ebe 012B     		cmp	r3, #1
 10608 0ec0 08D1     		bne	.L572
 10609              		.loc 20 448 71 discriminator 1
 10610 0ec2 834B     		ldr	r3, .L812
 10611 0ec4 93ED3C7A 		vldr.32	s14, [r3, #240]
 10612              		.loc 20 448 99 discriminator 1
 10613 0ec8 814B     		ldr	r3, .L812
 10614 0eca D3ED467A 		vldr.32	s15, [r3, #280]
 10615              		.loc 20 448 104 discriminator 1
 10616 0ece 77EE277A 		vadd.f32	s15, s14, s15
 10617 0ed2 02E0     		b	.L573
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 707


 10618              	.L572:
 10619              		.loc 20 448 104 is_stmt 0 discriminator 2
 10620 0ed4 7E4B     		ldr	r3, .L812
 10621 0ed6 D3ED467A 		vldr.32	s15, [r3, #280]
 10622              	.L573:
 10623              		.loc 20 448 22 is_stmt 1 discriminator 4
 10624 0eda 7D4B     		ldr	r3, .L812
 10625 0edc C3ED467A 		vstr.32	s15, [r3, #280]
 449:Src/main.c    ****       foc1.pi_id.Fdb = foc1.data.iAvgFiltered;
 10626              		.loc 20 449 33 discriminator 4
 10627 0ee0 7B4B     		ldr	r3, .L812
 10628 0ee2 DB6B     		ldr	r3, [r3, #60]	@ float
 10629              		.loc 20 449 22 discriminator 4
 10630 0ee4 7A4A     		ldr	r2, .L812
 10631 0ee6 C2F81C31 		str	r3, [r2, #284]	@ float
 450:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_id);
 10632              		.loc 20 450 16 discriminator 4
 10633 0eea 794B     		ldr	r3, .L812
 10634 0eec D3F80034 		ldr	r3, [r3, #1024]
 10635              		.loc 20 450 7 discriminator 4
 10636 0ef0 7848     		ldr	r0, .L812+4
 10637 0ef2 9847     		blx	r3
 10638              	.LVL12:
 451:Src/main.c    ****       foc1.data.bldc_duty = foc1.pi_id.Out;
 10639              		.loc 20 451 39 discriminator 4
 10640 0ef4 764B     		ldr	r3, .L812
 10641 0ef6 D3F84031 		ldr	r3, [r3, #320]	@ float
 10642              		.loc 20 451 27 discriminator 4
 10643 0efa 754A     		ldr	r2, .L812
 10644 0efc C2F8E830 		str	r3, [r2, #232]	@ float
 452:Src/main.c    ****       /* set startup duty if we has start conditions */
 453:Src/main.c    ****       foc1.data.bldc_duty = (foc1.flag.driveStateSwitched == 1) ? foc1.data.bldc_dutyStart : foc1.d
 10645              		.loc 20 453 39 discriminator 4
 10646 0f00 734B     		ldr	r3, .L812
 10647 0f02 DB78     		ldrb	r3, [r3, #3]
 10648 0f04 DBB2     		uxtb	r3, r3
 10649              		.loc 20 453 92 discriminator 4
 10650 0f06 012B     		cmp	r3, #1
 10651 0f08 03D1     		bne	.L574
 10652              		.loc 20 453 92 is_stmt 0 discriminator 1
 10653 0f0a 714B     		ldr	r3, .L812
 10654 0f0c D3F8F030 		ldr	r3, [r3, #240]	@ float
 10655 0f10 02E0     		b	.L575
 10656              	.L574:
 10657              		.loc 20 453 92 discriminator 2
 10658 0f12 6F4B     		ldr	r3, .L812
 10659 0f14 D3F8E830 		ldr	r3, [r3, #232]	@ float
 10660              	.L575:
 10661              		.loc 20 453 27 is_stmt 1 discriminator 4
 10662 0f18 6D4A     		ldr	r2, .L812
 10663 0f1a C2F8E830 		str	r3, [r2, #232]	@ float
 454:Src/main.c    ****       if (foc1.data.bldc_duty < (foc1.data.bldc_dutyRef - foc1.config.tS)) // add some hysteresys
 10664              		.loc 20 454 20 discriminator 4
 10665 0f1e 6C4B     		ldr	r3, .L812
 10666 0f20 93ED3A7A 		vldr.32	s14, [r3, #232]
 10667              		.loc 20 454 43 discriminator 4
 10668 0f24 6A4B     		ldr	r3, .L812
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 708


 10669 0f26 D3ED3B6A 		vldr.32	s13, [r3, #236]
 10670              		.loc 20 454 70 discriminator 4
 10671 0f2a 694B     		ldr	r3, .L812
 10672 0f2c D3EDBD7A 		vldr.32	s15, [r3, #756]
 10673              		.loc 20 454 57 discriminator 4
 10674 0f30 76EEE77A 		vsub.f32	s15, s13, s15
 10675              		.loc 20 454 10 discriminator 4
 10676 0f34 B4EEE77A 		vcmpe.f32	s14, s15
 10677 0f38 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10678 0f3c 0ED5     		bpl	.L576
 455:Src/main.c    ****       {
 456:Src/main.c    ****         foc1.data.bldc_duty += foc1.config.tS * 0.5f; // ramp rate: 0.25/s
 10679              		.loc 20 456 43
 10680 0f3e 644B     		ldr	r3, .L812
 10681 0f40 D3EDBD7A 		vldr.32	s15, [r3, #756]
 10682              		.loc 20 456 47
 10683 0f44 B6EE007A 		vmov.f32	s14, #5.0e-1
 10684 0f48 27EE877A 		vmul.f32	s14, s15, s14
 10685              		.loc 20 456 29
 10686 0f4c 604B     		ldr	r3, .L812
 10687 0f4e D3ED3A7A 		vldr.32	s15, [r3, #232]
 10688 0f52 77EE277A 		vadd.f32	s15, s14, s15
 10689 0f56 5E4B     		ldr	r3, .L812
 10690 0f58 C3ED3A7A 		vstr.32	s15, [r3, #232]
 10691              	.L576:
 457:Src/main.c    ****       }
 458:Src/main.c    ****       if (foc1.data.bldc_duty > (foc1.data.bldc_dutyRef + foc1.config.tS))
 10692              		.loc 20 458 20
 10693 0f5c 5C4B     		ldr	r3, .L812
 10694 0f5e 93ED3A7A 		vldr.32	s14, [r3, #232]
 10695              		.loc 20 458 43
 10696 0f62 5B4B     		ldr	r3, .L812
 10697 0f64 D3ED3B6A 		vldr.32	s13, [r3, #236]
 10698              		.loc 20 458 70
 10699 0f68 594B     		ldr	r3, .L812
 10700 0f6a D3EDBD7A 		vldr.32	s15, [r3, #756]
 10701              		.loc 20 458 57
 10702 0f6e 76EEA77A 		vadd.f32	s15, s13, s15
 10703              		.loc 20 458 10
 10704 0f72 B4EEE77A 		vcmpe.f32	s14, s15
 10705 0f76 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10706 0f7a 0EDD     		ble	.L578
 459:Src/main.c    ****       {
 460:Src/main.c    ****         foc1.data.bldc_duty -= foc1.config.tS * 0.5f; // ramp rate: 0.25/s
 10707              		.loc 20 460 43
 10708 0f7c 544B     		ldr	r3, .L812
 10709 0f7e D3EDBD7A 		vldr.32	s15, [r3, #756]
 10710              		.loc 20 460 47
 10711 0f82 B6EE007A 		vmov.f32	s14, #5.0e-1
 10712 0f86 67EE877A 		vmul.f32	s15, s15, s14
 10713              		.loc 20 460 29
 10714 0f8a 514B     		ldr	r3, .L812
 10715 0f8c 93ED3A7A 		vldr.32	s14, [r3, #232]
 10716 0f90 77EE677A 		vsub.f32	s15, s14, s15
 10717 0f94 4E4B     		ldr	r3, .L812
 10718 0f96 C3ED3A7A 		vstr.32	s15, [r3, #232]
 10719              	.L578:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 709


 461:Src/main.c    ****       }
 462:Src/main.c    ****       // New commutation
 463:Src/main.c    ****       if (foc1.data.isrCntr1 > (uint32_t)(0.3f * foc1.config.pwmFreq) && foc1.flag.bldcStartup == 0
 10720              		.loc 20 463 20
 10721 0f9a 4D4B     		ldr	r3, .L812
 10722 0f9c D3F8B830 		ldr	r3, [r3, #184]
 10723              		.loc 20 463 61
 10724 0fa0 4B4A     		ldr	r2, .L812
 10725 0fa2 D2EDBC7A 		vldr.32	s15, [r2, #752]
 10726              		.loc 20 463 48
 10727 0fa6 9FED4C7A 		vldr.32	s14, .L812+8
 10728 0faa 67EE877A 		vmul.f32	s15, s15, s14
 10729              		.loc 20 463 32
 10730 0fae FCEEE77A 		vcvt.u32.f32	s15, s15
 10731 0fb2 17EE902A 		vmov	r2, s15	@ int
 10732              		.loc 20 463 10
 10733 0fb6 9342     		cmp	r3, r2
 10734 0fb8 0ED9     		bls	.L580
 10735              		.loc 20 463 83 discriminator 1
 10736 0fba 454B     		ldr	r3, .L812
 10737 0fbc 1B79     		ldrb	r3, [r3, #4]
 10738 0fbe DBB2     		uxtb	r3, r3
 10739              		.loc 20 463 71 discriminator 1
 10740 0fc0 002B     		cmp	r3, #0
 10741 0fc2 09D1     		bne	.L580
 464:Src/main.c    ****       {
 465:Src/main.c    ****         foc1.flag.driveStateSwitched = 1;
 10742              		.loc 20 465 38
 10743 0fc4 424B     		ldr	r3, .L812
 10744 0fc6 0122     		movs	r2, #1
 10745 0fc8 DA70     		strb	r2, [r3, #3]
 466:Src/main.c    ****         foc1.data.isrCntr1 = 0;
 10746              		.loc 20 466 28
 10747 0fca 414B     		ldr	r3, .L812
 10748 0fcc 0022     		movs	r2, #0
 10749 0fce C3F8B820 		str	r2, [r3, #184]
 467:Src/main.c    ****         foc1.flag.bldcStartup = 1;
 10750              		.loc 20 467 31
 10751 0fd2 3F4B     		ldr	r3, .L812
 10752 0fd4 0122     		movs	r2, #1
 10753 0fd6 1A71     		strb	r2, [r3, #4]
 10754              	.L580:
 468:Src/main.c    ****       }
 469:Src/main.c    ****       /* if first enter, make 1 commutation blindly */
 470:Src/main.c    ****       if (foc1.cmtn.Trigger > 0 || foc1.flag.driveStateSwitched == 1)
 10755              		.loc 20 470 20
 10756 0fd8 3D4B     		ldr	r3, .L812
 10757 0fda 93F84433 		ldrb	r3, [r3, #836]
 10758 0fde DBB2     		uxtb	r3, r3
 10759              		.loc 20 470 10
 10760 0fe0 002B     		cmp	r3, #0
 10761 0fe2 04D1     		bne	.L581
 10762              		.loc 20 470 45 discriminator 1
 10763 0fe4 3A4B     		ldr	r3, .L812
 10764 0fe6 DB78     		ldrb	r3, [r3, #3]
 10765 0fe8 DBB2     		uxtb	r3, r3
 10766              		.loc 20 470 33 discriminator 1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 710


 10767 0fea 012B     		cmp	r3, #1
 10768 0fec 2BD1     		bne	.L582
 10769              	.L581:
 471:Src/main.c    ****       {
 472:Src/main.c    ****         foc1.flag.driveStateSwitched = 0;
 10770              		.loc 20 472 38
 10771 0fee 384B     		ldr	r3, .L812
 10772 0ff0 0022     		movs	r2, #0
 10773 0ff2 DA70     		strb	r2, [r3, #3]
 473:Src/main.c    ****         if (foc1.cmtn.dir == 1)
 10774              		.loc 20 473 22
 10775 0ff4 364B     		ldr	r3, .L812
 10776 0ff6 93F86833 		ldrb	r3, [r3, #872]
 10777 0ffa DBB2     		uxtb	r3, r3
 10778              		.loc 20 473 12
 10779 0ffc 012B     		cmp	r3, #1
 10780 0ffe 11D1     		bne	.L583
 474:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState >= 5) ? 0 : foc1.cmtn.cmtnState + 1;
 10781              		.loc 20 474 43
 10782 1000 334B     		ldr	r3, .L812
 10783 1002 93F86933 		ldrb	r3, [r3, #873]
 10784 1006 DBB2     		uxtb	r3, r3
 10785              		.loc 20 474 31
 10786 1008 042B     		cmp	r3, #4
 10787 100a 06D8     		bhi	.L584
 10788              		.loc 20 474 75 discriminator 1
 10789 100c 304B     		ldr	r3, .L812
 10790 100e 93F86933 		ldrb	r3, [r3, #873]
 10791 1012 DBB2     		uxtb	r3, r3
 10792              		.loc 20 474 31 discriminator 1
 10793 1014 0133     		adds	r3, r3, #1
 10794 1016 DBB2     		uxtb	r3, r3
 10795 1018 00E0     		b	.L585
 10796              	.L584:
 10797              		.loc 20 474 31 is_stmt 0 discriminator 2
 10798 101a 0023     		movs	r3, #0
 10799              	.L585:
 10800              		.loc 20 474 31 discriminator 4
 10801 101c 2C4A     		ldr	r2, .L812
 10802 101e 82F86933 		strb	r3, [r2, #873]
 10803 1022 10E0     		b	.L582
 10804              	.L583:
 475:Src/main.c    ****         else
 476:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState <= 0) ? 5 : foc1.cmtn.cmtnState - 1;
 10805              		.loc 20 476 43 is_stmt 1
 10806 1024 2A4B     		ldr	r3, .L812
 10807 1026 93F86933 		ldrb	r3, [r3, #873]
 10808 102a DBB2     		uxtb	r3, r3
 10809              		.loc 20 476 31
 10810 102c 002B     		cmp	r3, #0
 10811 102e 06D0     		beq	.L586
 10812              		.loc 20 476 75 discriminator 1
 10813 1030 274B     		ldr	r3, .L812
 10814 1032 93F86933 		ldrb	r3, [r3, #873]
 10815 1036 DBB2     		uxtb	r3, r3
 10816              		.loc 20 476 31 discriminator 1
 10817 1038 013B     		subs	r3, r3, #1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 711


 10818 103a DBB2     		uxtb	r3, r3
 10819 103c 00E0     		b	.L587
 10820              	.L586:
 10821              		.loc 20 476 31 is_stmt 0 discriminator 2
 10822 103e 0523     		movs	r3, #5
 10823              	.L587:
 10824              		.loc 20 476 31 discriminator 4
 10825 1040 234A     		ldr	r2, .L812
 10826 1042 82F86933 		strb	r3, [r2, #873]
 10827              	.L582:
 477:Src/main.c    ****       }
 478:Src/main.c    ****       // Update PWM values
 479:Src/main.c    ****       bldcpwm_update((uint32_t)foc1.data.halfPwmPeriod, (uint32_t)(foc1.data.halfPwmPeriod * foc1.d
 10828              		.loc 20 479 41 is_stmt 1
 10829 1046 224B     		ldr	r3, .L812
 10830 1048 D3ED377A 		vldr.32	s15, [r3, #220]
 10831              		.loc 20 479 7
 10832 104c FCEEE76A 		vcvt.u32.f32	s13, s15
 10833              		.loc 20 479 77
 10834 1050 1F4B     		ldr	r3, .L812
 10835 1052 93ED377A 		vldr.32	s14, [r3, #220]
 10836              		.loc 20 479 103
 10837 1056 1E4B     		ldr	r3, .L812
 10838 1058 D3ED3A7A 		vldr.32	s15, [r3, #232]
 10839              		.loc 20 479 92
 10840 105c 67EE277A 		vmul.f32	s15, s14, s15
 10841              		.loc 20 479 7
 10842 1060 FCEEE77A 		vcvt.u32.f32	s15, s15
 10843              		.loc 20 479 125
 10844 1064 1A4B     		ldr	r3, .L812
 10845 1066 93F86933 		ldrb	r3, [r3, #873]
 10846 106a DBB2     		uxtb	r3, r3
 10847              		.loc 20 479 7
 10848 106c 1A46     		mov	r2, r3
 10849 106e 17EE901A 		vmov	r1, s15	@ int
 10850 1072 16EE900A 		vmov	r0, s13	@ int
 10851 1076 FFF7FEFF 		bl	bldcpwm_update
 480:Src/main.c    ****       // call datalogger
 481:Src/main.c    ****       dataLog.in1 = foc1.cmtn.As;
 10852              		.loc 20 481 30
 10853 107a 154B     		ldr	r3, .L812
 10854 107c D3F85023 		ldr	r2, [r3, #848]	@ float
 10855              		.loc 20 481 19
 10856 1080 164B     		ldr	r3, .L812+12
 10857 1082 03F58153 		add	r3, r3, #4128
 10858 1086 1A60     		str	r2, [r3]	@ float
 482:Src/main.c    ****       dataLog.in2 = foc1.cmtn.Trigger;
 10859              		.loc 20 482 30
 10860 1088 114B     		ldr	r3, .L812
 10861 108a 93F84433 		ldrb	r3, [r3, #836]
 10862 108e DBB2     		uxtb	r3, r3
 10863              		.loc 20 482 19
 10864 1090 07EE903A 		vmov	s15, r3	@ int
 10865 1094 F8EE677A 		vcvt.f32.u32	s15, s15
 10866 1098 104B     		ldr	r3, .L812+12
 10867 109a 03F58153 		add	r3, r3, #4128
 10868 109e 0433     		adds	r3, r3, #4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 712


 10869 10a0 C3ED007A 		vstr.32	s15, [r3]
 483:Src/main.c    ****       dataLog.in3 = foc1.cmtn.Neutral;
 10870              		.loc 20 483 30
 10871 10a4 0A4B     		ldr	r3, .L812
 10872 10a6 D3F87023 		ldr	r2, [r3, #880]	@ float
 10873              		.loc 20 483 19
 10874 10aa 0C4B     		ldr	r3, .L812+12
 10875 10ac 03F58153 		add	r3, r3, #4128
 10876 10b0 0833     		adds	r3, r3, #8
 10877 10b2 1A60     		str	r2, [r3]	@ float
 484:Src/main.c    ****       dataLog.in4 = foc1.cmtn.fluxBuff;
 10878              		.loc 20 484 30
 10879 10b4 064B     		ldr	r3, .L812
 10880 10b6 D3F84823 		ldr	r2, [r3, #840]	@ float
 10881              		.loc 20 484 19
 10882 10ba 084B     		ldr	r3, .L812+12
 10883 10bc 03F58153 		add	r3, r3, #4128
 10884 10c0 0C33     		adds	r3, r3, #12
 10885 10c2 1A60     		str	r2, [r3]	@ float
 485:Src/main.c    ****       datalogCalc(&dataLog);
 10886              		.loc 20 485 7
 10887 10c4 0548     		ldr	r0, .L812+12
 10888 10c6 FFF7FEFF 		bl	datalogCalc
 486:Src/main.c    ****       break;
 10889              		.loc 20 486 7
 10890 10ca 03F0F7BF 		b	.L608
 10891              	.L813:
 10892 10ce 00BF     		.align	2
 10893              	.L812:
 10894 10d0 00000000 		.word	foc1
 10895 10d4 18010000 		.word	foc1+280
 10896 10d8 9A99993E 		.word	1050253722
 10897 10dc 00000000 		.word	dataLog
 10898              	.L524:
 487:Src/main.c    ****     case RUN_SPD_BLDC:
 488:Src/main.c    ****       foc1.cmtn.lpf_bemfA.in = (float)(adcData.v_u - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 10899              		.loc 20 488 47
 10900 10e0 9C4B     		ldr	r3, .L814
 10901 10e2 DB68     		ldr	r3, [r3, #12]
 10902              		.loc 20 488 52
 10903 10e4 A3F2FF73 		subw	r3, r3, #2047
 10904              		.loc 20 488 32
 10905 10e8 07EE903A 		vmov	s15, r3	@ int
 10906 10ec F8EEE77A 		vcvt.f32.s32	s15, s15
 10907              		.loc 20 488 60
 10908 10f0 9FED997A 		vldr.32	s14, .L814+4
 10909 10f4 27EE877A 		vmul.f32	s14, s15, s14
 10910              		.loc 20 488 86
 10911 10f8 984B     		ldr	r3, .L814+8
 10912 10fa D3EDBF7A 		vldr.32	s15, [r3, #764]
 10913              		.loc 20 488 73
 10914 10fe 67EE277A 		vmul.f32	s15, s14, s15
 10915              		.loc 20 488 30
 10916 1102 964B     		ldr	r3, .L814+8
 10917 1104 C3EDDD7A 		vstr.32	s15, [r3, #884]
 489:Src/main.c    ****       foc1.cmtn.lpf_bemfB.in = (float)(adcData.v_v - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 10918              		.loc 20 489 47
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 713


 10919 1108 924B     		ldr	r3, .L814
 10920 110a 1B69     		ldr	r3, [r3, #16]
 10921              		.loc 20 489 52
 10922 110c A3F2FF73 		subw	r3, r3, #2047
 10923              		.loc 20 489 32
 10924 1110 07EE903A 		vmov	s15, r3	@ int
 10925 1114 F8EEE77A 		vcvt.f32.s32	s15, s15
 10926              		.loc 20 489 60
 10927 1118 9FED8F7A 		vldr.32	s14, .L814+4
 10928 111c 27EE877A 		vmul.f32	s14, s15, s14
 10929              		.loc 20 489 86
 10930 1120 8E4B     		ldr	r3, .L814+8
 10931 1122 D3EDBF7A 		vldr.32	s15, [r3, #764]
 10932              		.loc 20 489 73
 10933 1126 67EE277A 		vmul.f32	s15, s14, s15
 10934              		.loc 20 489 30
 10935 112a 8C4B     		ldr	r3, .L814+8
 10936 112c C3EDE17A 		vstr.32	s15, [r3, #900]
 490:Src/main.c    ****       foc1.cmtn.lpf_bemfC.in = (float)(adcData.v_w - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 10937              		.loc 20 490 47
 10938 1130 884B     		ldr	r3, .L814
 10939 1132 5B69     		ldr	r3, [r3, #20]
 10940              		.loc 20 490 52
 10941 1134 A3F2FF73 		subw	r3, r3, #2047
 10942              		.loc 20 490 32
 10943 1138 07EE903A 		vmov	s15, r3	@ int
 10944 113c F8EEE77A 		vcvt.f32.s32	s15, s15
 10945              		.loc 20 490 60
 10946 1140 9FED857A 		vldr.32	s14, .L814+4
 10947 1144 27EE877A 		vmul.f32	s14, s15, s14
 10948              		.loc 20 490 86
 10949 1148 844B     		ldr	r3, .L814+8
 10950 114a D3EDBF7A 		vldr.32	s15, [r3, #764]
 10951              		.loc 20 490 73
 10952 114e 67EE277A 		vmul.f32	s15, s14, s15
 10953              		.loc 20 490 30
 10954 1152 824B     		ldr	r3, .L814+8
 10955 1154 C3EDE57A 		vstr.32	s15, [r3, #916]
 491:Src/main.c    ****       foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 10956              		.loc 20 491 43
 10957 1158 7E4B     		ldr	r3, .L814
 10958 115a 9B69     		ldr	r3, [r3, #24]
 10959              		.loc 20 491 29
 10960 115c 07EE903A 		vmov	s15, r3	@ int
 10961 1160 F8EEE77A 		vcvt.f32.s32	s15, s15
 10962              		.loc 20 491 49
 10963 1164 9FED7C7A 		vldr.32	s14, .L814+4
 10964 1168 27EE877A 		vmul.f32	s14, s15, s14
 10965              		.loc 20 491 75
 10966 116c 7B4B     		ldr	r3, .L814+8
 10967 116e D3EDBF7A 		vldr.32	s15, [r3, #764]
 10968              		.loc 20 491 62
 10969 1172 67EE277A 		vmul.f32	s15, s14, s15
 10970              		.loc 20 491 27
 10971 1176 794B     		ldr	r3, .L814+8
 10972 1178 C3EDA97A 		vstr.32	s15, [r3, #676]
 492:Src/main.c    ****       foc1.data.iPhaseA = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 714


 10973              		.loc 20 492 35
 10974 117c 754B     		ldr	r3, .L814
 10975 117e 1B68     		ldr	r3, [r3]
 10976              		.loc 20 492 41
 10977 1180 07EE903A 		vmov	s15, r3	@ int
 10978 1184 F8EEE77A 		vcvt.f32.s32	s15, s15
 10979 1188 9FED737A 		vldr.32	s14, .L814+4
 10980 118c 27EE877A 		vmul.f32	s14, s15, s14
 10981              		.loc 20 492 67
 10982 1190 724B     		ldr	r3, .L814+8
 10983 1192 D3EDBE7A 		vldr.32	s15, [r3, #760]
 10984              		.loc 20 492 54
 10985 1196 27EE277A 		vmul.f32	s14, s14, s15
 10986              		.loc 20 492 100
 10987 119a 704B     		ldr	r3, .L814+8
 10988 119c D3ED317A 		vldr.32	s15, [r3, #196]
 10989              		.loc 20 492 89
 10990 11a0 77EE677A 		vsub.f32	s15, s14, s15
 10991              		.loc 20 492 25
 10992 11a4 6D4B     		ldr	r3, .L814+8
 10993 11a6 C3ED0B7A 		vstr.32	s15, [r3, #44]
 493:Src/main.c    ****       foc1.data.iPhaseB = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 10994              		.loc 20 493 35
 10995 11aa 6A4B     		ldr	r3, .L814
 10996 11ac 5B68     		ldr	r3, [r3, #4]
 10997              		.loc 20 493 41
 10998 11ae 07EE903A 		vmov	s15, r3	@ int
 10999 11b2 F8EEE77A 		vcvt.f32.s32	s15, s15
 11000 11b6 9FED687A 		vldr.32	s14, .L814+4
 11001 11ba 27EE877A 		vmul.f32	s14, s15, s14
 11002              		.loc 20 493 67
 11003 11be 674B     		ldr	r3, .L814+8
 11004 11c0 D3EDBE7A 		vldr.32	s15, [r3, #760]
 11005              		.loc 20 493 54
 11006 11c4 27EE277A 		vmul.f32	s14, s14, s15
 11007              		.loc 20 493 100
 11008 11c8 644B     		ldr	r3, .L814+8
 11009 11ca D3ED327A 		vldr.32	s15, [r3, #200]
 11010              		.loc 20 493 89
 11011 11ce 77EE677A 		vsub.f32	s15, s14, s15
 11012              		.loc 20 493 25
 11013 11d2 624B     		ldr	r3, .L814+8
 11014 11d4 C3ED0C7A 		vstr.32	s15, [r3, #48]
 494:Src/main.c    ****       foc1.data.iPhaseC = (adcData.ph_w * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 11015              		.loc 20 494 35
 11016 11d8 5E4B     		ldr	r3, .L814
 11017 11da 9B68     		ldr	r3, [r3, #8]
 11018              		.loc 20 494 41
 11019 11dc 07EE903A 		vmov	s15, r3	@ int
 11020 11e0 F8EEE77A 		vcvt.f32.s32	s15, s15
 11021 11e4 9FED5C7A 		vldr.32	s14, .L814+4
 11022 11e8 27EE877A 		vmul.f32	s14, s15, s14
 11023              		.loc 20 494 67
 11024 11ec 5B4B     		ldr	r3, .L814+8
 11025 11ee D3EDBE7A 		vldr.32	s15, [r3, #760]
 11026              		.loc 20 494 54
 11027 11f2 27EE277A 		vmul.f32	s14, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 715


 11028              		.loc 20 494 100
 11029 11f6 594B     		ldr	r3, .L814+8
 11030 11f8 D3ED337A 		vldr.32	s15, [r3, #204]
 11031              		.loc 20 494 89
 11032 11fc 77EE677A 		vsub.f32	s15, s14, s15
 11033              		.loc 20 494 25
 11034 1200 564B     		ldr	r3, .L814+8
 11035 1202 C3ED0D7A 		vstr.32	s15, [r3, #52]
 495:Src/main.c    ****       foc1.data.iAvg = sqrtf((SQ(foc1.data.iPhaseA) + SQ(foc1.data.iPhaseB) + SQ(foc1.data.iPhaseC)
 11036              		.loc 20 495 31
 11037 1206 554B     		ldr	r3, .L814+8
 11038 1208 93ED0B7A 		vldr.32	s14, [r3, #44]
 11039 120c 534B     		ldr	r3, .L814+8
 11040 120e D3ED0B7A 		vldr.32	s15, [r3, #44]
 11041 1212 27EE277A 		vmul.f32	s14, s14, s15
 11042              		.loc 20 495 55
 11043 1216 514B     		ldr	r3, .L814+8
 11044 1218 D3ED0C6A 		vldr.32	s13, [r3, #48]
 11045 121c 4F4B     		ldr	r3, .L814+8
 11046 121e D3ED0C7A 		vldr.32	s15, [r3, #48]
 11047 1222 66EEA77A 		vmul.f32	s15, s13, s15
 11048              		.loc 20 495 53
 11049 1226 37EE277A 		vadd.f32	s14, s14, s15
 11050              		.loc 20 495 79
 11051 122a 4C4B     		ldr	r3, .L814+8
 11052 122c D3ED0D6A 		vldr.32	s13, [r3, #52]
 11053 1230 4A4B     		ldr	r3, .L814+8
 11054 1232 D3ED0D7A 		vldr.32	s15, [r3, #52]
 11055 1236 66EEA77A 		vmul.f32	s15, s13, s15
 11056              		.loc 20 495 24
 11057 123a 77EE277A 		vadd.f32	s15, s14, s15
 11058 123e B0EE670A 		vmov.f32	s0, s15
 11059 1242 FFF7FEFF 		bl	sqrtf
 11060 1246 B0EE407A 		vmov.f32	s14, s0
 11061              		.loc 20 495 103
 11062 124a DFED457A 		vldr.32	s15, .L814+12
 11063 124e 67EE277A 		vmul.f32	s15, s14, s15
 11064              		.loc 20 495 22
 11065 1252 424B     		ldr	r3, .L814+8
 11066 1254 C3ED0E7A 		vstr.32	s15, [r3, #56]
 496:Src/main.c    ****       // filtered total current
 497:Src/main.c    ****       foc1.lpf_Iavg.in = foc1.data.iAvg;
 11067              		.loc 20 497 35
 11068 1258 404B     		ldr	r3, .L814+8
 11069 125a 9B6B     		ldr	r3, [r3, #56]	@ float
 11070              		.loc 20 497 24
 11071 125c 3F4A     		ldr	r2, .L814+8
 11072 125e C2F8C033 		str	r3, [r2, #960]	@ float
 498:Src/main.c    ****       LPF_calc(&foc1.lpf_Iavg);
 11073              		.loc 20 498 7
 11074 1262 4048     		ldr	r0, .L814+16
 11075 1264 FFF7FEFF 		bl	LPF_calc
 499:Src/main.c    ****       foc1.data.iAvgFiltered = foc1.lpf_Iavg.out;
 11076              		.loc 20 499 45
 11077 1268 3C4B     		ldr	r3, .L814+8
 11078 126a D3F8C833 		ldr	r3, [r3, #968]	@ float
 11079              		.loc 20 499 30
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 716


 11080 126e 3B4A     		ldr	r2, .L814+8
 11081 1270 D363     		str	r3, [r2, #60]	@ float
 500:Src/main.c    ****       // filtered BEMF
 501:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfA);
 11082              		.loc 20 501 7
 11083 1272 3D48     		ldr	r0, .L814+20
 11084 1274 FFF7FEFF 		bl	LPF_calc
 502:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfB);
 11085              		.loc 20 502 7
 11086 1278 3C48     		ldr	r0, .L814+24
 11087 127a FFF7FEFF 		bl	LPF_calc
 503:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfC);
 11088              		.loc 20 503 7
 11089 127e 3C48     		ldr	r0, .L814+28
 11090 1280 FFF7FEFF 		bl	LPF_calc
 504:Src/main.c    ****       // check ZCD and new commutation step
 505:Src/main.c    ****       foc1.cmtn.As = foc1.cmtn.lpf_bemfA.out;
 11091              		.loc 20 505 41
 11092 1284 354B     		ldr	r3, .L814+8
 11093 1286 D3F87C33 		ldr	r3, [r3, #892]	@ float
 11094              		.loc 20 505 20
 11095 128a 344A     		ldr	r2, .L814+8
 11096 128c C2F85033 		str	r3, [r2, #848]	@ float
 506:Src/main.c    ****       foc1.cmtn.Bs = foc1.cmtn.lpf_bemfB.out;
 11097              		.loc 20 506 41
 11098 1290 324B     		ldr	r3, .L814+8
 11099 1292 D3F88C33 		ldr	r3, [r3, #908]	@ float
 11100              		.loc 20 506 20
 11101 1296 314A     		ldr	r2, .L814+8
 11102 1298 C2F85433 		str	r3, [r2, #852]	@ float
 507:Src/main.c    ****       foc1.cmtn.Cs = foc1.cmtn.lpf_bemfC.out;
 11103              		.loc 20 507 41
 11104 129c 2F4B     		ldr	r3, .L814+8
 11105 129e D3F89C33 		ldr	r3, [r3, #924]	@ float
 11106              		.loc 20 507 20
 11107 12a2 2E4A     		ldr	r2, .L814+8
 11108 12a4 C2F85833 		str	r3, [r2, #856]	@ float
 508:Src/main.c    ****       foc1.calc.cmtn(&foc1.cmtn);
 11109              		.loc 20 508 16
 11110 12a8 2C4B     		ldr	r3, .L814+8
 11111 12aa D3F81434 		ldr	r3, [r3, #1044]
 11112              		.loc 20 508 7
 11113 12ae 3148     		ldr	r0, .L814+32
 11114 12b0 9847     		blx	r3
 11115              	.LVL13:
 509:Src/main.c    ****       // Calc Angle
 510:Src/main.c    ****       foc1.data.angle = MF_PI - (M_PI3 + ((float)foc1.cmtn.cmtnState * M_PI3));
 11116              		.loc 20 510 59
 11117 12b2 2A4B     		ldr	r3, .L814+8
 11118 12b4 93F86933 		ldrb	r3, [r3, #873]
 11119 12b8 DBB2     		uxtb	r3, r3
 11120              		.loc 20 510 43
 11121 12ba 07EE903A 		vmov	s15, r3	@ int
 11122 12be F8EE677A 		vcvt.f32.u32	s15, s15
 11123              		.loc 20 510 70
 11124 12c2 9FED2D7A 		vldr.32	s14, .L814+36
 11125 12c6 27EE877A 		vmul.f32	s14, s15, s14
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 717


 11126              		.loc 20 510 72
 11127 12ca F0EE086A 		vmov.f32	s13, #3.0e+0
 11128 12ce C7EE267A 		vdiv.f32	s15, s14, s13
 11129              		.loc 20 510 40
 11130 12d2 9FED2A7A 		vldr.32	s14, .L814+40
 11131 12d6 77EE877A 		vadd.f32	s15, s15, s14
 11132              		.loc 20 510 31
 11133 12da 9FED277A 		vldr.32	s14, .L814+36
 11134 12de 77EE677A 		vsub.f32	s15, s14, s15
 11135              		.loc 20 510 23
 11136 12e2 1E4B     		ldr	r3, .L814+8
 11137 12e4 C3ED367A 		vstr.32	s15, [r3, #216]
 511:Src/main.c    ****       // calc PLL
 512:Src/main.c    ****       foc1.pll.Ki = 10000.f;
 11138              		.loc 20 512 19
 11139 12e8 1C4B     		ldr	r3, .L814+8
 11140 12ea 254A     		ldr	r2, .L814+44
 11141 12ec C3F8BC23 		str	r2, [r3, #956]	@ float
 513:Src/main.c    ****       foc1.pll.AngleRaw = foc1.data.angle;
 11142              		.loc 20 513 36
 11143 12f0 1A4B     		ldr	r3, .L814+8
 11144 12f2 D3F8D830 		ldr	r3, [r3, #216]	@ float
 11145              		.loc 20 513 25
 11146 12f6 194A     		ldr	r2, .L814+8
 11147 12f8 C2F8A433 		str	r3, [r2, #932]	@ float
 514:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 11148              		.loc 20 514 16
 11149 12fc 174B     		ldr	r3, .L814+8
 11150 12fe D3F81C34 		ldr	r3, [r3, #1052]
 11151              		.loc 20 514 7
 11152 1302 2048     		ldr	r0, .L814+48
 11153 1304 9847     		blx	r3
 11154              	.LVL14:
 515:Src/main.c    ****       // Indicate motor state
 516:Src/main.c    ****       if (foc1.data.iAvgFiltered > 0.2f || foc1.pll.SpeedPll < 10.f) // indicate non-zero current
 11155              		.loc 20 516 20
 11156 1306 154B     		ldr	r3, .L814+8
 11157 1308 D3ED0F7A 		vldr.32	s15, [r3, #60]
 11158              		.loc 20 516 10
 11159 130c 9FED1E7A 		vldr.32	s14, .L814+52
 11160 1310 F4EEC77A 		vcmpe.f32	s15, s14
 11161 1314 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11162 1318 09DC     		bgt	.L588
 11163              		.loc 20 516 52 discriminator 1
 11164 131a 104B     		ldr	r3, .L814+8
 11165 131c D3EDEC7A 		vldr.32	s15, [r3, #944]
 11166              		.loc 20 516 41 discriminator 1
 11167 1320 B2EE047A 		vmov.f32	s14, #1.0e+1
 11168 1324 F4EEC77A 		vcmpe.f32	s15, s14
 11169 1328 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11170 132c 03D5     		bpl	.L589
 11171              	.L588:
 517:Src/main.c    ****         ledDelay = 0.5f;
 11172              		.loc 20 517 18
 11173 132e 174B     		ldr	r3, .L814+56
 11174 1330 4FF07C52 		mov	r2, #1056964608
 11175 1334 1A60     		str	r2, [r3]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 718


 11176              	.L589:
 518:Src/main.c    ****       if (foc1.pll.SpeedPll > 10.f) // indicate non-zero speed
 11177              		.loc 20 518 19
 11178 1336 094B     		ldr	r3, .L814+8
 11179 1338 D3EDEC7A 		vldr.32	s15, [r3, #944]
 11180              		.loc 20 518 10
 11181 133c B2EE047A 		vmov.f32	s14, #1.0e+1
 11182 1340 F4EEC77A 		vcmpe.f32	s15, s14
 11183 1344 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11184 1348 24DD     		ble	.L783
 519:Src/main.c    ****         ledDelay = 0.2f;
 11185              		.loc 20 519 18
 11186 134a 104B     		ldr	r3, .L814+56
 11187 134c 104A     		ldr	r2, .L814+60
 11188 134e 1A60     		str	r2, [r3]	@ float
 11189 1350 24E0     		b	.L593
 11190              	.L815:
 11191 1352 00BF     		.align	2
 11192              	.L814:
 11193 1354 00000000 		.word	adcData
 11194 1358 F8078039 		.word	964691960
 11195 135c 00000000 		.word	foc1
 11196 1360 9FAA2A3F 		.word	1059760799
 11197 1364 C0030000 		.word	foc1+960
 11198 1368 74030000 		.word	foc1+884
 11199 136c 84030000 		.word	foc1+900
 11200 1370 94030000 		.word	foc1+916
 11201 1374 44030000 		.word	foc1+836
 11202 1378 DB0F4940 		.word	1078530011
 11203 137c 920A863F 		.word	1065749138
 11204 1380 00401C46 		.word	1176256512
 11205 1384 A4030000 		.word	foc1+932
 11206 1388 CDCC4C3E 		.word	1045220557
 11207 138c 00000000 		.word	ledDelay
 11208 1390 CDCC4C3E 		.word	1045220557
 11209              	.L783:
 520:Src/main.c    ****       else
 521:Src/main.c    ****         ledDelay = 1.f;
 11210              		.loc 20 521 18
 11211 1394 A14B     		ldr	r3, .L816
 11212 1396 4FF07E52 		mov	r2, #1065353216
 11213 139a 1A60     		str	r2, [r3]	@ float
 11214              	.L593:
 522:Src/main.c    ****       // calc speed control
 523:Src/main.c    ****       // ramp speed reference
 524:Src/main.c    ****       if (foc1.pi_spd.Ref < (fabsf(foc1.data.speedRef) - foc1.config.tS)) // add some hysteresys
 11215              		.loc 20 524 22
 11216 139c A04B     		ldr	r3, .L816+4
 11217 139e 93ED667A 		vldr.32	s14, [r3, #408]
 11218              		.loc 20 524 45
 11219 13a2 9F4B     		ldr	r3, .L816+4
 11220 13a4 D3ED077A 		vldr.32	s15, [r3, #28]
 11221              		.loc 20 524 30
 11222 13a8 F0EEE76A 		vabs.f32	s13, s15
 11223              		.loc 20 524 69
 11224 13ac 9C4B     		ldr	r3, .L816+4
 11225 13ae D3EDBD7A 		vldr.32	s15, [r3, #756]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 719


 11226              		.loc 20 524 56
 11227 13b2 76EEE77A 		vsub.f32	s15, s13, s15
 11228              		.loc 20 524 10
 11229 13b6 B4EEE77A 		vcmpe.f32	s14, s15
 11230 13ba F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11231 13be 0ED5     		bpl	.L594
 525:Src/main.c    ****       {
 526:Src/main.c    ****         foc1.pi_spd.Ref += foc1.config.tS * 1250.f; // ramp rate: 1500.0 rad/s/s
 11232              		.loc 20 526 39
 11233 13c0 974B     		ldr	r3, .L816+4
 11234 13c2 D3EDBD7A 		vldr.32	s15, [r3, #756]
 11235              		.loc 20 526 43
 11236 13c6 9FED977A 		vldr.32	s14, .L816+8
 11237 13ca 27EE877A 		vmul.f32	s14, s15, s14
 11238              		.loc 20 526 25
 11239 13ce 944B     		ldr	r3, .L816+4
 11240 13d0 D3ED667A 		vldr.32	s15, [r3, #408]
 11241 13d4 77EE277A 		vadd.f32	s15, s14, s15
 11242 13d8 914B     		ldr	r3, .L816+4
 11243 13da C3ED667A 		vstr.32	s15, [r3, #408]
 11244              	.L594:
 527:Src/main.c    ****       }
 528:Src/main.c    ****       if (foc1.pi_spd.Ref > (fabsf(foc1.data.speedRef) + foc1.config.tS))
 11245              		.loc 20 528 22
 11246 13de 904B     		ldr	r3, .L816+4
 11247 13e0 93ED667A 		vldr.32	s14, [r3, #408]
 11248              		.loc 20 528 45
 11249 13e4 8E4B     		ldr	r3, .L816+4
 11250 13e6 D3ED077A 		vldr.32	s15, [r3, #28]
 11251              		.loc 20 528 30
 11252 13ea F0EEE76A 		vabs.f32	s13, s15
 11253              		.loc 20 528 69
 11254 13ee 8C4B     		ldr	r3, .L816+4
 11255 13f0 D3EDBD7A 		vldr.32	s15, [r3, #756]
 11256              		.loc 20 528 56
 11257 13f4 76EEA77A 		vadd.f32	s15, s13, s15
 11258              		.loc 20 528 10
 11259 13f8 B4EEE77A 		vcmpe.f32	s14, s15
 11260 13fc F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11261 1400 0EDD     		ble	.L596
 529:Src/main.c    ****       {
 530:Src/main.c    ****         foc1.pi_spd.Ref -= foc1.config.tS * 1250.f; // ramp rate: 1500.0 rad/s/s
 11262              		.loc 20 530 39
 11263 1402 874B     		ldr	r3, .L816+4
 11264 1404 D3EDBD7A 		vldr.32	s15, [r3, #756]
 11265              		.loc 20 530 43
 11266 1408 9FED867A 		vldr.32	s14, .L816+8
 11267 140c 67EE877A 		vmul.f32	s15, s15, s14
 11268              		.loc 20 530 25
 11269 1410 834B     		ldr	r3, .L816+4
 11270 1412 93ED667A 		vldr.32	s14, [r3, #408]
 11271 1416 77EE677A 		vsub.f32	s15, s14, s15
 11272 141a 814B     		ldr	r3, .L816+4
 11273 141c C3ED667A 		vstr.32	s15, [r3, #408]
 11274              	.L596:
 531:Src/main.c    ****       }
 532:Src/main.c    ****       foc1.pi_spd.Fdb = fabsf(foc1.pll.SpeedPll);
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 720


 11275              		.loc 20 532 39
 11276 1420 7F4B     		ldr	r3, .L816+4
 11277 1422 D3EDEC7A 		vldr.32	s15, [r3, #944]
 11278              		.loc 20 532 25
 11279 1426 F0EEE77A 		vabs.f32	s15, s15
 11280              		.loc 20 532 23
 11281 142a 7D4B     		ldr	r3, .L816+4
 11282 142c C3ED677A 		vstr.32	s15, [r3, #412]
 533:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_spd);
 11283              		.loc 20 533 16
 11284 1430 7B4B     		ldr	r3, .L816+4
 11285 1432 D3F80034 		ldr	r3, [r3, #1024]
 11286              		.loc 20 533 7
 11287 1436 7C48     		ldr	r0, .L816+12
 11288 1438 9847     		blx	r3
 11289              	.LVL15:
 534:Src/main.c    ****       foc1.data.bldc_duty = foc1.pi_spd.Out;
 11290              		.loc 20 534 40
 11291 143a 794B     		ldr	r3, .L816+4
 11292 143c D3F8C031 		ldr	r3, [r3, #448]	@ float
 11293              		.loc 20 534 27
 11294 1440 774A     		ldr	r2, .L816+4
 11295 1442 C2F8E830 		str	r3, [r2, #232]	@ float
 535:Src/main.c    ****       /* set startup duty if we has start conditions */
 536:Src/main.c    ****       foc1.data.bldc_duty = (foc1.flag.driveStateSwitched == 1) ? foc1.data.bldc_dutyStart : foc1.d
 11296              		.loc 20 536 39
 11297 1446 764B     		ldr	r3, .L816+4
 11298 1448 DB78     		ldrb	r3, [r3, #3]
 11299 144a DBB2     		uxtb	r3, r3
 11300              		.loc 20 536 92
 11301 144c 012B     		cmp	r3, #1
 11302 144e 03D1     		bne	.L598
 11303              		.loc 20 536 92 is_stmt 0 discriminator 1
 11304 1450 734B     		ldr	r3, .L816+4
 11305 1452 D3F8F030 		ldr	r3, [r3, #240]	@ float
 11306 1456 02E0     		b	.L599
 11307              	.L598:
 11308              		.loc 20 536 92 discriminator 2
 11309 1458 714B     		ldr	r3, .L816+4
 11310 145a D3F8E830 		ldr	r3, [r3, #232]	@ float
 11311              	.L599:
 11312              		.loc 20 536 27 is_stmt 1 discriminator 4
 11313 145e 704A     		ldr	r2, .L816+4
 11314 1460 C2F8E830 		str	r3, [r2, #232]	@ float
 537:Src/main.c    ****       // New commutation
 538:Src/main.c    ****       /* if first enter, make 1 commutation blindly */
 539:Src/main.c    ****       if (foc1.cmtn.Trigger > 0 || foc1.flag.driveStateSwitched == 1)
 11315              		.loc 20 539 20 discriminator 4
 11316 1464 6E4B     		ldr	r3, .L816+4
 11317 1466 93F84433 		ldrb	r3, [r3, #836]
 11318 146a DBB2     		uxtb	r3, r3
 11319              		.loc 20 539 10 discriminator 4
 11320 146c 002B     		cmp	r3, #0
 11321 146e 04D1     		bne	.L600
 11322              		.loc 20 539 45 discriminator 1
 11323 1470 6B4B     		ldr	r3, .L816+4
 11324 1472 DB78     		ldrb	r3, [r3, #3]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 721


 11325 1474 DBB2     		uxtb	r3, r3
 11326              		.loc 20 539 33 discriminator 1
 11327 1476 012B     		cmp	r3, #1
 11328 1478 3AD1     		bne	.L601
 11329              	.L600:
 540:Src/main.c    ****       {
 541:Src/main.c    ****         foc1.flag.driveStateSwitched = 0;                   //(fabsf(foc1.pll.SpeedPll) < 5.f) ? 1 
 11330              		.loc 20 541 38
 11331 147a 694B     		ldr	r3, .L816+4
 11332 147c 0022     		movs	r2, #0
 11333 147e DA70     		strb	r2, [r3, #3]
 542:Src/main.c    ****         foc1.cmtn.dir = (foc1.data.speedRef < 0.f) ? 1 : 0; // change comm sequance if speedRef is 
 11334              		.loc 20 542 35
 11335 1480 674B     		ldr	r3, .L816+4
 11336 1482 D3ED077A 		vldr.32	s15, [r3, #28]
 11337              		.loc 20 542 56
 11338 1486 F5EEC07A 		vcmpe.f32	s15, #0
 11339 148a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11340 148e 4CBF     		ite	mi
 11341 1490 0123     		movmi	r3, #1
 11342 1492 0023     		movpl	r3, #0
 11343 1494 DBB2     		uxtb	r3, r3
 11344 1496 1A46     		mov	r2, r3
 11345              		.loc 20 542 23
 11346 1498 614B     		ldr	r3, .L816+4
 11347 149a 83F86823 		strb	r2, [r3, #872]
 543:Src/main.c    ****         if (foc1.cmtn.dir == 1)
 11348              		.loc 20 543 22
 11349 149e 604B     		ldr	r3, .L816+4
 11350 14a0 93F86833 		ldrb	r3, [r3, #872]
 11351 14a4 DBB2     		uxtb	r3, r3
 11352              		.loc 20 543 12
 11353 14a6 012B     		cmp	r3, #1
 11354 14a8 11D1     		bne	.L602
 544:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState >= 5) ? 0 : foc1.cmtn.cmtnState + 1;
 11355              		.loc 20 544 43
 11356 14aa 5D4B     		ldr	r3, .L816+4
 11357 14ac 93F86933 		ldrb	r3, [r3, #873]
 11358 14b0 DBB2     		uxtb	r3, r3
 11359              		.loc 20 544 31
 11360 14b2 042B     		cmp	r3, #4
 11361 14b4 06D8     		bhi	.L603
 11362              		.loc 20 544 75 discriminator 1
 11363 14b6 5A4B     		ldr	r3, .L816+4
 11364 14b8 93F86933 		ldrb	r3, [r3, #873]
 11365 14bc DBB2     		uxtb	r3, r3
 11366              		.loc 20 544 31 discriminator 1
 11367 14be 0133     		adds	r3, r3, #1
 11368 14c0 DBB2     		uxtb	r3, r3
 11369 14c2 00E0     		b	.L604
 11370              	.L603:
 11371              		.loc 20 544 31 is_stmt 0 discriminator 2
 11372 14c4 0023     		movs	r3, #0
 11373              	.L604:
 11374              		.loc 20 544 31 discriminator 4
 11375 14c6 564A     		ldr	r2, .L816+4
 11376 14c8 82F86933 		strb	r3, [r2, #873]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 722


 11377 14cc 10E0     		b	.L601
 11378              	.L602:
 545:Src/main.c    ****         else
 546:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState <= 0) ? 5 : foc1.cmtn.cmtnState - 1;
 11379              		.loc 20 546 43 is_stmt 1
 11380 14ce 544B     		ldr	r3, .L816+4
 11381 14d0 93F86933 		ldrb	r3, [r3, #873]
 11382 14d4 DBB2     		uxtb	r3, r3
 11383              		.loc 20 546 31
 11384 14d6 002B     		cmp	r3, #0
 11385 14d8 06D0     		beq	.L605
 11386              		.loc 20 546 75 discriminator 1
 11387 14da 514B     		ldr	r3, .L816+4
 11388 14dc 93F86933 		ldrb	r3, [r3, #873]
 11389 14e0 DBB2     		uxtb	r3, r3
 11390              		.loc 20 546 31 discriminator 1
 11391 14e2 013B     		subs	r3, r3, #1
 11392 14e4 DBB2     		uxtb	r3, r3
 11393 14e6 00E0     		b	.L606
 11394              	.L605:
 11395              		.loc 20 546 31 is_stmt 0 discriminator 2
 11396 14e8 0523     		movs	r3, #5
 11397              	.L606:
 11398              		.loc 20 546 31 discriminator 4
 11399 14ea 4D4A     		ldr	r2, .L816+4
 11400 14ec 82F86933 		strb	r3, [r2, #873]
 11401              	.L601:
 547:Src/main.c    ****       }
 548:Src/main.c    ****       // Update PWM values
 549:Src/main.c    ****       bldcpwm_update((uint32_t)foc1.data.halfPwmPeriod, (uint32_t)(foc1.data.halfPwmPeriod * foc1.d
 11402              		.loc 20 549 41 is_stmt 1
 11403 14f0 4B4B     		ldr	r3, .L816+4
 11404 14f2 D3ED377A 		vldr.32	s15, [r3, #220]
 11405              		.loc 20 549 7
 11406 14f6 FCEEE76A 		vcvt.u32.f32	s13, s15
 11407              		.loc 20 549 77
 11408 14fa 494B     		ldr	r3, .L816+4
 11409 14fc 93ED377A 		vldr.32	s14, [r3, #220]
 11410              		.loc 20 549 103
 11411 1500 474B     		ldr	r3, .L816+4
 11412 1502 D3ED3A7A 		vldr.32	s15, [r3, #232]
 11413              		.loc 20 549 92
 11414 1506 67EE277A 		vmul.f32	s15, s14, s15
 11415              		.loc 20 549 7
 11416 150a FCEEE77A 		vcvt.u32.f32	s15, s15
 11417              		.loc 20 549 125
 11418 150e 444B     		ldr	r3, .L816+4
 11419 1510 93F86933 		ldrb	r3, [r3, #873]
 11420 1514 DBB2     		uxtb	r3, r3
 11421              		.loc 20 549 7
 11422 1516 1A46     		mov	r2, r3
 11423 1518 17EE901A 		vmov	r1, s15	@ int
 11424 151c 16EE900A 		vmov	r0, s13	@ int
 11425 1520 FFF7FEFF 		bl	bldcpwm_update
 550:Src/main.c    ****       // call datalogger
 551:Src/main.c    ****       dataLog.in1 = foc1.cmtn.As;
 11426              		.loc 20 551 30
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 723


 11427 1524 3E4B     		ldr	r3, .L816+4
 11428 1526 D3F85023 		ldr	r2, [r3, #848]	@ float
 11429              		.loc 20 551 19
 11430 152a 404B     		ldr	r3, .L816+16
 11431 152c 03F58153 		add	r3, r3, #4128
 11432 1530 1A60     		str	r2, [r3]	@ float
 552:Src/main.c    ****       dataLog.in2 = foc1.cmtn.Trigger;
 11433              		.loc 20 552 30
 11434 1532 3B4B     		ldr	r3, .L816+4
 11435 1534 93F84433 		ldrb	r3, [r3, #836]
 11436 1538 DBB2     		uxtb	r3, r3
 11437              		.loc 20 552 19
 11438 153a 07EE903A 		vmov	s15, r3	@ int
 11439 153e F8EE677A 		vcvt.f32.u32	s15, s15
 11440 1542 3A4B     		ldr	r3, .L816+16
 11441 1544 03F58153 		add	r3, r3, #4128
 11442 1548 0433     		adds	r3, r3, #4
 11443 154a C3ED007A 		vstr.32	s15, [r3]
 553:Src/main.c    ****       dataLog.in3 = foc1.cmtn.Neutral;
 11444              		.loc 20 553 30
 11445 154e 344B     		ldr	r3, .L816+4
 11446 1550 D3F87023 		ldr	r2, [r3, #880]	@ float
 11447              		.loc 20 553 19
 11448 1554 354B     		ldr	r3, .L816+16
 11449 1556 03F58153 		add	r3, r3, #4128
 11450 155a 0833     		adds	r3, r3, #8
 11451 155c 1A60     		str	r2, [r3]	@ float
 554:Src/main.c    ****       dataLog.in4 = foc1.cmtn.fluxBuff;
 11452              		.loc 20 554 30
 11453 155e 304B     		ldr	r3, .L816+4
 11454 1560 D3F84823 		ldr	r2, [r3, #840]	@ float
 11455              		.loc 20 554 19
 11456 1564 314B     		ldr	r3, .L816+16
 11457 1566 03F58153 		add	r3, r3, #4128
 11458 156a 0C33     		adds	r3, r3, #12
 11459 156c 1A60     		str	r2, [r3]	@ float
 555:Src/main.c    ****       datalogCalc(&dataLog);
 11460              		.loc 20 555 7
 11461 156e 2F48     		ldr	r0, .L816+16
 11462 1570 FFF7FEFF 		bl	datalogCalc
 556:Src/main.c    ****       break;
 11463              		.loc 20 556 7
 11464 1574 03F0A2BD 		b	.L608
 11465              	.L522:
 557:Src/main.c    ****     case FAULT_BLDC:
 558:Src/main.c    ****       if (foc1.data.isrCntr0 == 1)
 11466              		.loc 20 558 20
 11467 1578 294B     		ldr	r3, .L816+4
 11468 157a D3F8B430 		ldr	r3, [r3, #180]
 11469              		.loc 20 558 10
 11470 157e 012B     		cmp	r3, #1
 11471 1580 43F09585 		bne	.L796
 559:Src/main.c    ****         LL_GPIO_TogglePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin);
 11472              		.loc 20 559 9
 11473 1584 4FF40051 		mov	r1, #8192
 11474 1588 2948     		ldr	r0, .L816+20
 11475 158a FFF7FEFF 		bl	LL_GPIO_TogglePin
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 724


 560:Src/main.c    ****       break;
 11476              		.loc 20 560 7
 11477 158e 03F08EBD 		b	.L796
 11478              	.L520:
 561:Src/main.c    ****     default:
 562:Src/main.c    ****       break;
 563:Src/main.c    ****     }
 564:Src/main.c    ****   }
 565:Src/main.c    ****   else if (foc1.config.mode == FOC)
 11479              		.loc 20 565 23
 11480 1592 234B     		ldr	r3, .L816+4
 11481 1594 93F8E032 		ldrb	r3, [r3, #736]
 11482 1598 DBB2     		uxtb	r3, r3
 11483              		.loc 20 565 11
 11484 159a 012B     		cmp	r3, #1
 11485 159c 43F08985 		bne	.L797
 566:Src/main.c    ****   {
 567:Src/main.c    ****     /* take data from ADC */
 568:Src/main.c    ****     adcData.ph_v = ADC1->JDR1;
 11486              		.loc 20 568 24
 11487 15a0 4FF0A043 		mov	r3, #1342177280
 11488 15a4 D3F88030 		ldr	r3, [r3, #128]
 11489 15a8 1A46     		mov	r2, r3
 11490              		.loc 20 568 18
 11491 15aa 224B     		ldr	r3, .L816+24
 11492 15ac 5A60     		str	r2, [r3, #4]
 569:Src/main.c    ****     adcData.ph_w = ADC1->JDR2;
 11493              		.loc 20 569 24
 11494 15ae 4FF0A043 		mov	r3, #1342177280
 11495 15b2 D3F88430 		ldr	r3, [r3, #132]
 11496 15b6 1A46     		mov	r2, r3
 11497              		.loc 20 569 18
 11498 15b8 1E4B     		ldr	r3, .L816+24
 11499 15ba 9A60     		str	r2, [r3, #8]
 570:Src/main.c    ****     adcData.ph_u = ADC1->JDR3;
 11500              		.loc 20 570 24
 11501 15bc 4FF0A043 		mov	r3, #1342177280
 11502 15c0 D3F88830 		ldr	r3, [r3, #136]
 11503 15c4 1A46     		mov	r2, r3
 11504              		.loc 20 570 18
 11505 15c6 1B4B     		ldr	r3, .L816+24
 11506 15c8 1A60     		str	r2, [r3]
 571:Src/main.c    ****     adcData.v_dc = ADC1->JDR4;
 11507              		.loc 20 571 24
 11508 15ca 4FF0A043 		mov	r3, #1342177280
 11509 15ce D3F88C30 		ldr	r3, [r3, #140]
 11510 15d2 1A46     		mov	r2, r3
 11511              		.loc 20 571 18
 11512 15d4 174B     		ldr	r3, .L816+24
 11513 15d6 9A61     		str	r2, [r3, #24]
 572:Src/main.c    ****     adcData.pcb_temp = ADC2->JDR1;
 11514              		.loc 20 572 28
 11515 15d8 174B     		ldr	r3, .L816+28
 11516 15da D3F88030 		ldr	r3, [r3, #128]
 11517 15de 1A46     		mov	r2, r3
 11518              		.loc 20 572 22
 11519 15e0 144B     		ldr	r3, .L816+24
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 725


 11520 15e2 DA61     		str	r2, [r3, #28]
 573:Src/main.c    ****     /* PCBtemp channel used software trigger */
 574:Src/main.c    ****     LL_ADC_INJ_StartConversion(ADC2);
 11521              		.loc 20 574 5
 11522 15e4 1448     		ldr	r0, .L816+28
 11523 15e6 FFF7FEFF 		bl	LL_ADC_INJ_StartConversion
 575:Src/main.c    **** 
 576:Src/main.c    ****     switch (foc1.driveState)
 11524              		.loc 20 576 17
 11525 15ea 0D4B     		ldr	r3, .L816+4
 11526 15ec 1B78     		ldrb	r3, [r3]
 11527 15ee DBB2     		uxtb	r3, r3
 11528              		.loc 20 576 5
 11529 15f0 072B     		cmp	r3, #7
 11530 15f2 03F26085 		bhi	.L798
 11531 15f6 01A2     		adr	r2, .L611
 11532 15f8 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 11533              		.p2align 2
 11534              	.L611:
 11535 15fc 3D160000 		.word	.L618+1
 11536 1600 85190000 		.word	.L617+1
 11537 1604 FF1D0000 		.word	.L616+1
 11538 1608 55270000 		.word	.L615+1
 11539 160c 352E0000 		.word	.L614+1
 11540 1610 A3360000 		.word	.L613+1
 11541 1614 773F0000 		.word	.L612+1
 11542 1618 8D500000 		.word	.L610+1
 11543              		.p2align 1
 11544              	.L817:
 11545              		.align	2
 11546              	.L816:
 11547 161c 00000000 		.word	ledDelay
 11548 1620 00000000 		.word	foc1
 11549 1624 00409C44 		.word	1151090688
 11550 1628 98010000 		.word	foc1+408
 11551 162c 00000000 		.word	dataLog
 11552 1630 00080048 		.word	1207961600
 11553 1634 00000000 		.word	adcData
 11554 1638 00010050 		.word	1342177536
 11555              	.L618:
 577:Src/main.c    ****     {
 578:Src/main.c    ****     case STOP:
 579:Src/main.c    ****       /* In STOP case: set dutyClycle to 50%, calc offset currents and reset all modules */
 580:Src/main.c    ****       // Reset if FAULT state before
 581:Src/main.c    ****       LL_GPIO_ResetOutputPin(LED_FAULT_GPIO_Port, LED_FAULT_Pin);
 11556              		.loc 20 581 7
 11557 163c 4FF40051 		mov	r1, #8192
 11558 1640 C248     		ldr	r0, .L818
 11559 1642 FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
 582:Src/main.c    ****       // Reset controllers
 583:Src/main.c    ****       foc1.data.idRef = 0.f;
 11560              		.loc 20 583 23
 11561 1646 C24B     		ldr	r3, .L818+4
 11562 1648 4FF00002 		mov	r2, #0
 11563 164c 1A61     		str	r2, [r3, #16]	@ float
 584:Src/main.c    ****       foc1.data.iqRef = 0.f;
 11564              		.loc 20 584 23
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 726


 11565 164e C04B     		ldr	r3, .L818+4
 11566 1650 4FF00002 		mov	r2, #0
 11567 1654 5A61     		str	r2, [r3, #20]	@ float
 585:Src/main.c    ****       foc1.pi_id.Ui = 0.f;
 11568              		.loc 20 585 21
 11569 1656 BE4B     		ldr	r3, .L818+4
 11570 1658 4FF00002 		mov	r2, #0
 11571 165c C3F82C21 		str	r2, [r3, #300]	@ float
 586:Src/main.c    ****       foc1.pi_id.OutPreSat = 0.f;
 11572              		.loc 20 586 28
 11573 1660 BB4B     		ldr	r3, .L818+4
 11574 1662 4FF00002 		mov	r2, #0
 11575 1666 C3F83421 		str	r2, [r3, #308]	@ float
 587:Src/main.c    ****       foc1.pi_iq.Ui = 0.f;
 11576              		.loc 20 587 21
 11577 166a B94B     		ldr	r3, .L818+4
 11578 166c 4FF00002 		mov	r2, #0
 11579 1670 C3F86C21 		str	r2, [r3, #364]	@ float
 588:Src/main.c    ****       foc1.pi_iq.OutPreSat = 0.f;
 11580              		.loc 20 588 28
 11581 1674 B64B     		ldr	r3, .L818+4
 11582 1676 4FF00002 		mov	r2, #0
 11583 167a C3F87421 		str	r2, [r3, #372]	@ float
 589:Src/main.c    ****       foc1.pi_spd.Ui = 0.f;
 11584              		.loc 20 589 22
 11585 167e B44B     		ldr	r3, .L818+4
 11586 1680 4FF00002 		mov	r2, #0
 11587 1684 C3F8AC21 		str	r2, [r3, #428]	@ float
 590:Src/main.c    ****       foc1.pi_spd.OutPreSat = 0.f;
 11588              		.loc 20 590 29
 11589 1688 B14B     		ldr	r3, .L818+4
 11590 168a 4FF00002 		mov	r2, #0
 11591 168e C3F8B421 		str	r2, [r3, #436]	@ float
 591:Src/main.c    ****       foc1.data.angle = 0.f;
 11592              		.loc 20 591 23
 11593 1692 AF4B     		ldr	r3, .L818+4
 11594 1694 4FF00002 		mov	r2, #0
 11595 1698 C3F8D820 		str	r2, [r3, #216]	@ float
 592:Src/main.c    ****       hall.angleInc = 0.f;
 11596              		.loc 20 592 21
 11597 169c AD4B     		ldr	r3, .L818+8
 11598 169e 4FF00002 		mov	r2, #0
 11599 16a2 9A62     		str	r2, [r3, #40]	@ float
 593:Src/main.c    ****       hall.state = hall.statePr;
 11600              		.loc 20 593 24
 11601 16a4 AB4B     		ldr	r3, .L818+8
 11602 16a6 1B79     		ldrb	r3, [r3, #4]
 11603 16a8 DAB2     		uxtb	r2, r3
 11604              		.loc 20 593 18
 11605 16aa AA4B     		ldr	r3, .L818+8
 11606 16ac DA70     		strb	r2, [r3, #3]
 594:Src/main.c    ****       ledDelay = 0.f;
 11607              		.loc 20 594 16
 11608 16ae AA4B     		ldr	r3, .L818+12
 11609 16b0 4FF00002 		mov	r2, #0
 11610 16b4 1A60     		str	r2, [r3]	@ float
 595:Src/main.c    ****       // Angle generator
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 727


 596:Src/main.c    ****       // foc1.data.angle += foc1.data.freqStep * foc1.data.freq;
 597:Src/main.c    ****       // foc1.data.angle = (foc1.data.angle > MF_PI) ? -MF_PI : foc1.data.angle;
 598:Src/main.c    ****       // calc current sensors offset
 599:Src/main.c    ****       foc1.data.offsetCurrA = (float)adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent; /
 11611              		.loc 20 599 45
 11612 16b6 A94B     		ldr	r3, .L818+16
 11613 16b8 1B68     		ldr	r3, [r3]
 11614              		.loc 20 599 31
 11615 16ba 07EE903A 		vmov	s15, r3	@ int
 11616 16be F8EEE77A 		vcvt.f32.s32	s15, s15
 11617              		.loc 20 599 51
 11618 16c2 9FEDA77A 		vldr.32	s14, .L818+20
 11619 16c6 27EE877A 		vmul.f32	s14, s15, s14
 11620              		.loc 20 599 77
 11621 16ca A14B     		ldr	r3, .L818+4
 11622 16cc D3EDBE7A 		vldr.32	s15, [r3, #760]
 11623              		.loc 20 599 64
 11624 16d0 67EE277A 		vmul.f32	s15, s14, s15
 11625              		.loc 20 599 29
 11626 16d4 9E4B     		ldr	r3, .L818+4
 11627 16d6 C3ED317A 		vstr.32	s15, [r3, #196]
 600:Src/main.c    ****       foc1.data.offsetCurrB = (float)adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent; /
 11628              		.loc 20 600 45
 11629 16da A04B     		ldr	r3, .L818+16
 11630 16dc 5B68     		ldr	r3, [r3, #4]
 11631              		.loc 20 600 31
 11632 16de 07EE903A 		vmov	s15, r3	@ int
 11633 16e2 F8EEE77A 		vcvt.f32.s32	s15, s15
 11634              		.loc 20 600 51
 11635 16e6 9FED9E7A 		vldr.32	s14, .L818+20
 11636 16ea 27EE877A 		vmul.f32	s14, s15, s14
 11637              		.loc 20 600 77
 11638 16ee 984B     		ldr	r3, .L818+4
 11639 16f0 D3EDBE7A 		vldr.32	s15, [r3, #760]
 11640              		.loc 20 600 64
 11641 16f4 67EE277A 		vmul.f32	s15, s14, s15
 11642              		.loc 20 600 29
 11643 16f8 954B     		ldr	r3, .L818+4
 11644 16fa C3ED327A 		vstr.32	s15, [r3, #200]
 601:Src/main.c    ****       foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 11645              		.loc 20 601 43
 11646 16fe 974B     		ldr	r3, .L818+16
 11647 1700 9B69     		ldr	r3, [r3, #24]
 11648              		.loc 20 601 29
 11649 1702 07EE903A 		vmov	s15, r3	@ int
 11650 1706 F8EEE77A 		vcvt.f32.s32	s15, s15
 11651              		.loc 20 601 49
 11652 170a 9FED957A 		vldr.32	s14, .L818+20
 11653 170e 27EE877A 		vmul.f32	s14, s15, s14
 11654              		.loc 20 601 75
 11655 1712 8F4B     		ldr	r3, .L818+4
 11656 1714 D3EDBF7A 		vldr.32	s15, [r3, #764]
 11657              		.loc 20 601 62
 11658 1718 67EE277A 		vmul.f32	s15, s14, s15
 11659              		.loc 20 601 27
 11660 171c 8C4B     		ldr	r3, .L818+4
 11661 171e C3EDA97A 		vstr.32	s15, [r3, #676]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 728


 602:Src/main.c    ****       // calc sin/cos
 603:Src/main.c    ****       foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(0.0f)));
 11662              		.loc 20 603 28
 11663 1722 0020     		movs	r0, #0
 11664 1724 FFF7FEFF 		bl	utSinAbs
 11665 1728 07EE900A 		vmov	s15, r0	@ int
 11666 172c F8EEE77A 		vcvt.f32.s32	s15, s15
 11667 1730 9FED8C7A 		vldr.32	s14, .L818+24
 11668 1734 67EE877A 		vmul.f32	s15, s15, s14
 11669              		.loc 20 603 26
 11670 1738 854B     		ldr	r3, .L818+4
 11671 173a C3ED1A7A 		vstr.32	s15, [r3, #104]
 604:Src/main.c    ****       foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(0.0f)));
 11672              		.loc 20 604 28
 11673 173e 0020     		movs	r0, #0
 11674 1740 FFF7FEFF 		bl	utCosAbs
 11675 1744 07EE900A 		vmov	s15, r0	@ int
 11676 1748 F8EEE77A 		vcvt.f32.s32	s15, s15
 11677 174c 9FED857A 		vldr.32	s14, .L818+24
 11678 1750 67EE877A 		vmul.f32	s15, s15, s14
 11679              		.loc 20 604 26
 11680 1754 7E4B     		ldr	r3, .L818+4
 11681 1756 C3ED1B7A 		vstr.32	s15, [r3, #108]
 605:Src/main.c    ****       // calc phase voltages
 606:Src/main.c    ****       if (foc1.config.sim == 1)
 11682              		.loc 20 606 22
 11683 175a 7D4B     		ldr	r3, .L818+4
 11684 175c 93F8E132 		ldrb	r3, [r3, #737]
 11685 1760 DBB2     		uxtb	r3, r3
 11686              		.loc 20 606 10
 11687 1762 012B     		cmp	r3, #1
 11688 1764 05D1     		bne	.L619
 607:Src/main.c    ****         foc1.volt.DcBusVolt = bldc1.udc;
 11689              		.loc 20 607 36
 11690 1766 804B     		ldr	r3, .L818+28
 11691 1768 9B6C     		ldr	r3, [r3, #72]	@ float
 11692              		.loc 20 607 29
 11693 176a 794A     		ldr	r2, .L818+4
 11694 176c C2F8A432 		str	r3, [r2, #676]	@ float
 11695 1770 11E0     		b	.L620
 11696              	.L619:
 608:Src/main.c    ****       else
 609:Src/main.c    ****         foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 11697              		.loc 20 609 45
 11698 1772 7A4B     		ldr	r3, .L818+16
 11699 1774 9B69     		ldr	r3, [r3, #24]
 11700              		.loc 20 609 31
 11701 1776 07EE903A 		vmov	s15, r3	@ int
 11702 177a F8EEE77A 		vcvt.f32.s32	s15, s15
 11703              		.loc 20 609 51
 11704 177e 9FED787A 		vldr.32	s14, .L818+20
 11705 1782 27EE877A 		vmul.f32	s14, s15, s14
 11706              		.loc 20 609 77
 11707 1786 724B     		ldr	r3, .L818+4
 11708 1788 D3EDBF7A 		vldr.32	s15, [r3, #764]
 11709              		.loc 20 609 64
 11710 178c 67EE277A 		vmul.f32	s15, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 729


 11711              		.loc 20 609 29
 11712 1790 6F4B     		ldr	r3, .L818+4
 11713 1792 C3EDA97A 		vstr.32	s15, [r3, #676]
 11714              	.L620:
 610:Src/main.c    ****       // Filtered data
 611:Src/main.c    ****       foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 11715              		.loc 20 611 34
 11716 1796 6E4B     		ldr	r3, .L818+4
 11717 1798 D3F8A432 		ldr	r3, [r3, #676]	@ float
 11718              		.loc 20 611 23
 11719 179c 6C4A     		ldr	r2, .L818+4
 11720 179e C2F8F033 		str	r3, [r2, #1008]	@ float
 612:Src/main.c    ****       LPF_calc(&foc1.lpf_vdc);
 11721              		.loc 20 612 7
 11722 17a2 7248     		ldr	r0, .L818+32
 11723 17a4 FFF7FEFF 		bl	LPF_calc
 613:Src/main.c    ****       foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 11724              		.loc 20 613 41
 11725 17a8 694B     		ldr	r3, .L818+4
 11726 17aa D3F8F833 		ldr	r3, [r3, #1016]	@ float
 11727              		.loc 20 613 27
 11728 17ae 684A     		ldr	r2, .L818+4
 11729 17b0 C2F8A432 		str	r3, [r2, #676]	@ float
 614:Src/main.c    ****       // volt calc
 615:Src/main.c    ****       foc1.volt.MfuncV1 = foc1.svgen.Ta;
 11730              		.loc 20 615 37
 11731 17b4 664B     		ldr	r3, .L818+4
 11732 17b6 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 11733              		.loc 20 615 25
 11734 17ba 654A     		ldr	r2, .L818+4
 11735 17bc C2F8A832 		str	r3, [r2, #680]	@ float
 616:Src/main.c    ****       foc1.volt.MfuncV2 = foc1.svgen.Tb;
 11736              		.loc 20 616 37
 11737 17c0 634B     		ldr	r3, .L818+4
 11738 17c2 D3F80031 		ldr	r3, [r3, #256]	@ float
 11739              		.loc 20 616 25
 11740 17c6 624A     		ldr	r2, .L818+4
 11741 17c8 C2F8AC32 		str	r3, [r2, #684]	@ float
 617:Src/main.c    ****       foc1.volt.MfuncV3 = foc1.svgen.Tc;
 11742              		.loc 20 617 37
 11743 17cc 604B     		ldr	r3, .L818+4
 11744 17ce D3F80431 		ldr	r3, [r3, #260]	@ float
 11745              		.loc 20 617 25
 11746 17d2 5F4A     		ldr	r2, .L818+4
 11747 17d4 C2F8B032 		str	r3, [r2, #688]	@ float
 618:Src/main.c    ****       foc1.calc.volt(&foc1.volt);
 11748              		.loc 20 618 16
 11749 17d8 5D4B     		ldr	r3, .L818+4
 11750 17da D3F80C34 		ldr	r3, [r3, #1036]
 11751              		.loc 20 618 7
 11752 17de 6448     		ldr	r0, .L818+36
 11753 17e0 9847     		blx	r3
 11754              	.LVL16:
 619:Src/main.c    ****       foc1.volt.usd = foc1.volt.usa * foc1.data.cosTheta + foc1.volt.usb * foc1.data.sinTheta;
 11755              		.loc 20 619 32
 11756 17e2 5B4B     		ldr	r3, .L818+4
 11757 17e4 93EDB17A 		vldr.32	s14, [r3, #708]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 730


 11758              		.loc 20 619 48
 11759 17e8 594B     		ldr	r3, .L818+4
 11760 17ea D3ED1B7A 		vldr.32	s15, [r3, #108]
 11761              		.loc 20 619 37
 11762 17ee 27EE277A 		vmul.f32	s14, s14, s15
 11763              		.loc 20 619 69
 11764 17f2 574B     		ldr	r3, .L818+4
 11765 17f4 D3EDB26A 		vldr.32	s13, [r3, #712]
 11766              		.loc 20 619 85
 11767 17f8 554B     		ldr	r3, .L818+4
 11768 17fa D3ED1A7A 		vldr.32	s15, [r3, #104]
 11769              		.loc 20 619 74
 11770 17fe 66EEA77A 		vmul.f32	s15, s13, s15
 11771              		.loc 20 619 58
 11772 1802 77EE277A 		vadd.f32	s15, s14, s15
 11773              		.loc 20 619 21
 11774 1806 524B     		ldr	r3, .L818+4
 11775 1808 C3EDB37A 		vstr.32	s15, [r3, #716]
 620:Src/main.c    ****       foc1.volt.usq = -foc1.volt.usa * foc1.data.sinTheta + foc1.volt.usb * foc1.data.cosTheta;
 11776              		.loc 20 620 33
 11777 180c 504B     		ldr	r3, .L818+4
 11778 180e D3EDB17A 		vldr.32	s15, [r3, #708]
 11779              		.loc 20 620 23
 11780 1812 B1EE677A 		vneg.f32	s14, s15
 11781              		.loc 20 620 49
 11782 1816 4E4B     		ldr	r3, .L818+4
 11783 1818 D3ED1A7A 		vldr.32	s15, [r3, #104]
 11784              		.loc 20 620 38
 11785 181c 27EE277A 		vmul.f32	s14, s14, s15
 11786              		.loc 20 620 70
 11787 1820 4B4B     		ldr	r3, .L818+4
 11788 1822 D3EDB26A 		vldr.32	s13, [r3, #712]
 11789              		.loc 20 620 86
 11790 1826 4A4B     		ldr	r3, .L818+4
 11791 1828 D3ED1B7A 		vldr.32	s15, [r3, #108]
 11792              		.loc 20 620 75
 11793 182c 66EEA77A 		vmul.f32	s15, s13, s15
 11794              		.loc 20 620 59
 11795 1830 77EE277A 		vadd.f32	s15, s14, s15
 11796              		.loc 20 620 21
 11797 1834 464B     		ldr	r3, .L818+4
 11798 1836 C3EDB47A 		vstr.32	s15, [r3, #720]
 621:Src/main.c    ****       // set duty to 50%
 622:Src/main.c    ****       LL_HRTIM_EnableOutput(HRTIM1, LL_HRTIM_OUTPUT_TA1 | LL_HRTIM_OUTPUT_TA2 | LL_HRTIM_OUTPUT_TC1
 11799              		.loc 20 622 7
 11800 183a F321     		movs	r1, #243
 11801 183c 4D48     		ldr	r0, .L818+40
 11802 183e FFF7FEFF 		bl	LL_HRTIM_EnableOutput
 623:Src/main.c    ****                                         LL_HRTIM_OUTPUT_TC2 | LL_HRTIM_OUTPUT_TD1 | LL_HRTIM_OUTPUT
 624:Src/main.c    **** 
 625:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, LL_HRTIM_TIM_GetPeriod(HRTIM1, LL_HRTIM_TI
 11803              		.loc 20 625 58
 11804 1842 4FF40031 		mov	r1, #131072
 11805 1846 4B48     		ldr	r0, .L818+40
 11806 1848 FFF7FEFF 		bl	LL_HRTIM_TIM_GetPeriod
 11807 184c 0346     		mov	r3, r0
 11808              		.loc 20 625 7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 731


 11809 184e 5B08     		lsrs	r3, r3, #1
 11810 1850 1A46     		mov	r2, r3
 11811 1852 4FF40031 		mov	r1, #131072
 11812 1856 4748     		ldr	r0, .L818+40
 11813 1858 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 626:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, LL_HRTIM_TIM_GetPeriod(HRTIM1, LL_HRTIM_TI
 11814              		.loc 20 626 58
 11815 185c 4FF40021 		mov	r1, #524288
 11816 1860 4448     		ldr	r0, .L818+40
 11817 1862 FFF7FEFF 		bl	LL_HRTIM_TIM_GetPeriod
 11818 1866 0346     		mov	r3, r0
 11819              		.loc 20 626 7
 11820 1868 5B08     		lsrs	r3, r3, #1
 11821 186a 1A46     		mov	r2, r3
 11822 186c 4FF40021 		mov	r1, #524288
 11823 1870 4048     		ldr	r0, .L818+40
 11824 1872 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 627:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, LL_HRTIM_TIM_GetPeriod(HRTIM1, LL_HRTIM_TI
 11825              		.loc 20 627 58
 11826 1876 4FF48011 		mov	r1, #1048576
 11827 187a 3E48     		ldr	r0, .L818+40
 11828 187c FFF7FEFF 		bl	LL_HRTIM_TIM_GetPeriod
 11829 1880 0346     		mov	r3, r0
 11830              		.loc 20 627 7
 11831 1882 5B08     		lsrs	r3, r3, #1
 11832 1884 1A46     		mov	r2, r3
 11833 1886 4FF48011 		mov	r1, #1048576
 11834 188a 3A48     		ldr	r0, .L818+40
 11835 188c FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 628:Src/main.c    ****       // calc BLDC motor model
 629:Src/main.c    ****       ModelBLDC_Calc(&bldc1);
 11836              		.loc 20 629 7
 11837 1890 3548     		ldr	r0, .L818+28
 11838 1892 FFF7FEFF 		bl	ModelBLDC_Calc
 630:Src/main.c    ****       // check enable pin
 631:Src/main.c    ****       // if (LL_GPIO_IsInputPinSet(ENABLE_GPIO_Port, ENABLE_Pin) == 1 && foc1.volt.DcBusVolt >= 18.
 632:Src/main.c    ****       // {
 633:Src/main.c    ****       // foc1.driveState = (foc1.paramIdState != Cmplt) ? PARAM_ID : foc1.driveState;
 634:Src/main.c    ****       // foc1.driveState = (foc1.paramIdState == Cmplt) ? ALIGN : foc1.driveState;
 635:Src/main.c    ****       // foc1.driveState = (foc1.data.flashUpdateFlag != 0) ? RUN_CLOSEDLOOP_SPD : foc1.driveState;
 636:Src/main.c    ****       // }
 637:Src/main.c    ****       // if (LL_GPIO_IsInputPinSet(ENABLE_GPIO_Port, ENABLE_Pin) == 0 && foc1.volt.DcBusVolt >= 18.
 638:Src/main.c    ****       // {
 639:Src/main.c    ****       //   foc1.driveState = RUN_CLOSEDLOOP_SPD;
 640:Src/main.c    ****       // }
 641:Src/main.c    ****       // Check protection and enable if precharge is done
 642:Src/main.c    ****       foc1.prot.prechargeFlag = (foc1.volt.DcBusVolt >= 20.f) ? 1 : 0;
 11839              		.loc 20 642 43
 11840 1896 2E4B     		ldr	r3, .L818+4
 11841 1898 D3EDA97A 		vldr.32	s15, [r3, #676]
 11842              		.loc 20 642 67
 11843 189c B3EE047A 		vmov.f32	s14, #2.0e+1
 11844 18a0 F4EEC77A 		vcmpe.f32	s15, s14
 11845 18a4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11846 18a8 ACBF     		ite	ge
 11847 18aa 0123     		movge	r3, #1
 11848 18ac 0023     		movlt	r3, #0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 732


 11849 18ae DBB2     		uxtb	r3, r3
 11850 18b0 1A46     		mov	r2, r3
 11851              		.loc 20 642 31
 11852 18b2 274B     		ldr	r3, .L818+4
 11853 18b4 83F84123 		strb	r2, [r3, #833]
 643:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 11854              		.loc 20 643 36
 11855 18b8 254B     		ldr	r3, .L818+4
 11856 18ba 5B6C     		ldr	r3, [r3, #68]	@ float
 11857              		.loc 20 643 25
 11858 18bc 244A     		ldr	r2, .L818+4
 11859 18be C2F83033 		str	r3, [r2, #816]	@ float
 644:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 11860              		.loc 20 644 36
 11861 18c2 234B     		ldr	r3, .L818+4
 11862 18c4 5B6E     		ldr	r3, [r3, #100]	@ float
 11863              		.loc 20 644 25
 11864 18c6 224A     		ldr	r2, .L818+4
 11865 18c8 C2F83433 		str	r3, [r2, #820]	@ float
 645:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 11866              		.loc 20 645 32
 11867 18cc 204B     		ldr	r3, .L818+4
 11868 18ce D3F8A432 		ldr	r3, [r3, #676]	@ float
 11869              		.loc 20 645 21
 11870 18d2 1F4A     		ldr	r2, .L818+4
 11871 18d4 C2F83833 		str	r3, [r2, #824]	@ float
 646:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 11872              		.loc 20 646 33
 11873 18d8 274B     		ldr	r3, .L818+44
 11874 18da 1B69     		ldr	r3, [r3, #16]	@ float
 11875              		.loc 20 646 25
 11876 18dc 1C4A     		ldr	r2, .L818+4
 11877 18de C2F83C33 		str	r3, [r2, #828]	@ float
 647:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 11878              		.loc 20 647 16
 11879 18e2 1B4B     		ldr	r3, .L818+4
 11880 18e4 D3F81034 		ldr	r3, [r3, #1040]
 11881              		.loc 20 647 7
 11882 18e8 2448     		ldr	r0, .L818+48
 11883 18ea 9847     		blx	r3
 11884              	.LVL17:
 648:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 11885              		.loc 20 648 35
 11886 18ec 184B     		ldr	r3, .L818+4
 11887 18ee 93F84033 		ldrb	r3, [r3, #832]
 11888 18f2 DBB2     		uxtb	r3, r3
 11889              		.loc 20 648 59
 11890 18f4 002B     		cmp	r3, #0
 11891 18f6 03D1     		bne	.L621
 11892              		.loc 20 648 59 is_stmt 0 discriminator 1
 11893 18f8 154B     		ldr	r3, .L818+4
 11894 18fa 1B78     		ldrb	r3, [r3]
 11895 18fc DBB2     		uxtb	r3, r3
 11896 18fe 00E0     		b	.L622
 11897              	.L621:
 11898              		.loc 20 648 59 discriminator 2
 11899 1900 0723     		movs	r3, #7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 733


 11900              	.L622:
 11901              		.loc 20 648 23 is_stmt 1 discriminator 4
 11902 1902 134A     		ldr	r2, .L818+4
 11903 1904 1370     		strb	r3, [r2]
 649:Src/main.c    ****       // call datalogger
 650:Src/main.c    ****       dataLog.in1 = bldc1.tetaR;
 11904              		.loc 20 650 26 discriminator 4
 11905 1906 184B     		ldr	r3, .L818+28
 11906 1908 5A6E     		ldr	r2, [r3, #100]	@ float
 11907              		.loc 20 650 19 discriminator 4
 11908 190a 1D4B     		ldr	r3, .L818+52
 11909 190c 03F58153 		add	r3, r3, #4128
 11910 1910 1A60     		str	r2, [r3]	@ float
 651:Src/main.c    ****       dataLog.in2 = foc1.smo.Theta;
 11911              		.loc 20 651 29 discriminator 4
 11912 1912 0F4B     		ldr	r3, .L818+4
 11913 1914 D3F81822 		ldr	r2, [r3, #536]	@ float
 11914              		.loc 20 651 19 discriminator 4
 11915 1918 194B     		ldr	r3, .L818+52
 11916 191a 03F58153 		add	r3, r3, #4128
 11917 191e 0433     		adds	r3, r3, #4
 11918 1920 1A60     		str	r2, [r3]	@ float
 652:Src/main.c    ****       dataLog.in3 = foc1.pi_id.Ref;
 11919              		.loc 20 652 31 discriminator 4
 11920 1922 0B4B     		ldr	r3, .L818+4
 11921 1924 D3F81821 		ldr	r2, [r3, #280]	@ float
 11922              		.loc 20 652 19 discriminator 4
 11923 1928 154B     		ldr	r3, .L818+52
 11924 192a 03F58153 		add	r3, r3, #4128
 11925 192e 0833     		adds	r3, r3, #8
 11926 1930 1A60     		str	r2, [r3]	@ float
 653:Src/main.c    ****       dataLog.in4 = foc1.pi_iq.Ref;
 11927              		.loc 20 653 31 discriminator 4
 11928 1932 074B     		ldr	r3, .L818+4
 11929 1934 D3F85821 		ldr	r2, [r3, #344]	@ float
 11930              		.loc 20 653 19 discriminator 4
 11931 1938 114B     		ldr	r3, .L818+52
 11932 193a 03F58153 		add	r3, r3, #4128
 11933 193e 0C33     		adds	r3, r3, #12
 11934 1940 1A60     		str	r2, [r3]	@ float
 654:Src/main.c    ****       datalogCalc(&dataLog);
 11935              		.loc 20 654 7 discriminator 4
 11936 1942 0F48     		ldr	r0, .L818+52
 11937 1944 FFF7FEFF 		bl	datalogCalc
 655:Src/main.c    ****       break;
 11938              		.loc 20 655 7 discriminator 4
 11939 1948 03F0B8BB 		b	.L608
 11940              	.L819:
 11941              		.align	2
 11942              	.L818:
 11943 194c 00080048 		.word	1207961600
 11944 1950 00000000 		.word	foc1
 11945 1954 00000000 		.word	hall
 11946 1958 00000000 		.word	ledDelay
 11947 195c 00000000 		.word	adcData
 11948 1960 F8078039 		.word	964691960
 11949 1964 00008033 		.word	864026624
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 734


 11950 1968 00000000 		.word	bldc1
 11951 196c F0030000 		.word	foc1+1008
 11952 1970 A4020000 		.word	foc1+676
 11953 1974 00680140 		.word	1073833984
 11954 1978 00000000 		.word	ntcPcb
 11955 197c 1C030000 		.word	foc1+796
 11956 1980 00000000 		.word	dataLog
 11957              	.L617:
 656:Src/main.c    ****     case RUN_OPENLOOP_VHZ:
 657:Src/main.c    ****       // Angle generator
 658:Src/main.c    ****       foc1.data.angle += foc1.data.freqStep * foc1.data.freq;
 11958              		.loc 20 658 35
 11959 1984 464B     		ldr	r3, .L820
 11960 1986 93ED357A 		vldr.32	s14, [r3, #212]
 11961              		.loc 20 658 56
 11962 198a 454B     		ldr	r3, .L820
 11963 198c D3ED347A 		vldr.32	s15, [r3, #208]
 11964              		.loc 20 658 45
 11965 1990 27EE277A 		vmul.f32	s14, s14, s15
 11966              		.loc 20 658 23
 11967 1994 424B     		ldr	r3, .L820
 11968 1996 D3ED367A 		vldr.32	s15, [r3, #216]
 11969 199a 77EE277A 		vadd.f32	s15, s14, s15
 11970 199e 404B     		ldr	r3, .L820
 11971 19a0 C3ED367A 		vstr.32	s15, [r3, #216]
 659:Src/main.c    ****       if (foc1.data.angle < -MF_PI)
 11972              		.loc 20 659 20
 11973 19a4 3E4B     		ldr	r3, .L820
 11974 19a6 D3ED367A 		vldr.32	s15, [r3, #216]
 11975              		.loc 20 659 10
 11976 19aa 9FED3E7A 		vldr.32	s14, .L820+4
 11977 19ae F4EEC77A 		vcmpe.f32	s15, s14
 11978 19b2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11979 19b6 0AD5     		bpl	.L784
 660:Src/main.c    ****         foc1.data.angle = foc1.data.angle + M_2PI;
 11980              		.loc 20 660 36
 11981 19b8 394B     		ldr	r3, .L820
 11982 19ba D3ED367A 		vldr.32	s15, [r3, #216]
 11983              		.loc 20 660 43
 11984 19be 9FED3A7A 		vldr.32	s14, .L820+8
 11985 19c2 77EE877A 		vadd.f32	s15, s15, s14
 11986              		.loc 20 660 25
 11987 19c6 364B     		ldr	r3, .L820
 11988 19c8 C3ED367A 		vstr.32	s15, [r3, #216]
 11989 19cc 13E0     		b	.L625
 11990              	.L784:
 661:Src/main.c    ****       else if (foc1.data.angle > MF_PI)
 11991              		.loc 20 661 25
 11992 19ce 344B     		ldr	r3, .L820
 11993 19d0 D3ED367A 		vldr.32	s15, [r3, #216]
 11994              		.loc 20 661 15
 11995 19d4 9FED357A 		vldr.32	s14, .L820+12
 11996 19d8 F4EEC77A 		vcmpe.f32	s15, s14
 11997 19dc F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11998 19e0 09DD     		ble	.L625
 662:Src/main.c    ****         foc1.data.angle = foc1.data.angle - M_2PI;
 11999              		.loc 20 662 36
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 735


 12000 19e2 2F4B     		ldr	r3, .L820
 12001 19e4 D3ED367A 		vldr.32	s15, [r3, #216]
 12002              		.loc 20 662 43
 12003 19e8 9FED2F7A 		vldr.32	s14, .L820+8
 12004 19ec 77EEC77A 		vsub.f32	s15, s15, s14
 12005              		.loc 20 662 25
 12006 19f0 2B4B     		ldr	r3, .L820
 12007 19f2 C3ED367A 		vstr.32	s15, [r3, #216]
 12008              	.L625:
 663:Src/main.c    ****       // calc sin/cos
 664:Src/main.c    ****       foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(foc1.data.angle)));
 12009              		.loc 20 664 28
 12010 19f6 2A4B     		ldr	r3, .L820
 12011 19f8 D3ED367A 		vldr.32	s15, [r3, #216]
 12012 19fc 9FED2C7A 		vldr.32	s14, .L820+16
 12013 1a00 67EE877A 		vmul.f32	s15, s15, s14
 12014 1a04 FDEEE77A 		vcvt.s32.f32	s15, s15
 12015 1a08 17EE900A 		vmov	r0, s15	@ int
 12016 1a0c FFF7FEFF 		bl	utSinAbs
 12017 1a10 07EE900A 		vmov	s15, r0	@ int
 12018 1a14 F8EEE77A 		vcvt.f32.s32	s15, s15
 12019 1a18 9FED267A 		vldr.32	s14, .L820+20
 12020 1a1c 67EE877A 		vmul.f32	s15, s15, s14
 12021              		.loc 20 664 26
 12022 1a20 1F4B     		ldr	r3, .L820
 12023 1a22 C3ED1A7A 		vstr.32	s15, [r3, #104]
 665:Src/main.c    ****       foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(foc1.data.angle)));
 12024              		.loc 20 665 28
 12025 1a26 1E4B     		ldr	r3, .L820
 12026 1a28 D3ED367A 		vldr.32	s15, [r3, #216]
 12027 1a2c 9FED207A 		vldr.32	s14, .L820+16
 12028 1a30 67EE877A 		vmul.f32	s15, s15, s14
 12029 1a34 FDEEE77A 		vcvt.s32.f32	s15, s15
 12030 1a38 17EE900A 		vmov	r0, s15	@ int
 12031 1a3c FFF7FEFF 		bl	utCosAbs
 12032 1a40 07EE900A 		vmov	s15, r0	@ int
 12033 1a44 F8EEE77A 		vcvt.f32.s32	s15, s15
 12034 1a48 9FED1A7A 		vldr.32	s14, .L820+20
 12035 1a4c 67EE877A 		vmul.f32	s15, s15, s14
 12036              		.loc 20 665 26
 12037 1a50 134B     		ldr	r3, .L820
 12038 1a52 C3ED1B7A 		vstr.32	s15, [r3, #108]
 666:Src/main.c    ****       // clarke transform for phase currents
 667:Src/main.c    ****       if (foc1.config.sim == 1)
 12039              		.loc 20 667 22
 12040 1a56 124B     		ldr	r3, .L820
 12041 1a58 93F8E132 		ldrb	r3, [r3, #737]
 12042 1a5c DBB2     		uxtb	r3, r3
 12043              		.loc 20 667 10
 12044 1a5e 012B     		cmp	r3, #1
 12045 1a60 30D1     		bne	.L627
 668:Src/main.c    ****       {
 669:Src/main.c    ****         foc1.data.isa = bldc1.isPhaseA;
 12046              		.loc 20 669 30
 12047 1a62 154B     		ldr	r3, .L820+24
 12048 1a64 D3F8B030 		ldr	r3, [r3, #176]	@ float
 12049              		.loc 20 669 23
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 736


 12050 1a68 0D4A     		ldr	r2, .L820
 12051 1a6a 5364     		str	r3, [r2, #68]	@ float
 670:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 12052              		.loc 20 670 44
 12053 1a6c 124B     		ldr	r3, .L820+24
 12054 1a6e D3ED2C7A 		vldr.32	s15, [r3, #176]
 12055              		.loc 20 670 37
 12056 1a72 9FED127A 		vldr.32	s14, .L820+28
 12057 1a76 27EE877A 		vmul.f32	s14, s15, s14
 12058              		.loc 20 670 75
 12059 1a7a 0F4B     		ldr	r3, .L820+24
 12060 1a7c D3ED2D7A 		vldr.32	s15, [r3, #180]
 12061              		.loc 20 670 68
 12062 1a80 DFED0F6A 		vldr.32	s13, .L820+32
 12063 1a84 67EEA67A 		vmul.f32	s15, s15, s13
 12064              		.loc 20 670 54
 12065 1a88 77EE277A 		vadd.f32	s15, s14, s15
 12066              		.loc 20 670 23
 12067 1a8c 044B     		ldr	r3, .L820
 12068 1a8e C3ED127A 		vstr.32	s15, [r3, #72]
 671:Src/main.c    ****         foc1.volt.DcBusVolt = bldc1.udc;
 12069              		.loc 20 671 36
 12070 1a92 094B     		ldr	r3, .L820+24
 12071 1a94 9B6C     		ldr	r3, [r3, #72]	@ float
 12072              		.loc 20 671 29
 12073 1a96 024A     		ldr	r2, .L820
 12074 1a98 C2F8A432 		str	r3, [r2, #676]	@ float
 12075 1a9c 6BE0     		b	.L628
 12076              	.L821:
 12077 1a9e 00BF     		.align	2
 12078              	.L820:
 12079 1aa0 00000000 		.word	foc1
 12080 1aa4 DB0F49C0 		.word	-1068953637
 12081 1aa8 DB0FC940 		.word	1086918619
 12082 1aac DB0F4940 		.word	1078530011
 12083 1ab0 0000804B 		.word	1266679808
 12084 1ab4 00008033 		.word	864026624
 12085 1ab8 00000000 		.word	bldc1
 12086 1abc 3ACD133F 		.word	1058262330
 12087 1ac0 3ACD933F 		.word	1066650938
 12088              	.L627:
 672:Src/main.c    ****       }
 673:Src/main.c    ****       else if (foc1.config.sim == 0)
 12089              		.loc 20 673 27
 12090 1ac4 864B     		ldr	r3, .L822
 12091 1ac6 93F8E132 		ldrb	r3, [r3, #737]
 12092 1aca DBB2     		uxtb	r3, r3
 12093              		.loc 20 673 15
 12094 1acc 002B     		cmp	r3, #0
 12095 1ace 52D1     		bne	.L628
 674:Src/main.c    ****       {
 675:Src/main.c    ****         foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data.o
 12096              		.loc 20 675 33
 12097 1ad0 844B     		ldr	r3, .L822+4
 12098 1ad2 1B68     		ldr	r3, [r3]
 12099              		.loc 20 675 39
 12100 1ad4 07EE903A 		vmov	s15, r3	@ int
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 737


 12101 1ad8 F8EEE77A 		vcvt.f32.s32	s15, s15
 12102 1adc 9FED827A 		vldr.32	s14, .L822+8
 12103 1ae0 27EE877A 		vmul.f32	s14, s15, s14
 12104              		.loc 20 675 65
 12105 1ae4 7E4B     		ldr	r3, .L822
 12106 1ae6 D3EDBE7A 		vldr.32	s15, [r3, #760]
 12107              		.loc 20 675 52
 12108 1aea 27EE277A 		vmul.f32	s14, s14, s15
 12109              		.loc 20 675 98
 12110 1aee 7C4B     		ldr	r3, .L822
 12111 1af0 D3ED317A 		vldr.32	s15, [r3, #196]
 12112              		.loc 20 675 87
 12113 1af4 77EE677A 		vsub.f32	s15, s14, s15
 12114              		.loc 20 675 23
 12115 1af8 794B     		ldr	r3, .L822
 12116 1afa C3ED117A 		vstr.32	s15, [r3, #68]
 676:Src/main.c    ****         foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.da
 12117              		.loc 20 676 37
 12118 1afe 794B     		ldr	r3, .L822+4
 12119 1b00 5B68     		ldr	r3, [r3, #4]
 12120              		.loc 20 676 43
 12121 1b02 07EE903A 		vmov	s15, r3	@ int
 12122 1b06 F8EEE77A 		vcvt.f32.s32	s15, s15
 12123 1b0a 9FED777A 		vldr.32	s14, .L822+8
 12124 1b0e 27EE877A 		vmul.f32	s14, s15, s14
 12125              		.loc 20 676 69
 12126 1b12 734B     		ldr	r3, .L822
 12127 1b14 D3EDBE7A 		vldr.32	s15, [r3, #760]
 12128              		.loc 20 676 56
 12129 1b18 27EE277A 		vmul.f32	s14, s14, s15
 12130              		.loc 20 676 102
 12131 1b1c 704B     		ldr	r3, .L822
 12132 1b1e D3ED327A 		vldr.32	s15, [r3, #200]
 12133              		.loc 20 676 91
 12134 1b22 77EE677A 		vsub.f32	s15, s14, s15
 12135              		.loc 20 676 27
 12136 1b26 6E4B     		ldr	r3, .L822
 12137 1b28 C3ED197A 		vstr.32	s15, [r3, #100]
 677:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 12138              		.loc 20 677 48
 12139 1b2c 6C4B     		ldr	r3, .L822
 12140 1b2e D3ED117A 		vldr.32	s15, [r3, #68]
 12141              		.loc 20 677 37
 12142 1b32 9FED6E7A 		vldr.32	s14, .L822+12
 12143 1b36 27EE877A 		vmul.f32	s14, s15, s14
 12144              		.loc 20 677 78
 12145 1b3a 694B     		ldr	r3, .L822
 12146 1b3c D3ED197A 		vldr.32	s15, [r3, #100]
 12147              		.loc 20 677 67
 12148 1b40 DFED6B6A 		vldr.32	s13, .L822+16
 12149 1b44 67EEA67A 		vmul.f32	s15, s15, s13
 12150              		.loc 20 677 53
 12151 1b48 77EE277A 		vadd.f32	s15, s14, s15
 12152              		.loc 20 677 23
 12153 1b4c 644B     		ldr	r3, .L822
 12154 1b4e C3ED127A 		vstr.32	s15, [r3, #72]
 678:Src/main.c    ****         foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 738


 12155              		.loc 20 678 45
 12156 1b52 644B     		ldr	r3, .L822+4
 12157 1b54 9B69     		ldr	r3, [r3, #24]
 12158              		.loc 20 678 31
 12159 1b56 07EE903A 		vmov	s15, r3	@ int
 12160 1b5a F8EEE77A 		vcvt.f32.s32	s15, s15
 12161              		.loc 20 678 51
 12162 1b5e 9FED627A 		vldr.32	s14, .L822+8
 12163 1b62 27EE877A 		vmul.f32	s14, s15, s14
 12164              		.loc 20 678 77
 12165 1b66 5E4B     		ldr	r3, .L822
 12166 1b68 D3EDBF7A 		vldr.32	s15, [r3, #764]
 12167              		.loc 20 678 64
 12168 1b6c 67EE277A 		vmul.f32	s15, s14, s15
 12169              		.loc 20 678 29
 12170 1b70 5B4B     		ldr	r3, .L822
 12171 1b72 C3EDA97A 		vstr.32	s15, [r3, #676]
 12172              	.L628:
 679:Src/main.c    ****       }
 680:Src/main.c    ****       // Filtered data
 681:Src/main.c    ****       foc1.lpf_id.in = foc1.data.isd;
 12173              		.loc 20 681 33
 12174 1b76 5A4B     		ldr	r3, .L822
 12175 1b78 DB6C     		ldr	r3, [r3, #76]	@ float
 12176              		.loc 20 681 22
 12177 1b7a 594A     		ldr	r2, .L822
 12178 1b7c C2F8D033 		str	r3, [r2, #976]	@ float
 682:Src/main.c    ****       foc1.lpf_iq.in = foc1.data.isq;
 12179              		.loc 20 682 33
 12180 1b80 574B     		ldr	r3, .L822
 12181 1b82 1B6D     		ldr	r3, [r3, #80]	@ float
 12182              		.loc 20 682 22
 12183 1b84 564A     		ldr	r2, .L822
 12184 1b86 C2F8E033 		str	r3, [r2, #992]	@ float
 683:Src/main.c    ****       foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 12185              		.loc 20 683 34
 12186 1b8a 554B     		ldr	r3, .L822
 12187 1b8c D3F8A432 		ldr	r3, [r3, #676]	@ float
 12188              		.loc 20 683 23
 12189 1b90 534A     		ldr	r2, .L822
 12190 1b92 C2F8F033 		str	r3, [r2, #1008]	@ float
 684:Src/main.c    ****       LPF_calc(&foc1.lpf_id);
 12191              		.loc 20 684 7
 12192 1b96 5748     		ldr	r0, .L822+20
 12193 1b98 FFF7FEFF 		bl	LPF_calc
 685:Src/main.c    ****       LPF_calc(&foc1.lpf_iq);
 12194              		.loc 20 685 7
 12195 1b9c 5648     		ldr	r0, .L822+24
 12196 1b9e FFF7FEFF 		bl	LPF_calc
 686:Src/main.c    ****       LPF_calc(&foc1.lpf_vdc);
 12197              		.loc 20 686 7
 12198 1ba2 5648     		ldr	r0, .L822+28
 12199 1ba4 FFF7FEFF 		bl	LPF_calc
 687:Src/main.c    ****       foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 12200              		.loc 20 687 41
 12201 1ba8 4D4B     		ldr	r3, .L822
 12202 1baa D3F8F833 		ldr	r3, [r3, #1016]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 739


 12203              		.loc 20 687 27
 12204 1bae 4C4A     		ldr	r2, .L822
 12205 1bb0 C2F8A432 		str	r3, [r2, #676]	@ float
 688:Src/main.c    ****       // volt calc
 689:Src/main.c    ****       foc1.volt.MfuncV1 = foc1.svgen.Ta;
 12206              		.loc 20 689 37
 12207 1bb4 4A4B     		ldr	r3, .L822
 12208 1bb6 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 12209              		.loc 20 689 25
 12210 1bba 494A     		ldr	r2, .L822
 12211 1bbc C2F8A832 		str	r3, [r2, #680]	@ float
 690:Src/main.c    ****       foc1.volt.MfuncV2 = foc1.svgen.Tb;
 12212              		.loc 20 690 37
 12213 1bc0 474B     		ldr	r3, .L822
 12214 1bc2 D3F80031 		ldr	r3, [r3, #256]	@ float
 12215              		.loc 20 690 25
 12216 1bc6 464A     		ldr	r2, .L822
 12217 1bc8 C2F8AC32 		str	r3, [r2, #684]	@ float
 691:Src/main.c    ****       foc1.volt.MfuncV3 = foc1.svgen.Tc;
 12218              		.loc 20 691 37
 12219 1bcc 444B     		ldr	r3, .L822
 12220 1bce D3F80431 		ldr	r3, [r3, #260]	@ float
 12221              		.loc 20 691 25
 12222 1bd2 434A     		ldr	r2, .L822
 12223 1bd4 C2F8B032 		str	r3, [r2, #688]	@ float
 692:Src/main.c    ****       foc1.calc.volt(&foc1.volt);
 12224              		.loc 20 692 16
 12225 1bd8 414B     		ldr	r3, .L822
 12226 1bda D3F80C34 		ldr	r3, [r3, #1036]
 12227              		.loc 20 692 7
 12228 1bde 4848     		ldr	r0, .L822+32
 12229 1be0 9847     		blx	r3
 12230              	.LVL18:
 693:Src/main.c    ****       foc1.volt.usd = foc1.volt.usa * foc1.data.cosTheta + foc1.volt.usb * foc1.data.sinTheta;
 12231              		.loc 20 693 32
 12232 1be2 3F4B     		ldr	r3, .L822
 12233 1be4 93EDB17A 		vldr.32	s14, [r3, #708]
 12234              		.loc 20 693 48
 12235 1be8 3D4B     		ldr	r3, .L822
 12236 1bea D3ED1B7A 		vldr.32	s15, [r3, #108]
 12237              		.loc 20 693 37
 12238 1bee 27EE277A 		vmul.f32	s14, s14, s15
 12239              		.loc 20 693 69
 12240 1bf2 3B4B     		ldr	r3, .L822
 12241 1bf4 D3EDB26A 		vldr.32	s13, [r3, #712]
 12242              		.loc 20 693 85
 12243 1bf8 394B     		ldr	r3, .L822
 12244 1bfa D3ED1A7A 		vldr.32	s15, [r3, #104]
 12245              		.loc 20 693 74
 12246 1bfe 66EEA77A 		vmul.f32	s15, s13, s15
 12247              		.loc 20 693 58
 12248 1c02 77EE277A 		vadd.f32	s15, s14, s15
 12249              		.loc 20 693 21
 12250 1c06 364B     		ldr	r3, .L822
 12251 1c08 C3EDB37A 		vstr.32	s15, [r3, #716]
 694:Src/main.c    ****       foc1.volt.usq = -foc1.volt.usa * foc1.data.sinTheta + foc1.volt.usb * foc1.data.cosTheta;
 12252              		.loc 20 694 33
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 740


 12253 1c0c 344B     		ldr	r3, .L822
 12254 1c0e D3EDB17A 		vldr.32	s15, [r3, #708]
 12255              		.loc 20 694 23
 12256 1c12 B1EE677A 		vneg.f32	s14, s15
 12257              		.loc 20 694 49
 12258 1c16 324B     		ldr	r3, .L822
 12259 1c18 D3ED1A7A 		vldr.32	s15, [r3, #104]
 12260              		.loc 20 694 38
 12261 1c1c 27EE277A 		vmul.f32	s14, s14, s15
 12262              		.loc 20 694 70
 12263 1c20 2F4B     		ldr	r3, .L822
 12264 1c22 D3EDB26A 		vldr.32	s13, [r3, #712]
 12265              		.loc 20 694 86
 12266 1c26 2E4B     		ldr	r3, .L822
 12267 1c28 D3ED1B7A 		vldr.32	s15, [r3, #108]
 12268              		.loc 20 694 75
 12269 1c2c 66EEA77A 		vmul.f32	s15, s13, s15
 12270              		.loc 20 694 59
 12271 1c30 77EE277A 		vadd.f32	s15, s14, s15
 12272              		.loc 20 694 21
 12273 1c34 2A4B     		ldr	r3, .L822
 12274 1c36 C3EDB47A 		vstr.32	s15, [r3, #720]
 695:Src/main.c    ****       //calc IPARK transform (IPARK output -> SVGEN input)  !reference D/Q voltages
 696:Src/main.c    ****       foc1.svgen.usa = foc1.data.udRef * foc1.data.cosTheta - foc1.data.uqRef * foc1.data.sinTheta;
 12275              		.loc 20 696 33
 12276 1c3a 294B     		ldr	r3, .L822
 12277 1c3c 93ED027A 		vldr.32	s14, [r3, #8]
 12278              		.loc 20 696 51
 12279 1c40 274B     		ldr	r3, .L822
 12280 1c42 D3ED1B7A 		vldr.32	s15, [r3, #108]
 12281              		.loc 20 696 40
 12282 1c46 27EE277A 		vmul.f32	s14, s14, s15
 12283              		.loc 20 696 72
 12284 1c4a 254B     		ldr	r3, .L822
 12285 1c4c D3ED036A 		vldr.32	s13, [r3, #12]
 12286              		.loc 20 696 90
 12287 1c50 234B     		ldr	r3, .L822
 12288 1c52 D3ED1A7A 		vldr.32	s15, [r3, #104]
 12289              		.loc 20 696 79
 12290 1c56 66EEA77A 		vmul.f32	s15, s13, s15
 12291              		.loc 20 696 61
 12292 1c5a 77EE677A 		vsub.f32	s15, s14, s15
 12293              		.loc 20 696 22
 12294 1c5e 204B     		ldr	r3, .L822
 12295 1c60 C3ED3D7A 		vstr.32	s15, [r3, #244]
 697:Src/main.c    ****       foc1.svgen.usb = foc1.data.uqRef * foc1.data.cosTheta + foc1.data.udRef * foc1.data.sinTheta;
 12296              		.loc 20 697 33
 12297 1c64 1E4B     		ldr	r3, .L822
 12298 1c66 93ED037A 		vldr.32	s14, [r3, #12]
 12299              		.loc 20 697 51
 12300 1c6a 1D4B     		ldr	r3, .L822
 12301 1c6c D3ED1B7A 		vldr.32	s15, [r3, #108]
 12302              		.loc 20 697 40
 12303 1c70 27EE277A 		vmul.f32	s14, s14, s15
 12304              		.loc 20 697 72
 12305 1c74 1A4B     		ldr	r3, .L822
 12306 1c76 D3ED026A 		vldr.32	s13, [r3, #8]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 741


 12307              		.loc 20 697 90
 12308 1c7a 194B     		ldr	r3, .L822
 12309 1c7c D3ED1A7A 		vldr.32	s15, [r3, #104]
 12310              		.loc 20 697 79
 12311 1c80 66EEA77A 		vmul.f32	s15, s13, s15
 12312              		.loc 20 697 61
 12313 1c84 77EE277A 		vadd.f32	s15, s14, s15
 12314              		.loc 20 697 22
 12315 1c88 154B     		ldr	r3, .L822
 12316 1c8a C3ED3E7A 		vstr.32	s15, [r3, #248]
 698:Src/main.c    ****       // calc space-vector generator
 699:Src/main.c    ****       foc1.calc.svgen(&foc1.svgen);
 12317              		.loc 20 699 16
 12318 1c8e 144B     		ldr	r3, .L822
 12319 1c90 D3F80434 		ldr	r3, [r3, #1028]
 12320              		.loc 20 699 7
 12321 1c94 1B48     		ldr	r0, .L822+36
 12322 1c96 9847     		blx	r3
 12323              	.LVL19:
 700:Src/main.c    ****       // Check protection
 701:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 12324              		.loc 20 701 36
 12325 1c98 114B     		ldr	r3, .L822
 12326 1c9a 5B6C     		ldr	r3, [r3, #68]	@ float
 12327              		.loc 20 701 25
 12328 1c9c 104A     		ldr	r2, .L822
 12329 1c9e C2F83033 		str	r3, [r2, #816]	@ float
 702:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 12330              		.loc 20 702 36
 12331 1ca2 0F4B     		ldr	r3, .L822
 12332 1ca4 5B6E     		ldr	r3, [r3, #100]	@ float
 12333              		.loc 20 702 25
 12334 1ca6 0E4A     		ldr	r2, .L822
 12335 1ca8 C2F83433 		str	r3, [r2, #820]	@ float
 703:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 12336              		.loc 20 703 32
 12337 1cac 0C4B     		ldr	r3, .L822
 12338 1cae D3F8A432 		ldr	r3, [r3, #676]	@ float
 12339              		.loc 20 703 21
 12340 1cb2 0B4A     		ldr	r2, .L822
 12341 1cb4 C2F83833 		str	r3, [r2, #824]	@ float
 704:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 12342              		.loc 20 704 33
 12343 1cb8 134B     		ldr	r3, .L822+40
 12344 1cba 1B69     		ldr	r3, [r3, #16]	@ float
 12345              		.loc 20 704 25
 12346 1cbc 084A     		ldr	r2, .L822
 12347 1cbe C2F83C33 		str	r3, [r2, #828]	@ float
 705:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 12348              		.loc 20 705 16
 12349 1cc2 074B     		ldr	r3, .L822
 12350 1cc4 D3F81034 		ldr	r3, [r3, #1040]
 12351              		.loc 20 705 7
 12352 1cc8 1048     		ldr	r0, .L822+44
 12353 1cca 9847     		blx	r3
 12354              	.LVL20:
 706:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 742


 12355              		.loc 20 706 35
 12356 1ccc 044B     		ldr	r3, .L822
 12357 1cce 93F84033 		ldrb	r3, [r3, #832]
 12358 1cd2 DBB2     		uxtb	r3, r3
 12359              		.loc 20 706 59
 12360 1cd4 002B     		cmp	r3, #0
 12361 1cd6 1BD1     		bne	.L629
 12362              		.loc 20 706 59 is_stmt 0 discriminator 1
 12363 1cd8 014B     		ldr	r3, .L822
 12364 1cda 1B78     		ldrb	r3, [r3]
 12365 1cdc DBB2     		uxtb	r3, r3
 12366 1cde 18E0     		b	.L630
 12367              	.L823:
 12368              		.align	2
 12369              	.L822:
 12370 1ce0 00000000 		.word	foc1
 12371 1ce4 00000000 		.word	adcData
 12372 1ce8 F8078039 		.word	964691960
 12373 1cec 3ACD133F 		.word	1058262330
 12374 1cf0 3ACD933F 		.word	1066650938
 12375 1cf4 D0030000 		.word	foc1+976
 12376 1cf8 E0030000 		.word	foc1+992
 12377 1cfc F0030000 		.word	foc1+1008
 12378 1d00 A4020000 		.word	foc1+676
 12379 1d04 F4000000 		.word	foc1+244
 12380 1d08 00000000 		.word	ntcPcb
 12381 1d0c 1C030000 		.word	foc1+796
 12382              	.L629:
 12383              		.loc 20 706 59 discriminator 2
 12384 1d10 0723     		movs	r3, #7
 12385              	.L630:
 12386              		.loc 20 706 23 is_stmt 1 discriminator 4
 12387 1d12 844A     		ldr	r2, .L824
 12388 1d14 1370     		strb	r3, [r2]
 707:Src/main.c    ****       // apply voltage to motor and pwm driver
 708:Src/main.c    ****       bldc1.cmpr0 = foc1.svgen.Ta;
 12389              		.loc 20 708 31 discriminator 4
 12390 1d16 834B     		ldr	r3, .L824
 12391 1d18 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 12392              		.loc 20 708 19 discriminator 4
 12393 1d1c 824A     		ldr	r2, .L824+4
 12394 1d1e D361     		str	r3, [r2, #28]	@ float
 709:Src/main.c    ****       bldc1.cmpr1 = foc1.svgen.Tb;
 12395              		.loc 20 709 31 discriminator 4
 12396 1d20 804B     		ldr	r3, .L824
 12397 1d22 D3F80031 		ldr	r3, [r3, #256]	@ float
 12398              		.loc 20 709 19 discriminator 4
 12399 1d26 804A     		ldr	r2, .L824+4
 12400 1d28 1362     		str	r3, [r2, #32]	@ float
 710:Src/main.c    ****       bldc1.cmpr2 = foc1.svgen.Tc;
 12401              		.loc 20 710 31 discriminator 4
 12402 1d2a 7E4B     		ldr	r3, .L824
 12403 1d2c D3F80431 		ldr	r3, [r3, #260]	@ float
 12404              		.loc 20 710 19 discriminator 4
 12405 1d30 7D4A     		ldr	r2, .L824+4
 12406 1d32 5362     		str	r3, [r2, #36]	@ float
 711:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, (uint32_t)(foc1.svgen.Ta * foc1.data.halfP
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 743


 12407              		.loc 20 711 79 discriminator 4
 12408 1d34 7B4B     		ldr	r3, .L824
 12409 1d36 93ED3F7A 		vldr.32	s14, [r3, #252]
 12410              		.loc 20 711 94 discriminator 4
 12411 1d3a 7A4B     		ldr	r3, .L824
 12412 1d3c D3ED377A 		vldr.32	s15, [r3, #220]
 12413              		.loc 20 711 83 discriminator 4
 12414 1d40 27EE277A 		vmul.f32	s14, s14, s15
 12415              		.loc 20 711 120 discriminator 4
 12416 1d44 774B     		ldr	r3, .L824
 12417 1d46 D3ED377A 		vldr.32	s15, [r3, #220]
 12418              		.loc 20 711 109 discriminator 4
 12419 1d4a 77EE277A 		vadd.f32	s15, s14, s15
 12420              		.loc 20 711 7 discriminator 4
 12421 1d4e FCEEE77A 		vcvt.u32.f32	s15, s15
 12422 1d52 17EE902A 		vmov	r2, s15	@ int
 12423 1d56 4FF40031 		mov	r1, #131072
 12424 1d5a 7448     		ldr	r0, .L824+8
 12425 1d5c FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 712:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, (uint32_t)(foc1.svgen.Tb * foc1.data.halfP
 12426              		.loc 20 712 79 discriminator 4
 12427 1d60 704B     		ldr	r3, .L824
 12428 1d62 93ED407A 		vldr.32	s14, [r3, #256]
 12429              		.loc 20 712 94 discriminator 4
 12430 1d66 6F4B     		ldr	r3, .L824
 12431 1d68 D3ED377A 		vldr.32	s15, [r3, #220]
 12432              		.loc 20 712 83 discriminator 4
 12433 1d6c 27EE277A 		vmul.f32	s14, s14, s15
 12434              		.loc 20 712 120 discriminator 4
 12435 1d70 6C4B     		ldr	r3, .L824
 12436 1d72 D3ED377A 		vldr.32	s15, [r3, #220]
 12437              		.loc 20 712 109 discriminator 4
 12438 1d76 77EE277A 		vadd.f32	s15, s14, s15
 12439              		.loc 20 712 7 discriminator 4
 12440 1d7a FCEEE77A 		vcvt.u32.f32	s15, s15
 12441 1d7e 17EE902A 		vmov	r2, s15	@ int
 12442 1d82 4FF40021 		mov	r1, #524288
 12443 1d86 6948     		ldr	r0, .L824+8
 12444 1d88 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 713:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, (uint32_t)(foc1.svgen.Tc * foc1.data.halfP
 12445              		.loc 20 713 79 discriminator 4
 12446 1d8c 654B     		ldr	r3, .L824
 12447 1d8e 93ED417A 		vldr.32	s14, [r3, #260]
 12448              		.loc 20 713 94 discriminator 4
 12449 1d92 644B     		ldr	r3, .L824
 12450 1d94 D3ED377A 		vldr.32	s15, [r3, #220]
 12451              		.loc 20 713 83 discriminator 4
 12452 1d98 27EE277A 		vmul.f32	s14, s14, s15
 12453              		.loc 20 713 120 discriminator 4
 12454 1d9c 614B     		ldr	r3, .L824
 12455 1d9e D3ED377A 		vldr.32	s15, [r3, #220]
 12456              		.loc 20 713 109 discriminator 4
 12457 1da2 77EE277A 		vadd.f32	s15, s14, s15
 12458              		.loc 20 713 7 discriminator 4
 12459 1da6 FCEEE77A 		vcvt.u32.f32	s15, s15
 12460 1daa 17EE902A 		vmov	r2, s15	@ int
 12461 1dae 4FF48011 		mov	r1, #1048576
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 744


 12462 1db2 5E48     		ldr	r0, .L824+8
 12463 1db4 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 714:Src/main.c    ****       // calc BLDC motor model
 715:Src/main.c    ****       //ModelBLDC_Calc(&bldc1);
 716:Src/main.c    ****       // call datalogger
 717:Src/main.c    ****       dataLog.in1 = bldc1.tetaR;
 12464              		.loc 20 717 26 discriminator 4
 12465 1db8 5B4B     		ldr	r3, .L824+4
 12466 1dba 5A6E     		ldr	r2, [r3, #100]	@ float
 12467              		.loc 20 717 19 discriminator 4
 12468 1dbc 5C4B     		ldr	r3, .L824+12
 12469 1dbe 03F58153 		add	r3, r3, #4128
 12470 1dc2 1A60     		str	r2, [r3]	@ float
 718:Src/main.c    ****       dataLog.in2 = foc1.smo.Theta;
 12471              		.loc 20 718 29 discriminator 4
 12472 1dc4 574B     		ldr	r3, .L824
 12473 1dc6 D3F81822 		ldr	r2, [r3, #536]	@ float
 12474              		.loc 20 718 19 discriminator 4
 12475 1dca 594B     		ldr	r3, .L824+12
 12476 1dcc 03F58153 		add	r3, r3, #4128
 12477 1dd0 0433     		adds	r3, r3, #4
 12478 1dd2 1A60     		str	r2, [r3]	@ float
 719:Src/main.c    ****       dataLog.in3 = foc1.pi_id.Ref;
 12479              		.loc 20 719 31 discriminator 4
 12480 1dd4 534B     		ldr	r3, .L824
 12481 1dd6 D3F81821 		ldr	r2, [r3, #280]	@ float
 12482              		.loc 20 719 19 discriminator 4
 12483 1dda 554B     		ldr	r3, .L824+12
 12484 1ddc 03F58153 		add	r3, r3, #4128
 12485 1de0 0833     		adds	r3, r3, #8
 12486 1de2 1A60     		str	r2, [r3]	@ float
 720:Src/main.c    ****       dataLog.in4 = foc1.pi_iq.Ref;
 12487              		.loc 20 720 31 discriminator 4
 12488 1de4 4F4B     		ldr	r3, .L824
 12489 1de6 D3F85821 		ldr	r2, [r3, #344]	@ float
 12490              		.loc 20 720 19 discriminator 4
 12491 1dea 514B     		ldr	r3, .L824+12
 12492 1dec 03F58153 		add	r3, r3, #4128
 12493 1df0 0C33     		adds	r3, r3, #12
 12494 1df2 1A60     		str	r2, [r3]	@ float
 721:Src/main.c    ****       datalogCalc(&dataLog);
 12495              		.loc 20 721 7 discriminator 4
 12496 1df4 4E48     		ldr	r0, .L824+12
 12497 1df6 FFF7FEFF 		bl	datalogCalc
 722:Src/main.c    ****       break;
 12498              		.loc 20 722 7 discriminator 4
 12499 1dfa 03F05FB9 		b	.L608
 12500              	.L616:
 723:Src/main.c    ****     case ALIGN:
 724:Src/main.c    ****       ledDelay = 0.1f;
 12501              		.loc 20 724 16
 12502 1dfe 4D4B     		ldr	r3, .L824+16
 12503 1e00 4D4A     		ldr	r2, .L824+20
 12504 1e02 1A60     		str	r2, [r3]	@ float
 725:Src/main.c    ****       foc1.data.idRef = 5.f;
 12505              		.loc 20 725 23
 12506 1e04 474B     		ldr	r3, .L824
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 745


 12507 1e06 4D4A     		ldr	r2, .L824+24
 12508 1e08 1A61     		str	r2, [r3, #16]	@ float
 726:Src/main.c    ****       // Angle generator
 727:Src/main.c    ****       foc1.data.angle += foc1.data.freqStep * foc1.data.freq;
 12509              		.loc 20 727 35
 12510 1e0a 464B     		ldr	r3, .L824
 12511 1e0c 93ED357A 		vldr.32	s14, [r3, #212]
 12512              		.loc 20 727 56
 12513 1e10 444B     		ldr	r3, .L824
 12514 1e12 D3ED347A 		vldr.32	s15, [r3, #208]
 12515              		.loc 20 727 45
 12516 1e16 27EE277A 		vmul.f32	s14, s14, s15
 12517              		.loc 20 727 23
 12518 1e1a 424B     		ldr	r3, .L824
 12519 1e1c D3ED367A 		vldr.32	s15, [r3, #216]
 12520 1e20 77EE277A 		vadd.f32	s15, s14, s15
 12521 1e24 3F4B     		ldr	r3, .L824
 12522 1e26 C3ED367A 		vstr.32	s15, [r3, #216]
 728:Src/main.c    ****       if (foc1.data.angle < -MF_PI)
 12523              		.loc 20 728 20
 12524 1e2a 3E4B     		ldr	r3, .L824
 12525 1e2c D3ED367A 		vldr.32	s15, [r3, #216]
 12526              		.loc 20 728 10
 12527 1e30 9FED437A 		vldr.32	s14, .L824+28
 12528 1e34 F4EEC77A 		vcmpe.f32	s15, s14
 12529 1e38 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 12530 1e3c 0AD5     		bpl	.L785
 729:Src/main.c    ****         foc1.data.angle = foc1.data.angle + M_2PI;
 12531              		.loc 20 729 36
 12532 1e3e 394B     		ldr	r3, .L824
 12533 1e40 D3ED367A 		vldr.32	s15, [r3, #216]
 12534              		.loc 20 729 43
 12535 1e44 9FED3F7A 		vldr.32	s14, .L824+32
 12536 1e48 77EE877A 		vadd.f32	s15, s15, s14
 12537              		.loc 20 729 25
 12538 1e4c 354B     		ldr	r3, .L824
 12539 1e4e C3ED367A 		vstr.32	s15, [r3, #216]
 12540 1e52 13E0     		b	.L633
 12541              	.L785:
 730:Src/main.c    ****       else if (foc1.data.angle > MF_PI)
 12542              		.loc 20 730 25
 12543 1e54 334B     		ldr	r3, .L824
 12544 1e56 D3ED367A 		vldr.32	s15, [r3, #216]
 12545              		.loc 20 730 15
 12546 1e5a 9FED3B7A 		vldr.32	s14, .L824+36
 12547 1e5e F4EEC77A 		vcmpe.f32	s15, s14
 12548 1e62 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 12549 1e66 09DD     		ble	.L633
 731:Src/main.c    ****         foc1.data.angle = foc1.data.angle - M_2PI;
 12550              		.loc 20 731 36
 12551 1e68 2E4B     		ldr	r3, .L824
 12552 1e6a D3ED367A 		vldr.32	s15, [r3, #216]
 12553              		.loc 20 731 43
 12554 1e6e 9FED357A 		vldr.32	s14, .L824+32
 12555 1e72 77EEC77A 		vsub.f32	s15, s15, s14
 12556              		.loc 20 731 25
 12557 1e76 2B4B     		ldr	r3, .L824
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 746


 12558 1e78 C3ED367A 		vstr.32	s15, [r3, #216]
 12559              	.L633:
 732:Src/main.c    ****       // calc sin/cos
 733:Src/main.c    ****       foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(foc1.data.angle)));
 12560              		.loc 20 733 28
 12561 1e7c 294B     		ldr	r3, .L824
 12562 1e7e D3ED367A 		vldr.32	s15, [r3, #216]
 12563 1e82 9FED327A 		vldr.32	s14, .L824+40
 12564 1e86 67EE877A 		vmul.f32	s15, s15, s14
 12565 1e8a FDEEE77A 		vcvt.s32.f32	s15, s15
 12566 1e8e 17EE900A 		vmov	r0, s15	@ int
 12567 1e92 FFF7FEFF 		bl	utSinAbs
 12568 1e96 07EE900A 		vmov	s15, r0	@ int
 12569 1e9a F8EEE77A 		vcvt.f32.s32	s15, s15
 12570 1e9e 9FED2C7A 		vldr.32	s14, .L824+44
 12571 1ea2 67EE877A 		vmul.f32	s15, s15, s14
 12572              		.loc 20 733 26
 12573 1ea6 1F4B     		ldr	r3, .L824
 12574 1ea8 C3ED1A7A 		vstr.32	s15, [r3, #104]
 734:Src/main.c    ****       foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(foc1.data.angle)));
 12575              		.loc 20 734 28
 12576 1eac 1D4B     		ldr	r3, .L824
 12577 1eae D3ED367A 		vldr.32	s15, [r3, #216]
 12578 1eb2 9FED267A 		vldr.32	s14, .L824+40
 12579 1eb6 67EE877A 		vmul.f32	s15, s15, s14
 12580 1eba FDEEE77A 		vcvt.s32.f32	s15, s15
 12581 1ebe 17EE900A 		vmov	r0, s15	@ int
 12582 1ec2 FFF7FEFF 		bl	utCosAbs
 12583 1ec6 07EE900A 		vmov	s15, r0	@ int
 12584 1eca F8EEE77A 		vcvt.f32.s32	s15, s15
 12585 1ece 9FED207A 		vldr.32	s14, .L824+44
 12586 1ed2 67EE877A 		vmul.f32	s15, s15, s14
 12587              		.loc 20 734 26
 12588 1ed6 134B     		ldr	r3, .L824
 12589 1ed8 C3ED1B7A 		vstr.32	s15, [r3, #108]
 735:Src/main.c    ****       // clarke transform for phase currents
 736:Src/main.c    ****       if (foc1.config.sim == 1)
 12590              		.loc 20 736 22
 12591 1edc 114B     		ldr	r3, .L824
 12592 1ede 93F8E132 		ldrb	r3, [r3, #737]
 12593 1ee2 DBB2     		uxtb	r3, r3
 12594              		.loc 20 736 10
 12595 1ee4 012B     		cmp	r3, #1
 12596 1ee6 39D1     		bne	.L635
 737:Src/main.c    ****       {
 738:Src/main.c    ****         foc1.data.isa = bldc1.isPhaseA;
 12597              		.loc 20 738 30
 12598 1ee8 0F4B     		ldr	r3, .L824+4
 12599 1eea D3F8B030 		ldr	r3, [r3, #176]	@ float
 12600              		.loc 20 738 23
 12601 1eee 0D4A     		ldr	r2, .L824
 12602 1ef0 5364     		str	r3, [r2, #68]	@ float
 739:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 12603              		.loc 20 739 44
 12604 1ef2 0D4B     		ldr	r3, .L824+4
 12605 1ef4 D3ED2C7A 		vldr.32	s15, [r3, #176]
 12606              		.loc 20 739 37
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 747


 12607 1ef8 9FED167A 		vldr.32	s14, .L824+48
 12608 1efc 27EE877A 		vmul.f32	s14, s15, s14
 12609              		.loc 20 739 75
 12610 1f00 094B     		ldr	r3, .L824+4
 12611 1f02 D3ED2D7A 		vldr.32	s15, [r3, #180]
 12612              		.loc 20 739 68
 12613 1f06 DFED146A 		vldr.32	s13, .L824+52
 12614 1f0a 67EEA67A 		vmul.f32	s15, s15, s13
 12615              		.loc 20 739 54
 12616 1f0e 77EE277A 		vadd.f32	s15, s14, s15
 12617              		.loc 20 739 23
 12618 1f12 044B     		ldr	r3, .L824
 12619 1f14 C3ED127A 		vstr.32	s15, [r3, #72]
 740:Src/main.c    ****         foc1.volt.DcBusVolt = bldc1.udc;
 12620              		.loc 20 740 36
 12621 1f18 034B     		ldr	r3, .L824+4
 12622 1f1a 9B6C     		ldr	r3, [r3, #72]	@ float
 12623              		.loc 20 740 29
 12624 1f1c 014A     		ldr	r2, .L824
 12625 1f1e C2F8A432 		str	r3, [r2, #676]	@ float
 12626 1f22 74E0     		b	.L636
 12627              	.L825:
 12628              		.align	2
 12629              	.L824:
 12630 1f24 00000000 		.word	foc1
 12631 1f28 00000000 		.word	bldc1
 12632 1f2c 00680140 		.word	1073833984
 12633 1f30 00000000 		.word	dataLog
 12634 1f34 00000000 		.word	ledDelay
 12635 1f38 CDCCCC3D 		.word	1036831949
 12636 1f3c 0000A040 		.word	1084227584
 12637 1f40 DB0F49C0 		.word	-1068953637
 12638 1f44 DB0FC940 		.word	1086918619
 12639 1f48 DB0F4940 		.word	1078530011
 12640 1f4c 0000804B 		.word	1266679808
 12641 1f50 00008033 		.word	864026624
 12642 1f54 3ACD133F 		.word	1058262330
 12643 1f58 3ACD933F 		.word	1066650938
 12644              	.L635:
 741:Src/main.c    ****       }
 742:Src/main.c    ****       else if (foc1.config.sim == 0)
 12645              		.loc 20 742 27
 12646 1f5c BD4B     		ldr	r3, .L826
 12647 1f5e 93F8E132 		ldrb	r3, [r3, #737]
 12648 1f62 DBB2     		uxtb	r3, r3
 12649              		.loc 20 742 15
 12650 1f64 002B     		cmp	r3, #0
 12651 1f66 52D1     		bne	.L636
 743:Src/main.c    ****       {
 744:Src/main.c    ****         foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data.o
 12652              		.loc 20 744 33
 12653 1f68 BB4B     		ldr	r3, .L826+4
 12654 1f6a 1B68     		ldr	r3, [r3]
 12655              		.loc 20 744 39
 12656 1f6c 07EE903A 		vmov	s15, r3	@ int
 12657 1f70 F8EEE77A 		vcvt.f32.s32	s15, s15
 12658 1f74 9FEDB97A 		vldr.32	s14, .L826+8
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 748


 12659 1f78 27EE877A 		vmul.f32	s14, s15, s14
 12660              		.loc 20 744 65
 12661 1f7c B54B     		ldr	r3, .L826
 12662 1f7e D3EDBE7A 		vldr.32	s15, [r3, #760]
 12663              		.loc 20 744 52
 12664 1f82 27EE277A 		vmul.f32	s14, s14, s15
 12665              		.loc 20 744 98
 12666 1f86 B34B     		ldr	r3, .L826
 12667 1f88 D3ED317A 		vldr.32	s15, [r3, #196]
 12668              		.loc 20 744 87
 12669 1f8c 77EE677A 		vsub.f32	s15, s14, s15
 12670              		.loc 20 744 23
 12671 1f90 B04B     		ldr	r3, .L826
 12672 1f92 C3ED117A 		vstr.32	s15, [r3, #68]
 745:Src/main.c    ****         foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.da
 12673              		.loc 20 745 37
 12674 1f96 B04B     		ldr	r3, .L826+4
 12675 1f98 5B68     		ldr	r3, [r3, #4]
 12676              		.loc 20 745 43
 12677 1f9a 07EE903A 		vmov	s15, r3	@ int
 12678 1f9e F8EEE77A 		vcvt.f32.s32	s15, s15
 12679 1fa2 9FEDAE7A 		vldr.32	s14, .L826+8
 12680 1fa6 27EE877A 		vmul.f32	s14, s15, s14
 12681              		.loc 20 745 69
 12682 1faa AA4B     		ldr	r3, .L826
 12683 1fac D3EDBE7A 		vldr.32	s15, [r3, #760]
 12684              		.loc 20 745 56
 12685 1fb0 27EE277A 		vmul.f32	s14, s14, s15
 12686              		.loc 20 745 102
 12687 1fb4 A74B     		ldr	r3, .L826
 12688 1fb6 D3ED327A 		vldr.32	s15, [r3, #200]
 12689              		.loc 20 745 91
 12690 1fba 77EE677A 		vsub.f32	s15, s14, s15
 12691              		.loc 20 745 27
 12692 1fbe A54B     		ldr	r3, .L826
 12693 1fc0 C3ED197A 		vstr.32	s15, [r3, #100]
 746:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 12694              		.loc 20 746 48
 12695 1fc4 A34B     		ldr	r3, .L826
 12696 1fc6 D3ED117A 		vldr.32	s15, [r3, #68]
 12697              		.loc 20 746 37
 12698 1fca 9FEDA57A 		vldr.32	s14, .L826+12
 12699 1fce 27EE877A 		vmul.f32	s14, s15, s14
 12700              		.loc 20 746 78
 12701 1fd2 A04B     		ldr	r3, .L826
 12702 1fd4 D3ED197A 		vldr.32	s15, [r3, #100]
 12703              		.loc 20 746 67
 12704 1fd8 DFEDA26A 		vldr.32	s13, .L826+16
 12705 1fdc 67EEA67A 		vmul.f32	s15, s15, s13
 12706              		.loc 20 746 53
 12707 1fe0 77EE277A 		vadd.f32	s15, s14, s15
 12708              		.loc 20 746 23
 12709 1fe4 9B4B     		ldr	r3, .L826
 12710 1fe6 C3ED127A 		vstr.32	s15, [r3, #72]
 747:Src/main.c    ****         foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 12711              		.loc 20 747 45
 12712 1fea 9B4B     		ldr	r3, .L826+4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 749


 12713 1fec 9B69     		ldr	r3, [r3, #24]
 12714              		.loc 20 747 31
 12715 1fee 07EE903A 		vmov	s15, r3	@ int
 12716 1ff2 F8EEE77A 		vcvt.f32.s32	s15, s15
 12717              		.loc 20 747 51
 12718 1ff6 9FED997A 		vldr.32	s14, .L826+8
 12719 1ffa 27EE877A 		vmul.f32	s14, s15, s14
 12720              		.loc 20 747 77
 12721 1ffe 954B     		ldr	r3, .L826
 12722 2000 D3EDBF7A 		vldr.32	s15, [r3, #764]
 12723              		.loc 20 747 64
 12724 2004 67EE277A 		vmul.f32	s15, s14, s15
 12725              		.loc 20 747 29
 12726 2008 924B     		ldr	r3, .L826
 12727 200a C3EDA97A 		vstr.32	s15, [r3, #676]
 12728              	.L636:
 748:Src/main.c    ****       }
 749:Src/main.c    ****       // Filtered data
 750:Src/main.c    ****       foc1.lpf_id.in = foc1.data.isd;
 12729              		.loc 20 750 33
 12730 200e 914B     		ldr	r3, .L826
 12731 2010 DB6C     		ldr	r3, [r3, #76]	@ float
 12732              		.loc 20 750 22
 12733 2012 904A     		ldr	r2, .L826
 12734 2014 C2F8D033 		str	r3, [r2, #976]	@ float
 751:Src/main.c    ****       foc1.lpf_iq.in = foc1.data.isq;
 12735              		.loc 20 751 33
 12736 2018 8E4B     		ldr	r3, .L826
 12737 201a 1B6D     		ldr	r3, [r3, #80]	@ float
 12738              		.loc 20 751 22
 12739 201c 8D4A     		ldr	r2, .L826
 12740 201e C2F8E033 		str	r3, [r2, #992]	@ float
 752:Src/main.c    ****       foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 12741              		.loc 20 752 34
 12742 2022 8C4B     		ldr	r3, .L826
 12743 2024 D3F8A432 		ldr	r3, [r3, #676]	@ float
 12744              		.loc 20 752 23
 12745 2028 8A4A     		ldr	r2, .L826
 12746 202a C2F8F033 		str	r3, [r2, #1008]	@ float
 753:Src/main.c    ****       LPF_calc(&foc1.lpf_id);
 12747              		.loc 20 753 7
 12748 202e 8E48     		ldr	r0, .L826+20
 12749 2030 FFF7FEFF 		bl	LPF_calc
 754:Src/main.c    ****       LPF_calc(&foc1.lpf_iq);
 12750              		.loc 20 754 7
 12751 2034 8D48     		ldr	r0, .L826+24
 12752 2036 FFF7FEFF 		bl	LPF_calc
 755:Src/main.c    ****       LPF_calc(&foc1.lpf_vdc);
 12753              		.loc 20 755 7
 12754 203a 8D48     		ldr	r0, .L826+28
 12755 203c FFF7FEFF 		bl	LPF_calc
 756:Src/main.c    ****       foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 12756              		.loc 20 756 41
 12757 2040 844B     		ldr	r3, .L826
 12758 2042 D3F8F833 		ldr	r3, [r3, #1016]	@ float
 12759              		.loc 20 756 27
 12760 2046 834A     		ldr	r2, .L826
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 750


 12761 2048 C2F8A432 		str	r3, [r2, #676]	@ float
 757:Src/main.c    ****       // PARK transform for phase currents
 758:Src/main.c    ****       foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 12762              		.loc 20 758 32
 12763 204c 814B     		ldr	r3, .L826
 12764 204e 93ED117A 		vldr.32	s14, [r3, #68]
 12765              		.loc 20 758 48
 12766 2052 804B     		ldr	r3, .L826
 12767 2054 D3ED1B7A 		vldr.32	s15, [r3, #108]
 12768              		.loc 20 758 37
 12769 2058 27EE277A 		vmul.f32	s14, s14, s15
 12770              		.loc 20 758 69
 12771 205c 7D4B     		ldr	r3, .L826
 12772 205e D3ED126A 		vldr.32	s13, [r3, #72]
 12773              		.loc 20 758 85
 12774 2062 7C4B     		ldr	r3, .L826
 12775 2064 D3ED1A7A 		vldr.32	s15, [r3, #104]
 12776              		.loc 20 758 74
 12777 2068 66EEA77A 		vmul.f32	s15, s13, s15
 12778              		.loc 20 758 58
 12779 206c 77EE277A 		vadd.f32	s15, s14, s15
 12780              		.loc 20 758 21
 12781 2070 784B     		ldr	r3, .L826
 12782 2072 C3ED137A 		vstr.32	s15, [r3, #76]
 759:Src/main.c    ****       foc1.data.isq = -foc1.data.isa * foc1.data.sinTheta + foc1.data.isb * foc1.data.cosTheta;
 12783              		.loc 20 759 33
 12784 2076 774B     		ldr	r3, .L826
 12785 2078 D3ED117A 		vldr.32	s15, [r3, #68]
 12786              		.loc 20 759 23
 12787 207c B1EE677A 		vneg.f32	s14, s15
 12788              		.loc 20 759 49
 12789 2080 744B     		ldr	r3, .L826
 12790 2082 D3ED1A7A 		vldr.32	s15, [r3, #104]
 12791              		.loc 20 759 38
 12792 2086 27EE277A 		vmul.f32	s14, s14, s15
 12793              		.loc 20 759 70
 12794 208a 724B     		ldr	r3, .L826
 12795 208c D3ED126A 		vldr.32	s13, [r3, #72]
 12796              		.loc 20 759 86
 12797 2090 704B     		ldr	r3, .L826
 12798 2092 D3ED1B7A 		vldr.32	s15, [r3, #108]
 12799              		.loc 20 759 75
 12800 2096 66EEA77A 		vmul.f32	s15, s13, s15
 12801              		.loc 20 759 59
 12802 209a 77EE277A 		vadd.f32	s15, s14, s15
 12803              		.loc 20 759 21
 12804 209e 6D4B     		ldr	r3, .L826
 12805 20a0 C3ED147A 		vstr.32	s15, [r3, #80]
 760:Src/main.c    ****       // calc PI current controllers for D/Q axis
 761:Src/main.c    ****       foc1.pi_id.Ref = foc1.data.idRef;
 12806              		.loc 20 761 33
 12807 20a4 6B4B     		ldr	r3, .L826
 12808 20a6 1B69     		ldr	r3, [r3, #16]	@ float
 12809              		.loc 20 761 22
 12810 20a8 6A4A     		ldr	r2, .L826
 12811 20aa C2F81831 		str	r3, [r2, #280]	@ float
 762:Src/main.c    ****       foc1.pi_iq.Ref = foc1.data.iqRef;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 751


 12812              		.loc 20 762 33
 12813 20ae 694B     		ldr	r3, .L826
 12814 20b0 5B69     		ldr	r3, [r3, #20]	@ float
 12815              		.loc 20 762 22
 12816 20b2 684A     		ldr	r2, .L826
 12817 20b4 C2F85831 		str	r3, [r2, #344]	@ float
 763:Src/main.c    ****       foc1.pi_id.Fdb = foc1.data.isd;
 12818              		.loc 20 763 33
 12819 20b8 664B     		ldr	r3, .L826
 12820 20ba DB6C     		ldr	r3, [r3, #76]	@ float
 12821              		.loc 20 763 22
 12822 20bc 654A     		ldr	r2, .L826
 12823 20be C2F81C31 		str	r3, [r2, #284]	@ float
 764:Src/main.c    ****       foc1.pi_iq.Fdb = foc1.data.isq;
 12824              		.loc 20 764 33
 12825 20c2 644B     		ldr	r3, .L826
 12826 20c4 1B6D     		ldr	r3, [r3, #80]	@ float
 12827              		.loc 20 764 22
 12828 20c6 634A     		ldr	r2, .L826
 12829 20c8 C2F85C31 		str	r3, [r2, #348]	@ float
 765:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_id);
 12830              		.loc 20 765 16
 12831 20cc 614B     		ldr	r3, .L826
 12832 20ce D3F80034 		ldr	r3, [r3, #1024]
 12833              		.loc 20 765 7
 12834 20d2 6848     		ldr	r0, .L826+32
 12835 20d4 9847     		blx	r3
 12836              	.LVL21:
 766:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_iq);
 12837              		.loc 20 766 16
 12838 20d6 5F4B     		ldr	r3, .L826
 12839 20d8 D3F80034 		ldr	r3, [r3, #1024]
 12840              		.loc 20 766 7
 12841 20dc 6648     		ldr	r0, .L826+36
 12842 20de 9847     		blx	r3
 12843              	.LVL22:
 767:Src/main.c    ****       // feed-forward axis decoupling
 768:Src/main.c    ****       /* TODO */
 769:Src/main.c    ****       // Saturation
 770:Src/main.c    ****       foc1.volt.usd = foc1.pi_id.Out;
 12844              		.loc 20 770 33
 12845 20e0 5C4B     		ldr	r3, .L826
 12846 20e2 D3F84031 		ldr	r3, [r3, #320]	@ float
 12847              		.loc 20 770 21
 12848 20e6 5B4A     		ldr	r2, .L826
 12849 20e8 C2F8CC32 		str	r3, [r2, #716]	@ float
 771:Src/main.c    ****       foc1.volt.usq = foc1.pi_iq.Out;
 12850              		.loc 20 771 33
 12851 20ec 594B     		ldr	r3, .L826
 12852 20ee D3F88031 		ldr	r3, [r3, #384]	@ float
 12853              		.loc 20 771 21
 12854 20f2 584A     		ldr	r2, .L826
 12855 20f4 C2F8D032 		str	r3, [r2, #720]	@ float
 772:Src/main.c    ****       foc1.volt.vMagMax = 0.66666f * foc1.volt.dutyMax * SQRT3_BY_2 * foc1.volt.DcBusVolt; // 0.666
 12856              		.loc 20 772 47
 12857 20f8 564B     		ldr	r3, .L826
 12858 20fa D3EDB67A 		vldr.32	s15, [r3, #728]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 752


 12859              		.loc 20 772 36
 12860 20fe 9FED5F7A 		vldr.32	s14, .L826+40
 12861 2102 67EE877A 		vmul.f32	s15, s15, s14
 12862              		.loc 20 772 56
 12863 2106 9FED5E7A 		vldr.32	s14, .L826+44
 12864 210a 27EE877A 		vmul.f32	s14, s15, s14
 12865              		.loc 20 772 80
 12866 210e 514B     		ldr	r3, .L826
 12867 2110 D3EDA97A 		vldr.32	s15, [r3, #676]
 12868              		.loc 20 772 69
 12869 2114 67EE277A 		vmul.f32	s15, s14, s15
 12870              		.loc 20 772 25
 12871 2118 4E4B     		ldr	r3, .L826
 12872 211a C3EDB57A 		vstr.32	s15, [r3, #724]
 773:Src/main.c    ****       utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMax)
 12873              		.loc 20 773 7
 12874 211e 4D4B     		ldr	r3, .L826
 12875 2120 D3EDB57A 		vldr.32	s15, [r3, #724]
 12876 2124 B0EE670A 		vmov.f32	s0, s15
 12877 2128 5649     		ldr	r1, .L826+48
 12878 212a 5748     		ldr	r0, .L826+52
 12879 212c FFF7FEFF 		bl	utils_saturate_vector_2d
 774:Src/main.c    ****       foc1.volt.usd = foc1.volt.usd / (0.66666f * foc1.volt.DcBusVolt);
 12880              		.loc 20 774 32
 12881 2130 484B     		ldr	r3, .L826
 12882 2132 D3EDB36A 		vldr.32	s13, [r3, #716]
 12883              		.loc 20 774 60
 12884 2136 474B     		ldr	r3, .L826
 12885 2138 D3EDA97A 		vldr.32	s15, [r3, #676]
 12886              		.loc 20 774 49
 12887 213c 9FED4F7A 		vldr.32	s14, .L826+40
 12888 2140 27EE877A 		vmul.f32	s14, s15, s14
 12889              		.loc 20 774 37
 12890 2144 C6EE877A 		vdiv.f32	s15, s13, s14
 12891              		.loc 20 774 21
 12892 2148 424B     		ldr	r3, .L826
 12893 214a C3EDB37A 		vstr.32	s15, [r3, #716]
 775:Src/main.c    ****       foc1.volt.usq = foc1.volt.usq / (0.66666f * foc1.volt.DcBusVolt);
 12894              		.loc 20 775 32
 12895 214e 414B     		ldr	r3, .L826
 12896 2150 D3EDB46A 		vldr.32	s13, [r3, #720]
 12897              		.loc 20 775 60
 12898 2154 3F4B     		ldr	r3, .L826
 12899 2156 D3EDA97A 		vldr.32	s15, [r3, #676]
 12900              		.loc 20 775 49
 12901 215a 9FED487A 		vldr.32	s14, .L826+40
 12902 215e 27EE877A 		vmul.f32	s14, s15, s14
 12903              		.loc 20 775 37
 12904 2162 C6EE877A 		vdiv.f32	s15, s13, s14
 12905              		.loc 20 775 21
 12906 2166 3B4B     		ldr	r3, .L826
 12907 2168 C3EDB47A 		vstr.32	s15, [r3, #720]
 776:Src/main.c    ****       // calc phase voltages
 777:Src/main.c    ****       foc1.volt.MfuncV1 = foc1.svgen.Ta;
 12908              		.loc 20 777 37
 12909 216c 394B     		ldr	r3, .L826
 12910 216e D3F8FC30 		ldr	r3, [r3, #252]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 753


 12911              		.loc 20 777 25
 12912 2172 384A     		ldr	r2, .L826
 12913 2174 C2F8A832 		str	r3, [r2, #680]	@ float
 778:Src/main.c    ****       foc1.volt.MfuncV2 = foc1.svgen.Tb;
 12914              		.loc 20 778 37
 12915 2178 364B     		ldr	r3, .L826
 12916 217a D3F80031 		ldr	r3, [r3, #256]	@ float
 12917              		.loc 20 778 25
 12918 217e 354A     		ldr	r2, .L826
 12919 2180 C2F8AC32 		str	r3, [r2, #684]	@ float
 779:Src/main.c    ****       foc1.volt.MfuncV3 = foc1.svgen.Tc;
 12920              		.loc 20 779 37
 12921 2184 334B     		ldr	r3, .L826
 12922 2186 D3F80431 		ldr	r3, [r3, #260]	@ float
 12923              		.loc 20 779 25
 12924 218a 324A     		ldr	r2, .L826
 12925 218c C2F8B032 		str	r3, [r2, #688]	@ float
 780:Src/main.c    ****       foc1.calc.volt(&foc1.volt);
 12926              		.loc 20 780 16
 12927 2190 304B     		ldr	r3, .L826
 12928 2192 D3F80C34 		ldr	r3, [r3, #1036]
 12929              		.loc 20 780 7
 12930 2196 3D48     		ldr	r0, .L826+56
 12931 2198 9847     		blx	r3
 12932              	.LVL23:
 781:Src/main.c    ****       //calc IPARK transform (IPARK output -> SVGEN input)
 782:Src/main.c    ****       foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 12933              		.loc 20 782 33
 12934 219a 2E4B     		ldr	r3, .L826
 12935 219c 93EDB37A 		vldr.32	s14, [r3, #716]
 12936              		.loc 20 782 49
 12937 21a0 2C4B     		ldr	r3, .L826
 12938 21a2 D3ED1B7A 		vldr.32	s15, [r3, #108]
 12939              		.loc 20 782 38
 12940 21a6 27EE277A 		vmul.f32	s14, s14, s15
 12941              		.loc 20 782 70
 12942 21aa 2A4B     		ldr	r3, .L826
 12943 21ac D3EDB46A 		vldr.32	s13, [r3, #720]
 12944              		.loc 20 782 86
 12945 21b0 284B     		ldr	r3, .L826
 12946 21b2 D3ED1A7A 		vldr.32	s15, [r3, #104]
 12947              		.loc 20 782 75
 12948 21b6 66EEA77A 		vmul.f32	s15, s13, s15
 12949              		.loc 20 782 59
 12950 21ba 77EE677A 		vsub.f32	s15, s14, s15
 12951              		.loc 20 782 22
 12952 21be 254B     		ldr	r3, .L826
 12953 21c0 C3ED3D7A 		vstr.32	s15, [r3, #244]
 783:Src/main.c    ****       foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 12954              		.loc 20 783 33
 12955 21c4 234B     		ldr	r3, .L826
 12956 21c6 93EDB47A 		vldr.32	s14, [r3, #720]
 12957              		.loc 20 783 49
 12958 21ca 224B     		ldr	r3, .L826
 12959 21cc D3ED1B7A 		vldr.32	s15, [r3, #108]
 12960              		.loc 20 783 38
 12961 21d0 27EE277A 		vmul.f32	s14, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 754


 12962              		.loc 20 783 70
 12963 21d4 1F4B     		ldr	r3, .L826
 12964 21d6 D3EDB36A 		vldr.32	s13, [r3, #716]
 12965              		.loc 20 783 86
 12966 21da 1E4B     		ldr	r3, .L826
 12967 21dc D3ED1A7A 		vldr.32	s15, [r3, #104]
 12968              		.loc 20 783 75
 12969 21e0 66EEA77A 		vmul.f32	s15, s13, s15
 12970              		.loc 20 783 59
 12971 21e4 77EE277A 		vadd.f32	s15, s14, s15
 12972              		.loc 20 783 22
 12973 21e8 1A4B     		ldr	r3, .L826
 12974 21ea C3ED3E7A 		vstr.32	s15, [r3, #248]
 784:Src/main.c    ****       // calc space-vector generator (1/Vdc) * sqrt(3)
 785:Src/main.c    ****       foc1.calc.svgen(&foc1.svgen);
 12975              		.loc 20 785 16
 12976 21ee 194B     		ldr	r3, .L826
 12977 21f0 D3F80434 		ldr	r3, [r3, #1028]
 12978              		.loc 20 785 7
 12979 21f4 2648     		ldr	r0, .L826+60
 12980 21f6 9847     		blx	r3
 12981              	.LVL24:
 786:Src/main.c    ****       // estimete Hall sensor position
 787:Src/main.c    ****       hall.A = LL_GPIO_IsInputPinSet(HALL_PHASE_A_GPIO_Port, HALL_PHASE_A_Pin);
 12982              		.loc 20 787 16
 12983 21f8 8021     		movs	r1, #128
 12984 21fa 2648     		ldr	r0, .L826+64
 12985 21fc FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 12986 2200 0346     		mov	r3, r0
 12987              		.loc 20 787 14
 12988 2202 DAB2     		uxtb	r2, r3
 12989 2204 244B     		ldr	r3, .L826+68
 12990 2206 1A70     		strb	r2, [r3]
 788:Src/main.c    ****       hall.B = LL_GPIO_IsInputPinSet(HALL_PHASE_B_GPIO_Port, HALL_PHASE_B_Pin);
 12991              		.loc 20 788 16
 12992 2208 4FF48071 		mov	r1, #256
 12993 220c 2148     		ldr	r0, .L826+64
 12994 220e FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 12995 2212 0346     		mov	r3, r0
 12996              		.loc 20 788 14
 12997 2214 DAB2     		uxtb	r2, r3
 12998 2216 204B     		ldr	r3, .L826+68
 12999 2218 5A70     		strb	r2, [r3, #1]
 789:Src/main.c    ****       hall.C = LL_GPIO_IsInputPinSet(HALL_PHASE_C_GPIO_Port, HALL_PHASE_C_Pin);
 13000              		.loc 20 789 16
 13001 221a 4FF40071 		mov	r1, #512
 13002 221e 1D48     		ldr	r0, .L826+64
 13003 2220 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 13004 2224 0346     		mov	r3, r0
 13005              		.loc 20 789 14
 13006 2226 DAB2     		uxtb	r2, r3
 13007 2228 1B4B     		ldr	r3, .L826+68
 13008 222a 9A70     		strb	r2, [r3, #2]
 790:Src/main.c    ****       // estimete Hall sensor position offset
 791:Src/main.c    ****       if (hall.A == 0 && hall.B == 1 && hall.C == 0)
 13009              		.loc 20 791 15
 13010 222c 1A4B     		ldr	r3, .L826+68
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 755


 13011 222e 1B78     		ldrb	r3, [r3]
 13012 2230 DBB2     		uxtb	r3, r3
 13013              		.loc 20 791 10
 13014 2232 002B     		cmp	r3, #0
 13015 2234 32D1     		bne	.L637
 13016              		.loc 20 791 30 discriminator 1
 13017 2236 184B     		ldr	r3, .L826+68
 13018 2238 5B78     		ldrb	r3, [r3, #1]
 13019 223a DBB2     		uxtb	r3, r3
 13020              		.loc 20 791 23 discriminator 1
 13021 223c 012B     		cmp	r3, #1
 13022 223e 2DD1     		bne	.L637
 13023              		.loc 20 791 45 discriminator 2
 13024 2240 154B     		ldr	r3, .L826+68
 13025 2242 9B78     		ldrb	r3, [r3, #2]
 13026 2244 DBB2     		uxtb	r3, r3
 13027              		.loc 20 791 38 discriminator 2
 13028 2246 002B     		cmp	r3, #0
 13029 2248 28D1     		bne	.L637
 792:Src/main.c    ****         hall.state = 0; // 0(360) deg. 2PI
 13030              		.loc 20 792 20
 13031 224a 134B     		ldr	r3, .L826+68
 13032 224c 0022     		movs	r2, #0
 13033 224e DA70     		strb	r2, [r3, #3]
 13034 2250 82E0     		b	.L638
 13035              	.L827:
 13036 2252 00BF     		.align	2
 13037              	.L826:
 13038 2254 00000000 		.word	foc1
 13039 2258 00000000 		.word	adcData
 13040 225c F8078039 		.word	964691960
 13041 2260 3ACD133F 		.word	1058262330
 13042 2264 3ACD933F 		.word	1066650938
 13043 2268 D0030000 		.word	foc1+976
 13044 226c E0030000 		.word	foc1+992
 13045 2270 F0030000 		.word	foc1+1008
 13046 2274 18010000 		.word	foc1+280
 13047 2278 58010000 		.word	foc1+344
 13048 227c 3BAA2A3F 		.word	1059760699
 13049 2280 D7B35D3F 		.word	1063105495
 13050 2284 D0020000 		.word	foc1+720
 13051 2288 CC020000 		.word	foc1+716
 13052 228c A4020000 		.word	foc1+676
 13053 2290 F4000000 		.word	foc1+244
 13054 2294 00040048 		.word	1207960576
 13055 2298 00000000 		.word	hall
 13056              	.L637:
 793:Src/main.c    ****       else if (hall.A == 0 && hall.B == 1 && hall.C == 1)
 13057              		.loc 20 793 20
 13058 229c A14B     		ldr	r3, .L828
 13059 229e 1B78     		ldrb	r3, [r3]
 13060 22a0 DBB2     		uxtb	r3, r3
 13061              		.loc 20 793 15
 13062 22a2 002B     		cmp	r3, #0
 13063 22a4 0DD1     		bne	.L639
 13064              		.loc 20 793 35 discriminator 1
 13065 22a6 9F4B     		ldr	r3, .L828
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 756


 13066 22a8 5B78     		ldrb	r3, [r3, #1]
 13067 22aa DBB2     		uxtb	r3, r3
 13068              		.loc 20 793 28 discriminator 1
 13069 22ac 012B     		cmp	r3, #1
 13070 22ae 08D1     		bne	.L639
 13071              		.loc 20 793 50 discriminator 2
 13072 22b0 9C4B     		ldr	r3, .L828
 13073 22b2 9B78     		ldrb	r3, [r3, #2]
 13074 22b4 DBB2     		uxtb	r3, r3
 13075              		.loc 20 793 43 discriminator 2
 13076 22b6 012B     		cmp	r3, #1
 13077 22b8 03D1     		bne	.L639
 794:Src/main.c    ****         hall.state = 1; // 60 deg.  2PI/3 / 2
 13078              		.loc 20 794 20
 13079 22ba 9A4B     		ldr	r3, .L828
 13080 22bc 0122     		movs	r2, #1
 13081 22be DA70     		strb	r2, [r3, #3]
 13082 22c0 4AE0     		b	.L638
 13083              	.L639:
 795:Src/main.c    ****       else if (hall.A == 0 && hall.B == 0 && hall.C == 1)
 13084              		.loc 20 795 20
 13085 22c2 984B     		ldr	r3, .L828
 13086 22c4 1B78     		ldrb	r3, [r3]
 13087 22c6 DBB2     		uxtb	r3, r3
 13088              		.loc 20 795 15
 13089 22c8 002B     		cmp	r3, #0
 13090 22ca 0DD1     		bne	.L640
 13091              		.loc 20 795 35 discriminator 1
 13092 22cc 954B     		ldr	r3, .L828
 13093 22ce 5B78     		ldrb	r3, [r3, #1]
 13094 22d0 DBB2     		uxtb	r3, r3
 13095              		.loc 20 795 28 discriminator 1
 13096 22d2 002B     		cmp	r3, #0
 13097 22d4 08D1     		bne	.L640
 13098              		.loc 20 795 50 discriminator 2
 13099 22d6 934B     		ldr	r3, .L828
 13100 22d8 9B78     		ldrb	r3, [r3, #2]
 13101 22da DBB2     		uxtb	r3, r3
 13102              		.loc 20 795 43 discriminator 2
 13103 22dc 012B     		cmp	r3, #1
 13104 22de 03D1     		bne	.L640
 796:Src/main.c    ****         hall.state = 2; // 120 deg. 2PI/3
 13105              		.loc 20 796 20
 13106 22e0 904B     		ldr	r3, .L828
 13107 22e2 0222     		movs	r2, #2
 13108 22e4 DA70     		strb	r2, [r3, #3]
 13109 22e6 37E0     		b	.L638
 13110              	.L640:
 797:Src/main.c    ****       else if (hall.A == 1 && hall.B == 0 && hall.C == 1)
 13111              		.loc 20 797 20
 13112 22e8 8E4B     		ldr	r3, .L828
 13113 22ea 1B78     		ldrb	r3, [r3]
 13114 22ec DBB2     		uxtb	r3, r3
 13115              		.loc 20 797 15
 13116 22ee 012B     		cmp	r3, #1
 13117 22f0 0DD1     		bne	.L641
 13118              		.loc 20 797 35 discriminator 1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 757


 13119 22f2 8C4B     		ldr	r3, .L828
 13120 22f4 5B78     		ldrb	r3, [r3, #1]
 13121 22f6 DBB2     		uxtb	r3, r3
 13122              		.loc 20 797 28 discriminator 1
 13123 22f8 002B     		cmp	r3, #0
 13124 22fa 08D1     		bne	.L641
 13125              		.loc 20 797 50 discriminator 2
 13126 22fc 894B     		ldr	r3, .L828
 13127 22fe 9B78     		ldrb	r3, [r3, #2]
 13128 2300 DBB2     		uxtb	r3, r3
 13129              		.loc 20 797 43 discriminator 2
 13130 2302 012B     		cmp	r3, #1
 13131 2304 03D1     		bne	.L641
 798:Src/main.c    ****         hall.state = 3; // 180 deg. PI
 13132              		.loc 20 798 20
 13133 2306 874B     		ldr	r3, .L828
 13134 2308 0322     		movs	r2, #3
 13135 230a DA70     		strb	r2, [r3, #3]
 13136 230c 24E0     		b	.L638
 13137              	.L641:
 799:Src/main.c    ****       else if (hall.A == 1 && hall.B == 0 && hall.C == 0)
 13138              		.loc 20 799 20
 13139 230e 854B     		ldr	r3, .L828
 13140 2310 1B78     		ldrb	r3, [r3]
 13141 2312 DBB2     		uxtb	r3, r3
 13142              		.loc 20 799 15
 13143 2314 012B     		cmp	r3, #1
 13144 2316 0DD1     		bne	.L642
 13145              		.loc 20 799 35 discriminator 1
 13146 2318 824B     		ldr	r3, .L828
 13147 231a 5B78     		ldrb	r3, [r3, #1]
 13148 231c DBB2     		uxtb	r3, r3
 13149              		.loc 20 799 28 discriminator 1
 13150 231e 002B     		cmp	r3, #0
 13151 2320 08D1     		bne	.L642
 13152              		.loc 20 799 50 discriminator 2
 13153 2322 804B     		ldr	r3, .L828
 13154 2324 9B78     		ldrb	r3, [r3, #2]
 13155 2326 DBB2     		uxtb	r3, r3
 13156              		.loc 20 799 43 discriminator 2
 13157 2328 002B     		cmp	r3, #0
 13158 232a 03D1     		bne	.L642
 800:Src/main.c    ****         hall.state = 4; // 240 deg. PI - (2PI/3 * 2)
 13159              		.loc 20 800 20
 13160 232c 7D4B     		ldr	r3, .L828
 13161 232e 0422     		movs	r2, #4
 13162 2330 DA70     		strb	r2, [r3, #3]
 13163 2332 11E0     		b	.L638
 13164              	.L642:
 801:Src/main.c    ****       else if (hall.A == 1 && hall.B == 1 && hall.C == 0)
 13165              		.loc 20 801 20
 13166 2334 7B4B     		ldr	r3, .L828
 13167 2336 1B78     		ldrb	r3, [r3]
 13168 2338 DBB2     		uxtb	r3, r3
 13169              		.loc 20 801 15
 13170 233a 012B     		cmp	r3, #1
 13171 233c 0CD1     		bne	.L638
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 758


 13172              		.loc 20 801 35 discriminator 1
 13173 233e 794B     		ldr	r3, .L828
 13174 2340 5B78     		ldrb	r3, [r3, #1]
 13175 2342 DBB2     		uxtb	r3, r3
 13176              		.loc 20 801 28 discriminator 1
 13177 2344 012B     		cmp	r3, #1
 13178 2346 07D1     		bne	.L638
 13179              		.loc 20 801 50 discriminator 2
 13180 2348 764B     		ldr	r3, .L828
 13181 234a 9B78     		ldrb	r3, [r3, #2]
 13182 234c DBB2     		uxtb	r3, r3
 13183              		.loc 20 801 43 discriminator 2
 13184 234e 002B     		cmp	r3, #0
 13185 2350 02D1     		bne	.L638
 802:Src/main.c    ****         hall.state = 5; // 300 deg. PI - 2PI/3
 13186              		.loc 20 802 20
 13187 2352 744B     		ldr	r3, .L828
 13188 2354 0522     		movs	r2, #5
 13189 2356 DA70     		strb	r2, [r3, #3]
 13190              	.L638:
 803:Src/main.c    ****       // Calc Angle offset
 804:Src/main.c    ****       if (hall.state != hall.statePr)
 13191              		.loc 20 804 15
 13192 2358 724B     		ldr	r3, .L828
 13193 235a DB78     		ldrb	r3, [r3, #3]
 13194 235c DAB2     		uxtb	r2, r3
 13195              		.loc 20 804 29
 13196 235e 714B     		ldr	r3, .L828
 13197 2360 1B79     		ldrb	r3, [r3, #4]
 13198 2362 DBB2     		uxtb	r3, r3
 13199              		.loc 20 804 10
 13200 2364 9A42     		cmp	r2, r3
 13201 2366 39D0     		beq	.L643
 805:Src/main.c    ****       {
 806:Src/main.c    ****         hall.offsetFwd[hall.state] = (hall.offsetState == 0) ? foc1.data.angle : hall.offsetFwd[hal
 13202              		.loc 20 806 43
 13203 2368 6E4B     		ldr	r3, .L828
 13204 236a 5B7B     		ldrb	r3, [r3, #13]
 13205 236c DBB2     		uxtb	r3, r3
 13206              		.loc 20 806 80
 13207 236e 002B     		cmp	r3, #0
 13208 2370 03D1     		bne	.L644
 13209              		.loc 20 806 80 is_stmt 0 discriminator 1
 13210 2372 6D4B     		ldr	r3, .L828+4
 13211 2374 D3F8D830 		ldr	r3, [r3, #216]	@ float
 13212 2378 07E0     		b	.L645
 13213              	.L644:
 13214              		.loc 20 806 101 is_stmt 1 discriminator 2
 13215 237a 6A4B     		ldr	r3, .L828
 13216 237c DB78     		ldrb	r3, [r3, #3]
 13217 237e DBB2     		uxtb	r3, r3
 13218              		.loc 20 806 80 discriminator 2
 13219 2380 684A     		ldr	r2, .L828
 13220 2382 0C33     		adds	r3, r3, #12
 13221 2384 9B00     		lsls	r3, r3, #2
 13222 2386 1344     		add	r3, r3, r2
 13223 2388 1B68     		ldr	r3, [r3]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 759


 13224              	.L645:
 13225              		.loc 20 806 28 discriminator 4
 13226 238a 664A     		ldr	r2, .L828
 13227 238c D278     		ldrb	r2, [r2, #3]
 13228 238e D2B2     		uxtb	r2, r2
 13229              		.loc 20 806 36 discriminator 4
 13230 2390 6449     		ldr	r1, .L828
 13231 2392 0C32     		adds	r2, r2, #12
 13232 2394 9200     		lsls	r2, r2, #2
 13233 2396 0A44     		add	r2, r2, r1
 13234 2398 1360     		str	r3, [r2]	@ float
 807:Src/main.c    ****         hall.offsetRev[hall.state] = (hall.offsetState == 1) ? foc1.data.angle : hall.offsetRev[hal
 13235              		.loc 20 807 43 discriminator 4
 13236 239a 624B     		ldr	r3, .L828
 13237 239c 5B7B     		ldrb	r3, [r3, #13]
 13238 239e DBB2     		uxtb	r3, r3
 13239              		.loc 20 807 80 discriminator 4
 13240 23a0 012B     		cmp	r3, #1
 13241 23a2 03D1     		bne	.L646
 13242              		.loc 20 807 80 is_stmt 0 discriminator 1
 13243 23a4 604B     		ldr	r3, .L828+4
 13244 23a6 D3F8D830 		ldr	r3, [r3, #216]	@ float
 13245 23aa 07E0     		b	.L647
 13246              	.L646:
 13247              		.loc 20 807 101 is_stmt 1 discriminator 2
 13248 23ac 5D4B     		ldr	r3, .L828
 13249 23ae DB78     		ldrb	r3, [r3, #3]
 13250 23b0 DBB2     		uxtb	r3, r3
 13251              		.loc 20 807 80 discriminator 2
 13252 23b2 5C4A     		ldr	r2, .L828
 13253 23b4 1233     		adds	r3, r3, #18
 13254 23b6 9B00     		lsls	r3, r3, #2
 13255 23b8 1344     		add	r3, r3, r2
 13256 23ba 1B68     		ldr	r3, [r3]	@ float
 13257              	.L647:
 13258              		.loc 20 807 28 discriminator 4
 13259 23bc 594A     		ldr	r2, .L828
 13260 23be D278     		ldrb	r2, [r2, #3]
 13261 23c0 D2B2     		uxtb	r2, r2
 13262              		.loc 20 807 36 discriminator 4
 13263 23c2 5849     		ldr	r1, .L828
 13264 23c4 1232     		adds	r2, r2, #18
 13265 23c6 9200     		lsls	r2, r2, #2
 13266 23c8 0A44     		add	r2, r2, r1
 13267 23ca 1360     		str	r3, [r2]	@ float
 808:Src/main.c    ****         hall.offset = foc1.data.angle;
 13268              		.loc 20 808 32 discriminator 4
 13269 23cc 564B     		ldr	r3, .L828+4
 13270 23ce D3F8D830 		ldr	r3, [r3, #216]	@ float
 13271              		.loc 20 808 21 discriminator 4
 13272 23d2 544A     		ldr	r2, .L828
 13273 23d4 1361     		str	r3, [r2, #16]	@ float
 809:Src/main.c    ****         hall.offsetFlag = 1;
 13274              		.loc 20 809 25 discriminator 4
 13275 23d6 534B     		ldr	r3, .L828
 13276 23d8 0122     		movs	r2, #1
 13277 23da DA73     		strb	r2, [r3, #15]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 760


 13278              	.L643:
 810:Src/main.c    ****       }
 811:Src/main.c    ****       hall.statePr = hall.state;
 13279              		.loc 20 811 26
 13280 23dc 514B     		ldr	r3, .L828
 13281 23de DB78     		ldrb	r3, [r3, #3]
 13282 23e0 DAB2     		uxtb	r2, r3
 13283              		.loc 20 811 20
 13284 23e2 504B     		ldr	r3, .L828
 13285 23e4 1A71     		strb	r2, [r3, #4]
 812:Src/main.c    ****       // calc avg
 813:Src/main.c    ****       hall.angleInc += foc1.data.freqStep * foc1.data.freq;
 13286              		.loc 20 813 33
 13287 23e6 504B     		ldr	r3, .L828+4
 13288 23e8 93ED357A 		vldr.32	s14, [r3, #212]
 13289              		.loc 20 813 54
 13290 23ec 4E4B     		ldr	r3, .L828+4
 13291 23ee D3ED347A 		vldr.32	s15, [r3, #208]
 13292              		.loc 20 813 43
 13293 23f2 27EE277A 		vmul.f32	s14, s14, s15
 13294              		.loc 20 813 21
 13295 23f6 4B4B     		ldr	r3, .L828
 13296 23f8 D3ED0A7A 		vldr.32	s15, [r3, #40]
 13297 23fc 77EE277A 		vadd.f32	s15, s14, s15
 13298 2400 484B     		ldr	r3, .L828
 13299 2402 C3ED0A7A 		vstr.32	s15, [r3, #40]
 814:Src/main.c    ****       if (hall.angleInc > (M_2PI * 0.999f) && hall.offsetState == 0)
 13300              		.loc 20 814 15
 13301 2406 474B     		ldr	r3, .L828
 13302 2408 D3ED0A7A 		vldr.32	s15, [r3, #40]
 13303              		.loc 20 814 10
 13304 240c 9FED477A 		vldr.32	s14, .L828+8
 13305 2410 F4EEC77A 		vcmpe.f32	s15, s14
 13306 2414 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13307 2418 12DD     		ble	.L648
 13308              		.loc 20 814 51 discriminator 1
 13309 241a 424B     		ldr	r3, .L828
 13310 241c 5B7B     		ldrb	r3, [r3, #13]
 13311 241e DBB2     		uxtb	r3, r3
 13312              		.loc 20 814 44 discriminator 1
 13313 2420 002B     		cmp	r3, #0
 13314 2422 0DD1     		bne	.L648
 815:Src/main.c    ****       {
 816:Src/main.c    ****         foc1.data.freq = -foc1.data.freq;
 13315              		.loc 20 816 36
 13316 2424 404B     		ldr	r3, .L828+4
 13317 2426 D3ED347A 		vldr.32	s15, [r3, #208]
 13318              		.loc 20 816 26
 13319 242a F1EE677A 		vneg.f32	s15, s15
 13320              		.loc 20 816 24
 13321 242e 3E4B     		ldr	r3, .L828+4
 13322 2430 C3ED347A 		vstr.32	s15, [r3, #208]
 817:Src/main.c    ****         hall.angleInc = M_2PI;
 13323              		.loc 20 817 23
 13324 2434 3B4B     		ldr	r3, .L828
 13325 2436 3E4A     		ldr	r2, .L828+12
 13326 2438 9A62     		str	r2, [r3, #40]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 761


 818:Src/main.c    ****         hall.offsetState = 1;
 13327              		.loc 20 818 26
 13328 243a 3A4B     		ldr	r3, .L828
 13329 243c 0122     		movs	r2, #1
 13330 243e 5A73     		strb	r2, [r3, #13]
 13331              	.L648:
 819:Src/main.c    ****       }
 820:Src/main.c    ****       if (hall.angleInc < (0.001f) && hall.offsetState == 1)
 13332              		.loc 20 820 15
 13333 2440 384B     		ldr	r3, .L828
 13334 2442 D3ED0A7A 		vldr.32	s15, [r3, #40]
 13335              		.loc 20 820 10
 13336 2446 9FED3B7A 		vldr.32	s14, .L828+16
 13337 244a F4EEC77A 		vcmpe.f32	s15, s14
 13338 244e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13339 2452 0CD5     		bpl	.L650
 13340              		.loc 20 820 43 discriminator 1
 13341 2454 334B     		ldr	r3, .L828
 13342 2456 5B7B     		ldrb	r3, [r3, #13]
 13343 2458 DBB2     		uxtb	r3, r3
 13344              		.loc 20 820 36 discriminator 1
 13345 245a 012B     		cmp	r3, #1
 13346 245c 07D1     		bne	.L650
 821:Src/main.c    ****       {
 822:Src/main.c    ****         foc1.data.freq = 0;
 13347              		.loc 20 822 24
 13348 245e 324B     		ldr	r3, .L828+4
 13349 2460 4FF00002 		mov	r2, #0
 13350 2464 C3F8D020 		str	r2, [r3, #208]	@ float
 823:Src/main.c    ****         hall.offsetState = 2;
 13351              		.loc 20 823 26
 13352 2468 2E4B     		ldr	r3, .L828
 13353 246a 0222     		movs	r2, #2
 13354 246c 5A73     		strb	r2, [r3, #13]
 13355              	.L650:
 824:Src/main.c    ****       }
 825:Src/main.c    ****       if (hall.offsetState == 2)
 13356              		.loc 20 825 15
 13357 246e 2D4B     		ldr	r3, .L828
 13358 2470 5B7B     		ldrb	r3, [r3, #13]
 13359 2472 DBB2     		uxtb	r3, r3
 13360              		.loc 20 825 10
 13361 2474 022B     		cmp	r3, #2
 13362 2476 40F09A80 		bne	.L652
 13363              	.LBB18:
 826:Src/main.c    ****       {
 827:Src/main.c    ****         for (uint8_t i = 0; i < 6; i++)
 13364              		.loc 20 827 22
 13365 247a 0023     		movs	r3, #0
 13366 247c FB73     		strb	r3, [r7, #15]
 13367              		.loc 20 827 9
 13368 247e 82E0     		b	.L653
 13369              	.L658:
 13370              	.LBB19:
 828:Src/main.c    ****         {
 829:Src/main.c    ****           float diff = fabsf(utils_angle_difference_rad(hall.offsetFwd[i], hall.offsetRev[i]));
 13371              		.loc 20 829 30
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 762


 13372 2480 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13373 2482 284A     		ldr	r2, .L828
 13374 2484 0C33     		adds	r3, r3, #12
 13375 2486 9B00     		lsls	r3, r3, #2
 13376 2488 1344     		add	r3, r3, r2
 13377 248a D3ED007A 		vldr.32	s15, [r3]
 13378 248e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13379 2490 244A     		ldr	r2, .L828
 13380 2492 1233     		adds	r3, r3, #18
 13381 2494 9B00     		lsls	r3, r3, #2
 13382 2496 1344     		add	r3, r3, r2
 13383 2498 93ED007A 		vldr.32	s14, [r3]
 13384 249c F0EE470A 		vmov.f32	s1, s14
 13385 24a0 B0EE670A 		vmov.f32	s0, s15
 13386 24a4 FFF7FEFF 		bl	utils_angle_difference_rad
 13387 24a8 F0EE407A 		vmov.f32	s15, s0
 13388              		.loc 20 829 17
 13389 24ac F0EEE77A 		vabs.f32	s15, s15
 13390 24b0 C7ED027A 		vstr.32	s15, [r7, #8]
 830:Src/main.c    ****           /* addition half of difference between rising and falling edge of Hall signal will estima
 831:Src/main.c    ****           hall.offsetAvg[i] = hall.offsetFwd[i] + (diff * 0.5f);
 13391              		.loc 20 831 45
 13392 24b4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13393 24b6 1B4A     		ldr	r2, .L828
 13394 24b8 0C33     		adds	r3, r3, #12
 13395 24ba 9B00     		lsls	r3, r3, #2
 13396 24bc 1344     		add	r3, r3, r2
 13397 24be 93ED007A 		vldr.32	s14, [r3]
 13398              		.loc 20 831 57
 13399 24c2 D7ED027A 		vldr.32	s15, [r7, #8]
 13400 24c6 F6EE006A 		vmov.f32	s13, #5.0e-1
 13401 24ca 67EEA67A 		vmul.f32	s15, s15, s13
 13402              		.loc 20 831 25
 13403 24ce FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13404              		.loc 20 831 49
 13405 24d0 77EE277A 		vadd.f32	s15, s14, s15
 13406              		.loc 20 831 29
 13407 24d4 134A     		ldr	r2, .L828
 13408 24d6 1833     		adds	r3, r3, #24
 13409 24d8 9B00     		lsls	r3, r3, #2
 13410 24da 1344     		add	r3, r3, r2
 13411 24dc C3ED007A 		vstr.32	s15, [r3]
 832:Src/main.c    ****           if (hall.offsetAvg[i] < -MF_PI)
 13412              		.loc 20 832 29
 13413 24e0 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13414 24e2 104A     		ldr	r2, .L828
 13415 24e4 1833     		adds	r3, r3, #24
 13416 24e6 9B00     		lsls	r3, r3, #2
 13417 24e8 1344     		add	r3, r3, r2
 13418 24ea D3ED007A 		vldr.32	s15, [r3]
 13419              		.loc 20 832 14
 13420 24ee 9FED127A 		vldr.32	s14, .L828+20
 13421 24f2 F4EEC77A 		vcmpe.f32	s15, s14
 13422 24f6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13423 24fa 21D5     		bpl	.L786
 833:Src/main.c    ****             hall.offsetAvg[i] = hall.offsetAvg[i] + M_2PI;
 13424              		.loc 20 833 47
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 763


 13425 24fc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13426 24fe 094A     		ldr	r2, .L828
 13427 2500 1833     		adds	r3, r3, #24
 13428 2502 9B00     		lsls	r3, r3, #2
 13429 2504 1344     		add	r3, r3, r2
 13430 2506 D3ED007A 		vldr.32	s15, [r3]
 13431              		.loc 20 833 27
 13432 250a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13433              		.loc 20 833 51
 13434 250c 9FED0B7A 		vldr.32	s14, .L828+24
 13435 2510 77EE877A 		vadd.f32	s15, s15, s14
 13436              		.loc 20 833 31
 13437 2514 034A     		ldr	r2, .L828
 13438 2516 1833     		adds	r3, r3, #24
 13439 2518 9B00     		lsls	r3, r3, #2
 13440 251a 1344     		add	r3, r3, r2
 13441 251c C3ED007A 		vstr.32	s15, [r3]
 13442 2520 2EE0     		b	.L656
 13443              	.L829:
 13444 2522 00BF     		.align	2
 13445              	.L828:
 13446 2524 00000000 		.word	hall
 13447 2528 00000000 		.word	foc1
 13448 252c 62DCC840 		.word	1086905442
 13449 2530 DB0FC940 		.word	1086918619
 13450 2534 6F12833A 		.word	981668463
 13451 2538 DB0F49C0 		.word	-1068953637
 13452 253c DB0FC940 		.word	1086918619
 13453              	.L786:
 834:Src/main.c    ****           else if (hall.offsetAvg[i] > MF_PI)
 13454              		.loc 20 834 34
 13455 2540 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13456 2542 974A     		ldr	r2, .L830
 13457 2544 1833     		adds	r3, r3, #24
 13458 2546 9B00     		lsls	r3, r3, #2
 13459 2548 1344     		add	r3, r3, r2
 13460 254a D3ED007A 		vldr.32	s15, [r3]
 13461              		.loc 20 834 19
 13462 254e 9FED957A 		vldr.32	s14, .L830+4
 13463 2552 F4EEC77A 		vcmpe.f32	s15, s14
 13464 2556 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13465 255a 11DD     		ble	.L656
 835:Src/main.c    ****             hall.offsetAvg[i] = hall.offsetAvg[i] - M_2PI;
 13466              		.loc 20 835 47
 13467 255c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13468 255e 904A     		ldr	r2, .L830
 13469 2560 1833     		adds	r3, r3, #24
 13470 2562 9B00     		lsls	r3, r3, #2
 13471 2564 1344     		add	r3, r3, r2
 13472 2566 D3ED007A 		vldr.32	s15, [r3]
 13473              		.loc 20 835 27
 13474 256a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13475              		.loc 20 835 51
 13476 256c 9FED8E7A 		vldr.32	s14, .L830+8
 13477 2570 77EEC77A 		vsub.f32	s15, s15, s14
 13478              		.loc 20 835 31
 13479 2574 8A4A     		ldr	r2, .L830
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 764


 13480 2576 1833     		adds	r3, r3, #24
 13481 2578 9B00     		lsls	r3, r3, #2
 13482 257a 1344     		add	r3, r3, r2
 13483 257c C3ED007A 		vstr.32	s15, [r3]
 13484              	.L656:
 13485              	.LBE19:
 827:Src/main.c    ****         {
 13486              		.loc 20 827 37 discriminator 2
 13487 2580 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13488 2582 0133     		adds	r3, r3, #1
 13489 2584 FB73     		strb	r3, [r7, #15]
 13490              	.L653:
 827:Src/main.c    ****         {
 13491              		.loc 20 827 9 discriminator 1
 13492 2586 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13493 2588 052B     		cmp	r3, #5
 13494 258a 7FF679AF 		bls	.L658
 13495              	.LBE18:
 836:Src/main.c    ****         }
 837:Src/main.c    ****         /* Reset and end */
 838:Src/main.c    ****         foc1.data.idRef = 0.f;
 13496              		.loc 20 838 25
 13497 258e 874B     		ldr	r3, .L830+12
 13498 2590 4FF00002 		mov	r2, #0
 13499 2594 1A61     		str	r2, [r3, #16]	@ float
 839:Src/main.c    ****         foc1.data.iqRef = 0.f;
 13500              		.loc 20 839 25
 13501 2596 854B     		ldr	r3, .L830+12
 13502 2598 4FF00002 		mov	r2, #0
 13503 259c 5A61     		str	r2, [r3, #20]	@ float
 840:Src/main.c    ****         foc1.data.freq = 0.f;
 13504              		.loc 20 840 24
 13505 259e 834B     		ldr	r3, .L830+12
 13506 25a0 4FF00002 		mov	r2, #0
 13507 25a4 C3F8D020 		str	r2, [r3, #208]	@ float
 841:Src/main.c    ****         foc1.driveState = STOP;
 13508              		.loc 20 841 25
 13509 25a8 804B     		ldr	r3, .L830+12
 13510 25aa 0022     		movs	r2, #0
 13511 25ac 1A70     		strb	r2, [r3]
 13512              	.L652:
 842:Src/main.c    ****       }
 843:Src/main.c    ****       // calc flux observer
 844:Src/main.c    ****       foc1.flux.i_alpha = foc1.data.isa;
 13513              		.loc 20 844 36
 13514 25ae 7F4B     		ldr	r3, .L830+12
 13515 25b0 5B6C     		ldr	r3, [r3, #68]	@ float
 13516              		.loc 20 844 25
 13517 25b2 7E4A     		ldr	r2, .L830+12
 13518 25b4 C2F87432 		str	r3, [r2, #628]	@ float
 845:Src/main.c    ****       foc1.flux.i_beta = foc1.data.isb;
 13519              		.loc 20 845 35
 13520 25b8 7C4B     		ldr	r3, .L830+12
 13521 25ba 9B6C     		ldr	r3, [r3, #72]	@ float
 13522              		.loc 20 845 24
 13523 25bc 7B4A     		ldr	r2, .L830+12
 13524 25be C2F87832 		str	r3, [r2, #632]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 765


 846:Src/main.c    ****       foc1.flux.v_alpha = foc1.svgen.usa;
 13525              		.loc 20 846 37
 13526 25c2 7A4B     		ldr	r3, .L830+12
 13527 25c4 D3F8F430 		ldr	r3, [r3, #244]	@ float
 13528              		.loc 20 846 25
 13529 25c8 784A     		ldr	r2, .L830+12
 13530 25ca C2F87C32 		str	r3, [r2, #636]	@ float
 847:Src/main.c    ****       foc1.flux.v_beta = foc1.svgen.usb;
 13531              		.loc 20 847 36
 13532 25ce 774B     		ldr	r3, .L830+12
 13533 25d0 D3F8F830 		ldr	r3, [r3, #248]	@ float
 13534              		.loc 20 847 24
 13535 25d4 754A     		ldr	r2, .L830+12
 13536 25d6 C2F88032 		str	r3, [r2, #640]	@ float
 848:Src/main.c    ****       foc1.calc.flux(&foc1.flux);
 13537              		.loc 20 848 16
 13538 25da 744B     		ldr	r3, .L830+12
 13539 25dc D3F81834 		ldr	r3, [r3, #1048]
 13540              		.loc 20 848 7
 13541 25e0 7348     		ldr	r0, .L830+16
 13542 25e2 9847     		blx	r3
 13543              	.LVL25:
 849:Src/main.c    ****       // calc speed PLL
 850:Src/main.c    ****       foc1.pll.AngleRaw = foc1.smo.Theta; //foc1.flux.phase;
 13544              		.loc 20 850 35
 13545 25e4 714B     		ldr	r3, .L830+12
 13546 25e6 D3F81832 		ldr	r3, [r3, #536]	@ float
 13547              		.loc 20 850 25
 13548 25ea 704A     		ldr	r2, .L830+12
 13549 25ec C2F8A433 		str	r3, [r2, #932]	@ float
 851:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 13550              		.loc 20 851 16
 13551 25f0 6E4B     		ldr	r3, .L830+12
 13552 25f2 D3F81C34 		ldr	r3, [r3, #1052]
 13553              		.loc 20 851 7
 13554 25f6 6F48     		ldr	r0, .L830+20
 13555 25f8 9847     		blx	r3
 13556              	.LVL26:
 852:Src/main.c    ****       // Check protection
 853:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 13557              		.loc 20 853 36
 13558 25fa 6C4B     		ldr	r3, .L830+12
 13559 25fc 5B6C     		ldr	r3, [r3, #68]	@ float
 13560              		.loc 20 853 25
 13561 25fe 6B4A     		ldr	r2, .L830+12
 13562 2600 C2F83033 		str	r3, [r2, #816]	@ float
 854:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 13563              		.loc 20 854 36
 13564 2604 694B     		ldr	r3, .L830+12
 13565 2606 5B6E     		ldr	r3, [r3, #100]	@ float
 13566              		.loc 20 854 25
 13567 2608 684A     		ldr	r2, .L830+12
 13568 260a C2F83433 		str	r3, [r2, #820]	@ float
 855:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 13569              		.loc 20 855 32
 13570 260e 674B     		ldr	r3, .L830+12
 13571 2610 D3F8A432 		ldr	r3, [r3, #676]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 766


 13572              		.loc 20 855 21
 13573 2614 654A     		ldr	r2, .L830+12
 13574 2616 C2F83833 		str	r3, [r2, #824]	@ float
 856:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 13575              		.loc 20 856 33
 13576 261a 674B     		ldr	r3, .L830+24
 13577 261c 1B69     		ldr	r3, [r3, #16]	@ float
 13578              		.loc 20 856 25
 13579 261e 634A     		ldr	r2, .L830+12
 13580 2620 C2F83C33 		str	r3, [r2, #828]	@ float
 857:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 13581              		.loc 20 857 16
 13582 2624 614B     		ldr	r3, .L830+12
 13583 2626 D3F81034 		ldr	r3, [r3, #1040]
 13584              		.loc 20 857 7
 13585 262a 6448     		ldr	r0, .L830+28
 13586 262c 9847     		blx	r3
 13587              	.LVL27:
 858:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 13588              		.loc 20 858 35
 13589 262e 5F4B     		ldr	r3, .L830+12
 13590 2630 93F84033 		ldrb	r3, [r3, #832]
 13591 2634 DBB2     		uxtb	r3, r3
 13592              		.loc 20 858 59
 13593 2636 002B     		cmp	r3, #0
 13594 2638 03D1     		bne	.L659
 13595              		.loc 20 858 59 is_stmt 0 discriminator 1
 13596 263a 5C4B     		ldr	r3, .L830+12
 13597 263c 1B78     		ldrb	r3, [r3]
 13598 263e DBB2     		uxtb	r3, r3
 13599 2640 00E0     		b	.L660
 13600              	.L659:
 13601              		.loc 20 858 59 discriminator 2
 13602 2642 0723     		movs	r3, #7
 13603              	.L660:
 13604              		.loc 20 858 23 is_stmt 1 discriminator 4
 13605 2644 594A     		ldr	r2, .L830+12
 13606 2646 1370     		strb	r3, [r2]
 859:Src/main.c    ****       // apply voltage to motor and pwm driver
 860:Src/main.c    ****       bldc1.cmpr0 = foc1.svgen.Ta;
 13607              		.loc 20 860 31 discriminator 4
 13608 2648 584B     		ldr	r3, .L830+12
 13609 264a D3F8FC30 		ldr	r3, [r3, #252]	@ float
 13610              		.loc 20 860 19 discriminator 4
 13611 264e 5C4A     		ldr	r2, .L830+32
 13612 2650 D361     		str	r3, [r2, #28]	@ float
 861:Src/main.c    ****       bldc1.cmpr1 = foc1.svgen.Tb;
 13613              		.loc 20 861 31 discriminator 4
 13614 2652 564B     		ldr	r3, .L830+12
 13615 2654 D3F80031 		ldr	r3, [r3, #256]	@ float
 13616              		.loc 20 861 19 discriminator 4
 13617 2658 594A     		ldr	r2, .L830+32
 13618 265a 1362     		str	r3, [r2, #32]	@ float
 862:Src/main.c    ****       bldc1.cmpr2 = foc1.svgen.Tc;
 13619              		.loc 20 862 31 discriminator 4
 13620 265c 534B     		ldr	r3, .L830+12
 13621 265e D3F80431 		ldr	r3, [r3, #260]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 767


 13622              		.loc 20 862 19 discriminator 4
 13623 2662 574A     		ldr	r2, .L830+32
 13624 2664 5362     		str	r3, [r2, #36]	@ float
 863:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, (uint32_t)(foc1.svgen.Ta * foc1.data.halfP
 13625              		.loc 20 863 79 discriminator 4
 13626 2666 514B     		ldr	r3, .L830+12
 13627 2668 93ED3F7A 		vldr.32	s14, [r3, #252]
 13628              		.loc 20 863 94 discriminator 4
 13629 266c 4F4B     		ldr	r3, .L830+12
 13630 266e D3ED377A 		vldr.32	s15, [r3, #220]
 13631              		.loc 20 863 83 discriminator 4
 13632 2672 27EE277A 		vmul.f32	s14, s14, s15
 13633              		.loc 20 863 120 discriminator 4
 13634 2676 4D4B     		ldr	r3, .L830+12
 13635 2678 D3ED377A 		vldr.32	s15, [r3, #220]
 13636              		.loc 20 863 109 discriminator 4
 13637 267c 77EE277A 		vadd.f32	s15, s14, s15
 13638              		.loc 20 863 7 discriminator 4
 13639 2680 FCEEE77A 		vcvt.u32.f32	s15, s15
 13640 2684 17EE902A 		vmov	r2, s15	@ int
 13641 2688 4FF40031 		mov	r1, #131072
 13642 268c 4D48     		ldr	r0, .L830+36
 13643 268e FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 864:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, (uint32_t)(foc1.svgen.Tb * foc1.data.halfP
 13644              		.loc 20 864 79 discriminator 4
 13645 2692 464B     		ldr	r3, .L830+12
 13646 2694 93ED407A 		vldr.32	s14, [r3, #256]
 13647              		.loc 20 864 94 discriminator 4
 13648 2698 444B     		ldr	r3, .L830+12
 13649 269a D3ED377A 		vldr.32	s15, [r3, #220]
 13650              		.loc 20 864 83 discriminator 4
 13651 269e 27EE277A 		vmul.f32	s14, s14, s15
 13652              		.loc 20 864 120 discriminator 4
 13653 26a2 424B     		ldr	r3, .L830+12
 13654 26a4 D3ED377A 		vldr.32	s15, [r3, #220]
 13655              		.loc 20 864 109 discriminator 4
 13656 26a8 77EE277A 		vadd.f32	s15, s14, s15
 13657              		.loc 20 864 7 discriminator 4
 13658 26ac FCEEE77A 		vcvt.u32.f32	s15, s15
 13659 26b0 17EE902A 		vmov	r2, s15	@ int
 13660 26b4 4FF40021 		mov	r1, #524288
 13661 26b8 4248     		ldr	r0, .L830+36
 13662 26ba FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 865:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, (uint32_t)(foc1.svgen.Tc * foc1.data.halfP
 13663              		.loc 20 865 79 discriminator 4
 13664 26be 3B4B     		ldr	r3, .L830+12
 13665 26c0 93ED417A 		vldr.32	s14, [r3, #260]
 13666              		.loc 20 865 94 discriminator 4
 13667 26c4 394B     		ldr	r3, .L830+12
 13668 26c6 D3ED377A 		vldr.32	s15, [r3, #220]
 13669              		.loc 20 865 83 discriminator 4
 13670 26ca 27EE277A 		vmul.f32	s14, s14, s15
 13671              		.loc 20 865 120 discriminator 4
 13672 26ce 374B     		ldr	r3, .L830+12
 13673 26d0 D3ED377A 		vldr.32	s15, [r3, #220]
 13674              		.loc 20 865 109 discriminator 4
 13675 26d4 77EE277A 		vadd.f32	s15, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 768


 13676              		.loc 20 865 7 discriminator 4
 13677 26d8 FCEEE77A 		vcvt.u32.f32	s15, s15
 13678 26dc 17EE902A 		vmov	r2, s15	@ int
 13679 26e0 4FF48011 		mov	r1, #1048576
 13680 26e4 3748     		ldr	r0, .L830+36
 13681 26e6 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 866:Src/main.c    ****       // calc BLDC motor model
 867:Src/main.c    ****       //ModelBLDC_Calc(&bldc1);
 868:Src/main.c    ****       // call datalogger
 869:Src/main.c    ****       if (foc1.data.idRef != 0 || foc1.data.iqRef != 0)
 13682              		.loc 20 869 20 discriminator 4
 13683 26ea 304B     		ldr	r3, .L830+12
 13684 26ec D3ED047A 		vldr.32	s15, [r3, #16]
 13685              		.loc 20 869 10 discriminator 4
 13686 26f0 F5EE407A 		vcmp.f32	s15, #0
 13687 26f4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13688 26f8 07D1     		bne	.L661
 13689              		.loc 20 869 44 discriminator 1
 13690 26fa 2C4B     		ldr	r3, .L830+12
 13691 26fc D3ED057A 		vldr.32	s15, [r3, #20]
 13692              		.loc 20 869 32 discriminator 1
 13693 2700 F5EE407A 		vcmp.f32	s15, #0
 13694 2704 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13695 2708 02D0     		beq	.L662
 13696              	.L661:
 870:Src/main.c    ****         dataLog.trigger = 1;
 13697              		.loc 20 870 25
 13698 270a 2F4B     		ldr	r3, .L830+40
 13699 270c 0122     		movs	r2, #1
 13700 270e 1A70     		strb	r2, [r3]
 13701              	.L662:
 871:Src/main.c    ****       dataLog.in1 = foc1.data.isd;
 13702              		.loc 20 871 30
 13703 2710 264B     		ldr	r3, .L830+12
 13704 2712 DA6C     		ldr	r2, [r3, #76]	@ float
 13705              		.loc 20 871 19
 13706 2714 2C4B     		ldr	r3, .L830+40
 13707 2716 03F58153 		add	r3, r3, #4128
 13708 271a 1A60     		str	r2, [r3]	@ float
 872:Src/main.c    ****       dataLog.in2 = foc1.data.isq;
 13709              		.loc 20 872 30
 13710 271c 234B     		ldr	r3, .L830+12
 13711 271e 1A6D     		ldr	r2, [r3, #80]	@ float
 13712              		.loc 20 872 19
 13713 2720 294B     		ldr	r3, .L830+40
 13714 2722 03F58153 		add	r3, r3, #4128
 13715 2726 0433     		adds	r3, r3, #4
 13716 2728 1A60     		str	r2, [r3]	@ float
 873:Src/main.c    ****       dataLog.in3 = foc1.smo.tmp_Ealpha;
 13717              		.loc 20 873 29
 13718 272a 204B     		ldr	r3, .L830+12
 13719 272c D3F82822 		ldr	r2, [r3, #552]	@ float
 13720              		.loc 20 873 19
 13721 2730 254B     		ldr	r3, .L830+40
 13722 2732 03F58153 		add	r3, r3, #4128
 13723 2736 0833     		adds	r3, r3, #8
 13724 2738 1A60     		str	r2, [r3]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 769


 874:Src/main.c    ****       dataLog.in4 = foc1.smo.tmp_Ebeta;
 13725              		.loc 20 874 29
 13726 273a 1C4B     		ldr	r3, .L830+12
 13727 273c D3F82C22 		ldr	r2, [r3, #556]	@ float
 13728              		.loc 20 874 19
 13729 2740 214B     		ldr	r3, .L830+40
 13730 2742 03F58153 		add	r3, r3, #4128
 13731 2746 0C33     		adds	r3, r3, #12
 13732 2748 1A60     		str	r2, [r3]	@ float
 875:Src/main.c    ****       datalogCalc(&dataLog);
 13733              		.loc 20 875 7
 13734 274a 1F48     		ldr	r0, .L830+40
 13735 274c FFF7FEFF 		bl	datalogCalc
 876:Src/main.c    ****       break;
 13736              		.loc 20 876 7
 13737 2750 02F0B4BC 		b	.L608
 13738              	.L615:
 877:Src/main.c    ****     case RUN_OPENLOOP_IHZ:
 878:Src/main.c    ****       // Angle generator
 879:Src/main.c    ****       foc1.data.angle += foc1.data.freqStep * foc1.data.freq;
 13739              		.loc 20 879 35
 13740 2754 154B     		ldr	r3, .L830+12
 13741 2756 93ED357A 		vldr.32	s14, [r3, #212]
 13742              		.loc 20 879 56
 13743 275a 144B     		ldr	r3, .L830+12
 13744 275c D3ED347A 		vldr.32	s15, [r3, #208]
 13745              		.loc 20 879 45
 13746 2760 27EE277A 		vmul.f32	s14, s14, s15
 13747              		.loc 20 879 23
 13748 2764 114B     		ldr	r3, .L830+12
 13749 2766 D3ED367A 		vldr.32	s15, [r3, #216]
 13750 276a 77EE277A 		vadd.f32	s15, s14, s15
 13751 276e 0F4B     		ldr	r3, .L830+12
 13752 2770 C3ED367A 		vstr.32	s15, [r3, #216]
 880:Src/main.c    ****       if (foc1.data.angle < -MF_PI)
 13753              		.loc 20 880 20
 13754 2774 0D4B     		ldr	r3, .L830+12
 13755 2776 D3ED367A 		vldr.32	s15, [r3, #216]
 13756              		.loc 20 880 10
 13757 277a 9FED147A 		vldr.32	s14, .L830+44
 13758 277e F4EEC77A 		vcmpe.f32	s15, s14
 13759 2782 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13760 2786 23D5     		bpl	.L787
 881:Src/main.c    ****         foc1.data.angle = foc1.data.angle + M_2PI;
 13761              		.loc 20 881 36
 13762 2788 084B     		ldr	r3, .L830+12
 13763 278a D3ED367A 		vldr.32	s15, [r3, #216]
 13764              		.loc 20 881 43
 13765 278e 9FED067A 		vldr.32	s14, .L830+8
 13766 2792 77EE877A 		vadd.f32	s15, s15, s14
 13767              		.loc 20 881 25
 13768 2796 054B     		ldr	r3, .L830+12
 13769 2798 C3ED367A 		vstr.32	s15, [r3, #216]
 13770 279c 2CE0     		b	.L665
 13771              	.L831:
 13772 279e 00BF     		.align	2
 13773              	.L830:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 770


 13774 27a0 00000000 		.word	hall
 13775 27a4 DB0F4940 		.word	1078530011
 13776 27a8 DB0FC940 		.word	1086918619
 13777 27ac 00000000 		.word	foc1
 13778 27b0 74020000 		.word	foc1+628
 13779 27b4 A4030000 		.word	foc1+932
 13780 27b8 00000000 		.word	ntcPcb
 13781 27bc 1C030000 		.word	foc1+796
 13782 27c0 00000000 		.word	bldc1
 13783 27c4 00680140 		.word	1073833984
 13784 27c8 00000000 		.word	dataLog
 13785 27cc DB0F49C0 		.word	-1068953637
 13786              	.L787:
 882:Src/main.c    ****       else if (foc1.data.angle > MF_PI)
 13787              		.loc 20 882 25
 13788 27d0 BA4B     		ldr	r3, .L832
 13789 27d2 D3ED367A 		vldr.32	s15, [r3, #216]
 13790              		.loc 20 882 15
 13791 27d6 9FEDBA7A 		vldr.32	s14, .L832+4
 13792 27da F4EEC77A 		vcmpe.f32	s15, s14
 13793 27de F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13794 27e2 09DD     		ble	.L665
 883:Src/main.c    ****         foc1.data.angle = foc1.data.angle - M_2PI;
 13795              		.loc 20 883 36
 13796 27e4 B54B     		ldr	r3, .L832
 13797 27e6 D3ED367A 		vldr.32	s15, [r3, #216]
 13798              		.loc 20 883 43
 13799 27ea 9FEDB67A 		vldr.32	s14, .L832+8
 13800 27ee 77EEC77A 		vsub.f32	s15, s15, s14
 13801              		.loc 20 883 25
 13802 27f2 B24B     		ldr	r3, .L832
 13803 27f4 C3ED367A 		vstr.32	s15, [r3, #216]
 13804              	.L665:
 884:Src/main.c    ****       // calc sin/cos
 885:Src/main.c    ****       foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(foc1.data.angle)));
 13805              		.loc 20 885 28
 13806 27f8 B04B     		ldr	r3, .L832
 13807 27fa D3ED367A 		vldr.32	s15, [r3, #216]
 13808 27fe 9FEDB27A 		vldr.32	s14, .L832+12
 13809 2802 67EE877A 		vmul.f32	s15, s15, s14
 13810 2806 FDEEE77A 		vcvt.s32.f32	s15, s15
 13811 280a 17EE900A 		vmov	r0, s15	@ int
 13812 280e FFF7FEFF 		bl	utSinAbs
 13813 2812 07EE900A 		vmov	s15, r0	@ int
 13814 2816 F8EEE77A 		vcvt.f32.s32	s15, s15
 13815 281a 9FEDAC7A 		vldr.32	s14, .L832+16
 13816 281e 67EE877A 		vmul.f32	s15, s15, s14
 13817              		.loc 20 885 26
 13818 2822 A64B     		ldr	r3, .L832
 13819 2824 C3ED1A7A 		vstr.32	s15, [r3, #104]
 886:Src/main.c    ****       foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(foc1.data.angle)));
 13820              		.loc 20 886 28
 13821 2828 A44B     		ldr	r3, .L832
 13822 282a D3ED367A 		vldr.32	s15, [r3, #216]
 13823 282e 9FEDA67A 		vldr.32	s14, .L832+12
 13824 2832 67EE877A 		vmul.f32	s15, s15, s14
 13825 2836 FDEEE77A 		vcvt.s32.f32	s15, s15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 771


 13826 283a 17EE900A 		vmov	r0, s15	@ int
 13827 283e FFF7FEFF 		bl	utCosAbs
 13828 2842 07EE900A 		vmov	s15, r0	@ int
 13829 2846 F8EEE77A 		vcvt.f32.s32	s15, s15
 13830 284a 9FEDA07A 		vldr.32	s14, .L832+16
 13831 284e 67EE877A 		vmul.f32	s15, s15, s14
 13832              		.loc 20 886 26
 13833 2852 9A4B     		ldr	r3, .L832
 13834 2854 C3ED1B7A 		vstr.32	s15, [r3, #108]
 887:Src/main.c    ****       // clarke transform for phase currents
 888:Src/main.c    ****       if (foc1.config.sim == 1)
 13835              		.loc 20 888 22
 13836 2858 984B     		ldr	r3, .L832
 13837 285a 93F8E132 		ldrb	r3, [r3, #737]
 13838 285e DBB2     		uxtb	r3, r3
 13839              		.loc 20 888 10
 13840 2860 012B     		cmp	r3, #1
 13841 2862 1DD1     		bne	.L667
 889:Src/main.c    ****       {
 890:Src/main.c    ****         foc1.data.isa = bldc1.isPhaseA;
 13842              		.loc 20 890 30
 13843 2864 9A4B     		ldr	r3, .L832+20
 13844 2866 D3F8B030 		ldr	r3, [r3, #176]	@ float
 13845              		.loc 20 890 23
 13846 286a 944A     		ldr	r2, .L832
 13847 286c 5364     		str	r3, [r2, #68]	@ float
 891:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 13848              		.loc 20 891 44
 13849 286e 984B     		ldr	r3, .L832+20
 13850 2870 D3ED2C7A 		vldr.32	s15, [r3, #176]
 13851              		.loc 20 891 37
 13852 2874 9FED977A 		vldr.32	s14, .L832+24
 13853 2878 27EE877A 		vmul.f32	s14, s15, s14
 13854              		.loc 20 891 75
 13855 287c 944B     		ldr	r3, .L832+20
 13856 287e D3ED2D7A 		vldr.32	s15, [r3, #180]
 13857              		.loc 20 891 68
 13858 2882 DFED956A 		vldr.32	s13, .L832+28
 13859 2886 67EEA67A 		vmul.f32	s15, s15, s13
 13860              		.loc 20 891 54
 13861 288a 77EE277A 		vadd.f32	s15, s14, s15
 13862              		.loc 20 891 23
 13863 288e 8B4B     		ldr	r3, .L832
 13864 2890 C3ED127A 		vstr.32	s15, [r3, #72]
 892:Src/main.c    ****         foc1.volt.DcBusVolt = bldc1.udc;
 13865              		.loc 20 892 36
 13866 2894 8E4B     		ldr	r3, .L832+20
 13867 2896 9B6C     		ldr	r3, [r3, #72]	@ float
 13868              		.loc 20 892 29
 13869 2898 884A     		ldr	r2, .L832
 13870 289a C2F8A432 		str	r3, [r2, #676]	@ float
 13871 289e 58E0     		b	.L668
 13872              	.L667:
 893:Src/main.c    ****       }
 894:Src/main.c    ****       else if (foc1.config.sim == 0)
 13873              		.loc 20 894 27
 13874 28a0 864B     		ldr	r3, .L832
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 772


 13875 28a2 93F8E132 		ldrb	r3, [r3, #737]
 13876 28a6 DBB2     		uxtb	r3, r3
 13877              		.loc 20 894 15
 13878 28a8 002B     		cmp	r3, #0
 13879 28aa 52D1     		bne	.L668
 895:Src/main.c    ****       {
 896:Src/main.c    ****         foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data.o
 13880              		.loc 20 896 33
 13881 28ac 8B4B     		ldr	r3, .L832+32
 13882 28ae 1B68     		ldr	r3, [r3]
 13883              		.loc 20 896 39
 13884 28b0 07EE903A 		vmov	s15, r3	@ int
 13885 28b4 F8EEE77A 		vcvt.f32.s32	s15, s15
 13886 28b8 9FED897A 		vldr.32	s14, .L832+36
 13887 28bc 27EE877A 		vmul.f32	s14, s15, s14
 13888              		.loc 20 896 65
 13889 28c0 7E4B     		ldr	r3, .L832
 13890 28c2 D3EDBE7A 		vldr.32	s15, [r3, #760]
 13891              		.loc 20 896 52
 13892 28c6 27EE277A 		vmul.f32	s14, s14, s15
 13893              		.loc 20 896 98
 13894 28ca 7C4B     		ldr	r3, .L832
 13895 28cc D3ED317A 		vldr.32	s15, [r3, #196]
 13896              		.loc 20 896 87
 13897 28d0 77EE677A 		vsub.f32	s15, s14, s15
 13898              		.loc 20 896 23
 13899 28d4 794B     		ldr	r3, .L832
 13900 28d6 C3ED117A 		vstr.32	s15, [r3, #68]
 897:Src/main.c    ****         foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.da
 13901              		.loc 20 897 37
 13902 28da 804B     		ldr	r3, .L832+32
 13903 28dc 5B68     		ldr	r3, [r3, #4]
 13904              		.loc 20 897 43
 13905 28de 07EE903A 		vmov	s15, r3	@ int
 13906 28e2 F8EEE77A 		vcvt.f32.s32	s15, s15
 13907 28e6 9FED7E7A 		vldr.32	s14, .L832+36
 13908 28ea 27EE877A 		vmul.f32	s14, s15, s14
 13909              		.loc 20 897 69
 13910 28ee 734B     		ldr	r3, .L832
 13911 28f0 D3EDBE7A 		vldr.32	s15, [r3, #760]
 13912              		.loc 20 897 56
 13913 28f4 27EE277A 		vmul.f32	s14, s14, s15
 13914              		.loc 20 897 102
 13915 28f8 704B     		ldr	r3, .L832
 13916 28fa D3ED327A 		vldr.32	s15, [r3, #200]
 13917              		.loc 20 897 91
 13918 28fe 77EE677A 		vsub.f32	s15, s14, s15
 13919              		.loc 20 897 27
 13920 2902 6E4B     		ldr	r3, .L832
 13921 2904 C3ED197A 		vstr.32	s15, [r3, #100]
 898:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 13922              		.loc 20 898 48
 13923 2908 6C4B     		ldr	r3, .L832
 13924 290a D3ED117A 		vldr.32	s15, [r3, #68]
 13925              		.loc 20 898 37
 13926 290e 9FED717A 		vldr.32	s14, .L832+24
 13927 2912 27EE877A 		vmul.f32	s14, s15, s14
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 773


 13928              		.loc 20 898 78
 13929 2916 694B     		ldr	r3, .L832
 13930 2918 D3ED197A 		vldr.32	s15, [r3, #100]
 13931              		.loc 20 898 67
 13932 291c DFED6E6A 		vldr.32	s13, .L832+28
 13933 2920 67EEA67A 		vmul.f32	s15, s15, s13
 13934              		.loc 20 898 53
 13935 2924 77EE277A 		vadd.f32	s15, s14, s15
 13936              		.loc 20 898 23
 13937 2928 644B     		ldr	r3, .L832
 13938 292a C3ED127A 		vstr.32	s15, [r3, #72]
 899:Src/main.c    ****         foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 13939              		.loc 20 899 45
 13940 292e 6B4B     		ldr	r3, .L832+32
 13941 2930 9B69     		ldr	r3, [r3, #24]
 13942              		.loc 20 899 31
 13943 2932 07EE903A 		vmov	s15, r3	@ int
 13944 2936 F8EEE77A 		vcvt.f32.s32	s15, s15
 13945              		.loc 20 899 51
 13946 293a 9FED697A 		vldr.32	s14, .L832+36
 13947 293e 27EE877A 		vmul.f32	s14, s15, s14
 13948              		.loc 20 899 77
 13949 2942 5E4B     		ldr	r3, .L832
 13950 2944 D3EDBF7A 		vldr.32	s15, [r3, #764]
 13951              		.loc 20 899 64
 13952 2948 67EE277A 		vmul.f32	s15, s14, s15
 13953              		.loc 20 899 29
 13954 294c 5B4B     		ldr	r3, .L832
 13955 294e C3EDA97A 		vstr.32	s15, [r3, #676]
 13956              	.L668:
 900:Src/main.c    ****       }
 901:Src/main.c    ****       // Filtered data
 902:Src/main.c    ****       foc1.lpf_id.in = foc1.data.isd;
 13957              		.loc 20 902 33
 13958 2952 5A4B     		ldr	r3, .L832
 13959 2954 DB6C     		ldr	r3, [r3, #76]	@ float
 13960              		.loc 20 902 22
 13961 2956 594A     		ldr	r2, .L832
 13962 2958 C2F8D033 		str	r3, [r2, #976]	@ float
 903:Src/main.c    ****       foc1.lpf_iq.in = foc1.data.isq;
 13963              		.loc 20 903 33
 13964 295c 574B     		ldr	r3, .L832
 13965 295e 1B6D     		ldr	r3, [r3, #80]	@ float
 13966              		.loc 20 903 22
 13967 2960 564A     		ldr	r2, .L832
 13968 2962 C2F8E033 		str	r3, [r2, #992]	@ float
 904:Src/main.c    ****       foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 13969              		.loc 20 904 34
 13970 2966 554B     		ldr	r3, .L832
 13971 2968 D3F8A432 		ldr	r3, [r3, #676]	@ float
 13972              		.loc 20 904 23
 13973 296c 534A     		ldr	r2, .L832
 13974 296e C2F8F033 		str	r3, [r2, #1008]	@ float
 905:Src/main.c    ****       LPF_calc(&foc1.lpf_id);
 13975              		.loc 20 905 7
 13976 2972 5C48     		ldr	r0, .L832+40
 13977 2974 FFF7FEFF 		bl	LPF_calc
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 774


 906:Src/main.c    ****       LPF_calc(&foc1.lpf_iq);
 13978              		.loc 20 906 7
 13979 2978 5B48     		ldr	r0, .L832+44
 13980 297a FFF7FEFF 		bl	LPF_calc
 907:Src/main.c    ****       LPF_calc(&foc1.lpf_vdc);
 13981              		.loc 20 907 7
 13982 297e 5B48     		ldr	r0, .L832+48
 13983 2980 FFF7FEFF 		bl	LPF_calc
 908:Src/main.c    ****       foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 13984              		.loc 20 908 41
 13985 2984 4D4B     		ldr	r3, .L832
 13986 2986 D3F8F833 		ldr	r3, [r3, #1016]	@ float
 13987              		.loc 20 908 27
 13988 298a 4C4A     		ldr	r2, .L832
 13989 298c C2F8A432 		str	r3, [r2, #676]	@ float
 909:Src/main.c    ****       // PARK transform for phase currents
 910:Src/main.c    ****       foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 13990              		.loc 20 910 32
 13991 2990 4A4B     		ldr	r3, .L832
 13992 2992 93ED117A 		vldr.32	s14, [r3, #68]
 13993              		.loc 20 910 48
 13994 2996 494B     		ldr	r3, .L832
 13995 2998 D3ED1B7A 		vldr.32	s15, [r3, #108]
 13996              		.loc 20 910 37
 13997 299c 27EE277A 		vmul.f32	s14, s14, s15
 13998              		.loc 20 910 69
 13999 29a0 464B     		ldr	r3, .L832
 14000 29a2 D3ED126A 		vldr.32	s13, [r3, #72]
 14001              		.loc 20 910 85
 14002 29a6 454B     		ldr	r3, .L832
 14003 29a8 D3ED1A7A 		vldr.32	s15, [r3, #104]
 14004              		.loc 20 910 74
 14005 29ac 66EEA77A 		vmul.f32	s15, s13, s15
 14006              		.loc 20 910 58
 14007 29b0 77EE277A 		vadd.f32	s15, s14, s15
 14008              		.loc 20 910 21
 14009 29b4 414B     		ldr	r3, .L832
 14010 29b6 C3ED137A 		vstr.32	s15, [r3, #76]
 911:Src/main.c    ****       foc1.data.isq = foc1.data.isb * foc1.data.cosTheta - foc1.data.isa * foc1.data.sinTheta;
 14011              		.loc 20 911 32
 14012 29ba 404B     		ldr	r3, .L832
 14013 29bc 93ED127A 		vldr.32	s14, [r3, #72]
 14014              		.loc 20 911 48
 14015 29c0 3E4B     		ldr	r3, .L832
 14016 29c2 D3ED1B7A 		vldr.32	s15, [r3, #108]
 14017              		.loc 20 911 37
 14018 29c6 27EE277A 		vmul.f32	s14, s14, s15
 14019              		.loc 20 911 69
 14020 29ca 3C4B     		ldr	r3, .L832
 14021 29cc D3ED116A 		vldr.32	s13, [r3, #68]
 14022              		.loc 20 911 85
 14023 29d0 3A4B     		ldr	r3, .L832
 14024 29d2 D3ED1A7A 		vldr.32	s15, [r3, #104]
 14025              		.loc 20 911 74
 14026 29d6 66EEA77A 		vmul.f32	s15, s13, s15
 14027              		.loc 20 911 58
 14028 29da 77EE677A 		vsub.f32	s15, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 775


 14029              		.loc 20 911 21
 14030 29de 374B     		ldr	r3, .L832
 14031 29e0 C3ED147A 		vstr.32	s15, [r3, #80]
 912:Src/main.c    ****       // calc PI current controllers for D/Q axis
 913:Src/main.c    ****       foc1.pi_id.Ref = foc1.data.idRef;
 14032              		.loc 20 913 33
 14033 29e4 354B     		ldr	r3, .L832
 14034 29e6 1B69     		ldr	r3, [r3, #16]	@ float
 14035              		.loc 20 913 22
 14036 29e8 344A     		ldr	r2, .L832
 14037 29ea C2F81831 		str	r3, [r2, #280]	@ float
 914:Src/main.c    ****       foc1.pi_iq.Ref = foc1.data.iqRef;
 14038              		.loc 20 914 33
 14039 29ee 334B     		ldr	r3, .L832
 14040 29f0 5B69     		ldr	r3, [r3, #20]	@ float
 14041              		.loc 20 914 22
 14042 29f2 324A     		ldr	r2, .L832
 14043 29f4 C2F85831 		str	r3, [r2, #344]	@ float
 915:Src/main.c    ****       foc1.pi_id.Fdb = foc1.data.isd;
 14044              		.loc 20 915 33
 14045 29f8 304B     		ldr	r3, .L832
 14046 29fa DB6C     		ldr	r3, [r3, #76]	@ float
 14047              		.loc 20 915 22
 14048 29fc 2F4A     		ldr	r2, .L832
 14049 29fe C2F81C31 		str	r3, [r2, #284]	@ float
 916:Src/main.c    ****       foc1.pi_iq.Fdb = foc1.data.isq;
 14050              		.loc 20 916 33
 14051 2a02 2E4B     		ldr	r3, .L832
 14052 2a04 1B6D     		ldr	r3, [r3, #80]	@ float
 14053              		.loc 20 916 22
 14054 2a06 2D4A     		ldr	r2, .L832
 14055 2a08 C2F85C31 		str	r3, [r2, #348]	@ float
 917:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_id);
 14056              		.loc 20 917 16
 14057 2a0c 2B4B     		ldr	r3, .L832
 14058 2a0e D3F80034 		ldr	r3, [r3, #1024]
 14059              		.loc 20 917 7
 14060 2a12 3748     		ldr	r0, .L832+52
 14061 2a14 9847     		blx	r3
 14062              	.LVL28:
 918:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_iq);
 14063              		.loc 20 918 16
 14064 2a16 294B     		ldr	r3, .L832
 14065 2a18 D3F80034 		ldr	r3, [r3, #1024]
 14066              		.loc 20 918 7
 14067 2a1c 3548     		ldr	r0, .L832+56
 14068 2a1e 9847     		blx	r3
 14069              	.LVL29:
 919:Src/main.c    ****       // Saturation
 920:Src/main.c    ****       // foc1.volt.usd = foc1.pi_id.Out;
 921:Src/main.c    ****       // foc1.volt.usq = foc1.pi_iq.Out;
 922:Src/main.c    ****       // foc1.volt.vMagMax = 0.66666f * foc1.volt.dutyMax * SQRT3_BY_2 * foc1.volt.DcBusVolt; // 0.
 923:Src/main.c    ****       // utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagM
 924:Src/main.c    ****       // foc1.volt.usd = foc1.volt.usd / (0.66666f * foc1.volt.DcBusVolt);
 925:Src/main.c    ****       // foc1.volt.usq = foc1.volt.usq / (0.66666f * foc1.volt.DcBusVolt);
 926:Src/main.c    **** 
 927:Src/main.c    ****       // feed-forward axis decoupling
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 776


 928:Src/main.c    ****       if (foc1.config.axisDecEn == 1)
 14070              		.loc 20 928 22
 14071 2a20 264B     		ldr	r3, .L832
 14072 2a22 93F8E232 		ldrb	r3, [r3, #738]
 14073 2a26 DBB2     		uxtb	r3, r3
 14074              		.loc 20 928 10
 14075 2a28 012B     		cmp	r3, #1
 14076 2a2a 65D1     		bne	.L669
 929:Src/main.c    ****       {
 930:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 14077              		.loc 20 930 35
 14078 2a2c 234B     		ldr	r3, .L832
 14079 2a2e D3F84031 		ldr	r3, [r3, #320]	@ float
 14080              		.loc 20 930 23
 14081 2a32 224A     		ldr	r2, .L832
 14082 2a34 C2F8CC32 		str	r3, [r2, #716]	@ float
 931:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 14083              		.loc 20 931 35
 14084 2a38 204B     		ldr	r3, .L832
 14085 2a3a D3F88031 		ldr	r3, [r3, #384]	@ float
 14086              		.loc 20 931 23
 14087 2a3e 1F4A     		ldr	r2, .L832
 14088 2a40 C2F8D032 		str	r3, [r2, #720]	@ float
 932:Src/main.c    ****         foc1.data.udDec = foc1.data.isq * foc1.pll.SpeedPll * foc1.config.Lq;
 14089              		.loc 20 932 36
 14090 2a44 1D4B     		ldr	r3, .L832
 14091 2a46 93ED147A 		vldr.32	s14, [r3, #80]
 14092              		.loc 20 932 51
 14093 2a4a 1C4B     		ldr	r3, .L832
 14094 2a4c D3EDEC7A 		vldr.32	s15, [r3, #944]
 14095              		.loc 20 932 41
 14096 2a50 27EE277A 		vmul.f32	s14, s14, s15
 14097              		.loc 20 932 74
 14098 2a54 194B     		ldr	r3, .L832
 14099 2a56 D3EDC47A 		vldr.32	s15, [r3, #784]
 14100              		.loc 20 932 61
 14101 2a5a 67EE277A 		vmul.f32	s15, s14, s15
 14102              		.loc 20 932 25
 14103 2a5e 174B     		ldr	r3, .L832
 14104 2a60 C3ED157A 		vstr.32	s15, [r3, #84]
 933:Src/main.c    ****         foc1.data.uqDec = foc1.pll.SpeedPll * (foc1.data.isd * foc1.config.Ld + foc1.flux.fluxLeaka
 14105              		.loc 20 933 35
 14106 2a64 154B     		ldr	r3, .L832
 14107 2a66 93EDEC7A 		vldr.32	s14, [r3, #944]
 14108              		.loc 20 933 57
 14109 2a6a 144B     		ldr	r3, .L832
 14110 2a6c D3ED136A 		vldr.32	s13, [r3, #76]
 14111              		.loc 20 933 75
 14112 2a70 124B     		ldr	r3, .L832
 14113 2a72 D3EDC37A 		vldr.32	s15, [r3, #780]
 14114              		.loc 20 933 62
 14115 2a76 66EEA76A 		vmul.f32	s13, s13, s15
 14116              		.loc 20 933 90
 14117 2a7a 104B     		ldr	r3, .L832
 14118 2a7c D3EDA17A 		vldr.32	s15, [r3, #644]
 14119              		.loc 20 933 79
 14120 2a80 76EEA77A 		vadd.f32	s15, s13, s15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 777


 14121              		.loc 20 933 45
 14122 2a84 67EE277A 		vmul.f32	s15, s14, s15
 14123              		.loc 20 933 25
 14124 2a88 0C4B     		ldr	r3, .L832
 14125 2a8a C3ED167A 		vstr.32	s15, [r3, #88]
 934:Src/main.c    ****         foc1.volt.usd -= foc1.data.udDec;
 14126              		.loc 20 934 35
 14127 2a8e 0B4B     		ldr	r3, .L832
 14128 2a90 D3ED157A 		vldr.32	s15, [r3, #84]
 14129              		.loc 20 934 23
 14130 2a94 094B     		ldr	r3, .L832
 14131 2a96 93EDB37A 		vldr.32	s14, [r3, #716]
 14132 2a9a 77EE677A 		vsub.f32	s15, s14, s15
 14133 2a9e 074B     		ldr	r3, .L832
 14134 2aa0 C3EDB37A 		vstr.32	s15, [r3, #716]
 935:Src/main.c    ****         foc1.volt.usq += foc1.data.uqDec;
 14135              		.loc 20 935 35
 14136 2aa4 054B     		ldr	r3, .L832
 14137 2aa6 93ED167A 		vldr.32	s14, [r3, #88]
 14138              		.loc 20 935 23
 14139 2aaa 044B     		ldr	r3, .L832
 14140 2aac D3EDB47A 		vldr.32	s15, [r3, #720]
 14141 2ab0 77EE277A 		vadd.f32	s15, s14, s15
 14142 2ab4 014B     		ldr	r3, .L832
 14143 2ab6 C3EDB47A 		vstr.32	s15, [r3, #720]
 14144 2aba 29E0     		b	.L670
 14145              	.L833:
 14146              		.align	2
 14147              	.L832:
 14148 2abc 00000000 		.word	foc1
 14149 2ac0 DB0F4940 		.word	1078530011
 14150 2ac4 DB0FC940 		.word	1086918619
 14151 2ac8 0000804B 		.word	1266679808
 14152 2acc 00008033 		.word	864026624
 14153 2ad0 00000000 		.word	bldc1
 14154 2ad4 3ACD133F 		.word	1058262330
 14155 2ad8 3ACD933F 		.word	1066650938
 14156 2adc 00000000 		.word	adcData
 14157 2ae0 F8078039 		.word	964691960
 14158 2ae4 D0030000 		.word	foc1+976
 14159 2ae8 E0030000 		.word	foc1+992
 14160 2aec F0030000 		.word	foc1+1008
 14161 2af0 18010000 		.word	foc1+280
 14162 2af4 58010000 		.word	foc1+344
 14163              	.L669:
 936:Src/main.c    ****       }
 937:Src/main.c    ****       else
 938:Src/main.c    ****       {
 939:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 14164              		.loc 20 939 35
 14165 2af8 7B4B     		ldr	r3, .L834
 14166 2afa D3F84031 		ldr	r3, [r3, #320]	@ float
 14167              		.loc 20 939 23
 14168 2afe 7A4A     		ldr	r2, .L834
 14169 2b00 C2F8CC32 		str	r3, [r2, #716]	@ float
 940:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 14170              		.loc 20 940 35
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 778


 14171 2b04 784B     		ldr	r3, .L834
 14172 2b06 D3F88031 		ldr	r3, [r3, #384]	@ float
 14173              		.loc 20 940 23
 14174 2b0a 774A     		ldr	r2, .L834
 14175 2b0c C2F8D032 		str	r3, [r2, #720]	@ float
 14176              	.L670:
 941:Src/main.c    ****       }
 942:Src/main.c    ****       // Saturation
 943:Src/main.c    ****       foc1.volt.vMagMax = foc1.volt.dutyMax * SQRT3_BY_2 * foc1.volt.DcBusVolt; // 0.66666 => 2/3
 14177              		.loc 20 943 36
 14178 2b10 754B     		ldr	r3, .L834
 14179 2b12 D3EDB67A 		vldr.32	s15, [r3, #728]
 14180              		.loc 20 943 45
 14181 2b16 9FED757A 		vldr.32	s14, .L834+4
 14182 2b1a 27EE877A 		vmul.f32	s14, s15, s14
 14183              		.loc 20 943 69
 14184 2b1e 724B     		ldr	r3, .L834
 14185 2b20 D3EDA97A 		vldr.32	s15, [r3, #676]
 14186              		.loc 20 943 58
 14187 2b24 67EE277A 		vmul.f32	s15, s14, s15
 14188              		.loc 20 943 25
 14189 2b28 6F4B     		ldr	r3, .L834
 14190 2b2a C3EDB57A 		vstr.32	s15, [r3, #724]
 944:Src/main.c    ****       utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMax)
 14191              		.loc 20 944 7
 14192 2b2e 6E4B     		ldr	r3, .L834
 14193 2b30 D3EDB57A 		vldr.32	s15, [r3, #724]
 14194 2b34 B0EE670A 		vmov.f32	s0, s15
 14195 2b38 6D49     		ldr	r1, .L834+8
 14196 2b3a 6E48     		ldr	r0, .L834+12
 14197 2b3c FFF7FEFF 		bl	utils_saturate_vector_2d
 945:Src/main.c    ****       foc1.volt.usd = foc1.volt.usd / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 14198              		.loc 20 945 32
 14199 2b40 694B     		ldr	r3, .L834
 14200 2b42 D3EDB36A 		vldr.32	s13, [r3, #716]
 14201              		.loc 20 945 49
 14202 2b46 684B     		ldr	r3, .L834
 14203 2b48 D3EDA97A 		vldr.32	s15, [r3, #676]
 14204              		.loc 20 945 60
 14205 2b4c 9FED6A7A 		vldr.32	s14, .L834+16
 14206 2b50 27EE877A 		vmul.f32	s14, s15, s14
 14207              		.loc 20 945 37
 14208 2b54 C6EE877A 		vdiv.f32	s15, s13, s14
 14209              		.loc 20 945 21
 14210 2b58 634B     		ldr	r3, .L834
 14211 2b5a C3EDB37A 		vstr.32	s15, [r3, #716]
 946:Src/main.c    ****       foc1.volt.usq = foc1.volt.usq / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 14212              		.loc 20 946 32
 14213 2b5e 624B     		ldr	r3, .L834
 14214 2b60 D3EDB46A 		vldr.32	s13, [r3, #720]
 14215              		.loc 20 946 49
 14216 2b64 604B     		ldr	r3, .L834
 14217 2b66 D3EDA97A 		vldr.32	s15, [r3, #676]
 14218              		.loc 20 946 60
 14219 2b6a 9FED637A 		vldr.32	s14, .L834+16
 14220 2b6e 27EE877A 		vmul.f32	s14, s15, s14
 14221              		.loc 20 946 37
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 779


 14222 2b72 C6EE877A 		vdiv.f32	s15, s13, s14
 14223              		.loc 20 946 21
 14224 2b76 5C4B     		ldr	r3, .L834
 14225 2b78 C3EDB47A 		vstr.32	s15, [r3, #720]
 947:Src/main.c    ****       // calc phase voltages
 948:Src/main.c    ****       // calc phase voltages
 949:Src/main.c    ****       foc1.volt.MfuncV1 = foc1.svgen.Ta;
 14226              		.loc 20 949 37
 14227 2b7c 5A4B     		ldr	r3, .L834
 14228 2b7e D3F8FC30 		ldr	r3, [r3, #252]	@ float
 14229              		.loc 20 949 25
 14230 2b82 594A     		ldr	r2, .L834
 14231 2b84 C2F8A832 		str	r3, [r2, #680]	@ float
 950:Src/main.c    ****       foc1.volt.MfuncV2 = foc1.svgen.Tb;
 14232              		.loc 20 950 37
 14233 2b88 574B     		ldr	r3, .L834
 14234 2b8a D3F80031 		ldr	r3, [r3, #256]	@ float
 14235              		.loc 20 950 25
 14236 2b8e 564A     		ldr	r2, .L834
 14237 2b90 C2F8AC32 		str	r3, [r2, #684]	@ float
 951:Src/main.c    ****       foc1.volt.MfuncV3 = foc1.svgen.Tc;
 14238              		.loc 20 951 37
 14239 2b94 544B     		ldr	r3, .L834
 14240 2b96 D3F80431 		ldr	r3, [r3, #260]	@ float
 14241              		.loc 20 951 25
 14242 2b9a 534A     		ldr	r2, .L834
 14243 2b9c C2F8B032 		str	r3, [r2, #688]	@ float
 952:Src/main.c    ****       foc1.calc.volt(&foc1.volt);
 14244              		.loc 20 952 16
 14245 2ba0 514B     		ldr	r3, .L834
 14246 2ba2 D3F80C34 		ldr	r3, [r3, #1036]
 14247              		.loc 20 952 7
 14248 2ba6 5548     		ldr	r0, .L834+20
 14249 2ba8 9847     		blx	r3
 14250              	.LVL30:
 953:Src/main.c    ****       //calc IPARK transform (IPARK output -> SVGEN input)
 954:Src/main.c    ****       foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 14251              		.loc 20 954 33
 14252 2baa 4F4B     		ldr	r3, .L834
 14253 2bac 93EDB37A 		vldr.32	s14, [r3, #716]
 14254              		.loc 20 954 49
 14255 2bb0 4D4B     		ldr	r3, .L834
 14256 2bb2 D3ED1B7A 		vldr.32	s15, [r3, #108]
 14257              		.loc 20 954 38
 14258 2bb6 27EE277A 		vmul.f32	s14, s14, s15
 14259              		.loc 20 954 70
 14260 2bba 4B4B     		ldr	r3, .L834
 14261 2bbc D3EDB46A 		vldr.32	s13, [r3, #720]
 14262              		.loc 20 954 86
 14263 2bc0 494B     		ldr	r3, .L834
 14264 2bc2 D3ED1A7A 		vldr.32	s15, [r3, #104]
 14265              		.loc 20 954 75
 14266 2bc6 66EEA77A 		vmul.f32	s15, s13, s15
 14267              		.loc 20 954 59
 14268 2bca 77EE677A 		vsub.f32	s15, s14, s15
 14269              		.loc 20 954 22
 14270 2bce 464B     		ldr	r3, .L834
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 780


 14271 2bd0 C3ED3D7A 		vstr.32	s15, [r3, #244]
 955:Src/main.c    ****       foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 14272              		.loc 20 955 33
 14273 2bd4 444B     		ldr	r3, .L834
 14274 2bd6 93EDB47A 		vldr.32	s14, [r3, #720]
 14275              		.loc 20 955 49
 14276 2bda 434B     		ldr	r3, .L834
 14277 2bdc D3ED1B7A 		vldr.32	s15, [r3, #108]
 14278              		.loc 20 955 38
 14279 2be0 27EE277A 		vmul.f32	s14, s14, s15
 14280              		.loc 20 955 70
 14281 2be4 404B     		ldr	r3, .L834
 14282 2be6 D3EDB36A 		vldr.32	s13, [r3, #716]
 14283              		.loc 20 955 86
 14284 2bea 3F4B     		ldr	r3, .L834
 14285 2bec D3ED1A7A 		vldr.32	s15, [r3, #104]
 14286              		.loc 20 955 75
 14287 2bf0 66EEA77A 		vmul.f32	s15, s13, s15
 14288              		.loc 20 955 59
 14289 2bf4 77EE277A 		vadd.f32	s15, s14, s15
 14290              		.loc 20 955 22
 14291 2bf8 3B4B     		ldr	r3, .L834
 14292 2bfa C3ED3E7A 		vstr.32	s15, [r3, #248]
 956:Src/main.c    ****       // calc space-vector generator
 957:Src/main.c    ****       foc1.calc.svgen(&foc1.svgen);
 14293              		.loc 20 957 16
 14294 2bfe 3A4B     		ldr	r3, .L834
 14295 2c00 D3F80434 		ldr	r3, [r3, #1028]
 14296              		.loc 20 957 7
 14297 2c04 3E48     		ldr	r0, .L834+24
 14298 2c06 9847     		blx	r3
 14299              	.LVL31:
 958:Src/main.c    ****       // estimete Hall sensor position
 959:Src/main.c    ****       hall.A = LL_GPIO_IsInputPinSet(HALL_PHASE_A_GPIO_Port, HALL_PHASE_A_Pin);
 14300              		.loc 20 959 16
 14301 2c08 8021     		movs	r1, #128
 14302 2c0a 3E48     		ldr	r0, .L834+28
 14303 2c0c FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 14304 2c10 0346     		mov	r3, r0
 14305              		.loc 20 959 14
 14306 2c12 DAB2     		uxtb	r2, r3
 14307 2c14 3C4B     		ldr	r3, .L834+32
 14308 2c16 1A70     		strb	r2, [r3]
 960:Src/main.c    ****       hall.B = LL_GPIO_IsInputPinSet(HALL_PHASE_B_GPIO_Port, HALL_PHASE_B_Pin);
 14309              		.loc 20 960 16
 14310 2c18 4FF48071 		mov	r1, #256
 14311 2c1c 3948     		ldr	r0, .L834+28
 14312 2c1e FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 14313 2c22 0346     		mov	r3, r0
 14314              		.loc 20 960 14
 14315 2c24 DAB2     		uxtb	r2, r3
 14316 2c26 384B     		ldr	r3, .L834+32
 14317 2c28 5A70     		strb	r2, [r3, #1]
 961:Src/main.c    ****       hall.C = LL_GPIO_IsInputPinSet(HALL_PHASE_C_GPIO_Port, HALL_PHASE_C_Pin);
 14318              		.loc 20 961 16
 14319 2c2a 4FF40071 		mov	r1, #512
 14320 2c2e 3548     		ldr	r0, .L834+28
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 781


 14321 2c30 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 14322 2c34 0346     		mov	r3, r0
 14323              		.loc 20 961 14
 14324 2c36 DAB2     		uxtb	r2, r3
 14325 2c38 334B     		ldr	r3, .L834+32
 14326 2c3a 9A70     		strb	r2, [r3, #2]
 962:Src/main.c    ****       hall.isrCntr++;
 14327              		.loc 20 962 11
 14328 2c3c 324B     		ldr	r3, .L834+32
 14329 2c3e 9B68     		ldr	r3, [r3, #8]
 14330              		.loc 20 962 19
 14331 2c40 0133     		adds	r3, r3, #1
 14332 2c42 314A     		ldr	r2, .L834+32
 14333 2c44 9360     		str	r3, [r2, #8]
 963:Src/main.c    ****       hall.speedE = foc1.pll.SpeedPll;
 14334              		.loc 20 963 29
 14335 2c46 284B     		ldr	r3, .L834
 14336 2c48 D3F8B033 		ldr	r3, [r3, #944]	@ float
 14337              		.loc 20 963 19
 14338 2c4c 2E4A     		ldr	r2, .L834+32
 14339 2c4e D362     		str	r3, [r2, #44]	@ float
 964:Src/main.c    ****       Hall_update(&hall);
 14340              		.loc 20 964 7
 14341 2c50 2D48     		ldr	r0, .L834+32
 14342 2c52 FFF7FEFF 		bl	Hall_update
 965:Src/main.c    ****       // calc obsrver
 966:Src/main.c    ****       // if (foc1.config.sim == 1)
 967:Src/main.c    ****       //   foc1.smo.freq = (bldc1.omega * bldc1.pp) + 1e-20f; // BLDC motor electrical angular freq
 968:Src/main.c    ****       // else if (foc1.config.sim == 0)
 969:Src/main.c    ****       // {
 970:Src/main.c    ****       //   foc1.smo.freq = foc1.data.freq + 1e-20f; //foc1.spdCalc.Speed;
 971:Src/main.c    ****       // }
 972:Src/main.c    ****       // ABS(foc1.smo.freq);
 973:Src/main.c    ****       // foc1.smo.Ialpha = foc1.data.isa;
 974:Src/main.c    ****       // foc1.smo.Ibeta = foc1.data.isb;
 975:Src/main.c    ****       // foc1.smo.Valpha = foc1.svgen.usa;
 976:Src/main.c    ****       // foc1.smo.Vbeta = foc1.svgen.usb;
 977:Src/main.c    ****       // foc1.calc.smo(&foc1.smo);
 978:Src/main.c    ****       // calc flux observer
 979:Src/main.c    ****       foc1.flux.i_alpha = foc1.data.isa;
 14343              		.loc 20 979 36
 14344 2c56 244B     		ldr	r3, .L834
 14345 2c58 5B6C     		ldr	r3, [r3, #68]	@ float
 14346              		.loc 20 979 25
 14347 2c5a 234A     		ldr	r2, .L834
 14348 2c5c C2F87432 		str	r3, [r2, #628]	@ float
 980:Src/main.c    ****       foc1.flux.i_beta = foc1.data.isb;
 14349              		.loc 20 980 35
 14350 2c60 214B     		ldr	r3, .L834
 14351 2c62 9B6C     		ldr	r3, [r3, #72]	@ float
 14352              		.loc 20 980 24
 14353 2c64 204A     		ldr	r2, .L834
 14354 2c66 C2F87832 		str	r3, [r2, #632]	@ float
 981:Src/main.c    ****       foc1.flux.v_alpha = foc1.svgen.usa;
 14355              		.loc 20 981 37
 14356 2c6a 1F4B     		ldr	r3, .L834
 14357 2c6c D3F8F430 		ldr	r3, [r3, #244]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 782


 14358              		.loc 20 981 25
 14359 2c70 1D4A     		ldr	r2, .L834
 14360 2c72 C2F87C32 		str	r3, [r2, #636]	@ float
 982:Src/main.c    ****       foc1.flux.v_beta = foc1.svgen.usb;
 14361              		.loc 20 982 36
 14362 2c76 1C4B     		ldr	r3, .L834
 14363 2c78 D3F8F830 		ldr	r3, [r3, #248]	@ float
 14364              		.loc 20 982 24
 14365 2c7c 1A4A     		ldr	r2, .L834
 14366 2c7e C2F88032 		str	r3, [r2, #640]	@ float
 983:Src/main.c    ****       foc1.calc.flux(&foc1.flux);
 14367              		.loc 20 983 16
 14368 2c82 194B     		ldr	r3, .L834
 14369 2c84 D3F81834 		ldr	r3, [r3, #1048]
 14370              		.loc 20 983 7
 14371 2c88 2048     		ldr	r0, .L834+36
 14372 2c8a 9847     		blx	r3
 14373              	.LVL32:
 984:Src/main.c    ****       // calc speed PLL
 985:Src/main.c    ****       foc1.pll.AngleRaw = hall.angle; //foc1.smo.Theta; //foc1.flux.phase;
 14374              		.loc 20 985 31
 14375 2c8c 1E4B     		ldr	r3, .L834+32
 14376 2c8e 5B69     		ldr	r3, [r3, #20]	@ float
 14377              		.loc 20 985 25
 14378 2c90 154A     		ldr	r2, .L834
 14379 2c92 C2F8A433 		str	r3, [r2, #932]	@ float
 986:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 14380              		.loc 20 986 16
 14381 2c96 144B     		ldr	r3, .L834
 14382 2c98 D3F81C34 		ldr	r3, [r3, #1052]
 14383              		.loc 20 986 7
 14384 2c9c 1C48     		ldr	r0, .L834+40
 14385 2c9e 9847     		blx	r3
 14386              	.LVL33:
 987:Src/main.c    ****       // Check protection
 988:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 14387              		.loc 20 988 36
 14388 2ca0 114B     		ldr	r3, .L834
 14389 2ca2 5B6C     		ldr	r3, [r3, #68]	@ float
 14390              		.loc 20 988 25
 14391 2ca4 104A     		ldr	r2, .L834
 14392 2ca6 C2F83033 		str	r3, [r2, #816]	@ float
 989:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 14393              		.loc 20 989 36
 14394 2caa 0F4B     		ldr	r3, .L834
 14395 2cac 5B6E     		ldr	r3, [r3, #100]	@ float
 14396              		.loc 20 989 25
 14397 2cae 0E4A     		ldr	r2, .L834
 14398 2cb0 C2F83433 		str	r3, [r2, #820]	@ float
 990:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 14399              		.loc 20 990 32
 14400 2cb4 0C4B     		ldr	r3, .L834
 14401 2cb6 D3F8A432 		ldr	r3, [r3, #676]	@ float
 14402              		.loc 20 990 21
 14403 2cba 0B4A     		ldr	r2, .L834
 14404 2cbc C2F83833 		str	r3, [r2, #824]	@ float
 991:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 783


 14405              		.loc 20 991 33
 14406 2cc0 144B     		ldr	r3, .L834+44
 14407 2cc2 1B69     		ldr	r3, [r3, #16]	@ float
 14408              		.loc 20 991 25
 14409 2cc4 084A     		ldr	r2, .L834
 14410 2cc6 C2F83C33 		str	r3, [r2, #828]	@ float
 992:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 14411              		.loc 20 992 16
 14412 2cca 074B     		ldr	r3, .L834
 14413 2ccc D3F81034 		ldr	r3, [r3, #1040]
 14414              		.loc 20 992 7
 14415 2cd0 1148     		ldr	r0, .L834+48
 14416 2cd2 9847     		blx	r3
 14417              	.LVL34:
 993:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 14418              		.loc 20 993 35
 14419 2cd4 044B     		ldr	r3, .L834
 14420 2cd6 93F84033 		ldrb	r3, [r3, #832]
 14421 2cda DBB2     		uxtb	r3, r3
 14422              		.loc 20 993 59
 14423 2cdc 002B     		cmp	r3, #0
 14424 2cde 1DD1     		bne	.L671
 14425              		.loc 20 993 59 is_stmt 0 discriminator 1
 14426 2ce0 014B     		ldr	r3, .L834
 14427 2ce2 1B78     		ldrb	r3, [r3]
 14428 2ce4 DBB2     		uxtb	r3, r3
 14429 2ce6 1AE0     		b	.L672
 14430              	.L835:
 14431              		.align	2
 14432              	.L834:
 14433 2ce8 00000000 		.word	foc1
 14434 2cec D7B35D3F 		.word	1063105495
 14435 2cf0 D0020000 		.word	foc1+720
 14436 2cf4 CC020000 		.word	foc1+716
 14437 2cf8 3ACD933F 		.word	1066650938
 14438 2cfc A4020000 		.word	foc1+676
 14439 2d00 F4000000 		.word	foc1+244
 14440 2d04 00040048 		.word	1207960576
 14441 2d08 00000000 		.word	hall
 14442 2d0c 74020000 		.word	foc1+628
 14443 2d10 A4030000 		.word	foc1+932
 14444 2d14 00000000 		.word	ntcPcb
 14445 2d18 1C030000 		.word	foc1+796
 14446              	.L671:
 14447              		.loc 20 993 59 discriminator 2
 14448 2d1c 0723     		movs	r3, #7
 14449              	.L672:
 14450              		.loc 20 993 23 is_stmt 1 discriminator 4
 14451 2d1e 8C4A     		ldr	r2, .L836
 14452 2d20 1370     		strb	r3, [r2]
 994:Src/main.c    ****       // apply voltage to motor and pwm driver
 995:Src/main.c    ****       bldc1.cmpr0 = foc1.svgen.Ta;
 14453              		.loc 20 995 31 discriminator 4
 14454 2d22 8B4B     		ldr	r3, .L836
 14455 2d24 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 14456              		.loc 20 995 19 discriminator 4
 14457 2d28 8A4A     		ldr	r2, .L836+4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 784


 14458 2d2a D361     		str	r3, [r2, #28]	@ float
 996:Src/main.c    ****       bldc1.cmpr1 = foc1.svgen.Tb;
 14459              		.loc 20 996 31 discriminator 4
 14460 2d2c 884B     		ldr	r3, .L836
 14461 2d2e D3F80031 		ldr	r3, [r3, #256]	@ float
 14462              		.loc 20 996 19 discriminator 4
 14463 2d32 884A     		ldr	r2, .L836+4
 14464 2d34 1362     		str	r3, [r2, #32]	@ float
 997:Src/main.c    ****       bldc1.cmpr2 = foc1.svgen.Tc;
 14465              		.loc 20 997 31 discriminator 4
 14466 2d36 864B     		ldr	r3, .L836
 14467 2d38 D3F80431 		ldr	r3, [r3, #260]	@ float
 14468              		.loc 20 997 19 discriminator 4
 14469 2d3c 854A     		ldr	r2, .L836+4
 14470 2d3e 5362     		str	r3, [r2, #36]	@ float
 998:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, (uint32_t)(foc1.svgen.Ta * foc1.data.halfP
 14471              		.loc 20 998 79 discriminator 4
 14472 2d40 834B     		ldr	r3, .L836
 14473 2d42 93ED3F7A 		vldr.32	s14, [r3, #252]
 14474              		.loc 20 998 94 discriminator 4
 14475 2d46 824B     		ldr	r3, .L836
 14476 2d48 D3ED377A 		vldr.32	s15, [r3, #220]
 14477              		.loc 20 998 83 discriminator 4
 14478 2d4c 27EE277A 		vmul.f32	s14, s14, s15
 14479              		.loc 20 998 120 discriminator 4
 14480 2d50 7F4B     		ldr	r3, .L836
 14481 2d52 D3ED377A 		vldr.32	s15, [r3, #220]
 14482              		.loc 20 998 109 discriminator 4
 14483 2d56 77EE277A 		vadd.f32	s15, s14, s15
 14484              		.loc 20 998 7 discriminator 4
 14485 2d5a FCEEE77A 		vcvt.u32.f32	s15, s15
 14486 2d5e 17EE902A 		vmov	r2, s15	@ int
 14487 2d62 4FF40031 		mov	r1, #131072
 14488 2d66 7C48     		ldr	r0, .L836+8
 14489 2d68 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 999:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, (uint32_t)(foc1.svgen.Tb * foc1.data.halfP
 14490              		.loc 20 999 79 discriminator 4
 14491 2d6c 784B     		ldr	r3, .L836
 14492 2d6e 93ED407A 		vldr.32	s14, [r3, #256]
 14493              		.loc 20 999 94 discriminator 4
 14494 2d72 774B     		ldr	r3, .L836
 14495 2d74 D3ED377A 		vldr.32	s15, [r3, #220]
 14496              		.loc 20 999 83 discriminator 4
 14497 2d78 27EE277A 		vmul.f32	s14, s14, s15
 14498              		.loc 20 999 120 discriminator 4
 14499 2d7c 744B     		ldr	r3, .L836
 14500 2d7e D3ED377A 		vldr.32	s15, [r3, #220]
 14501              		.loc 20 999 109 discriminator 4
 14502 2d82 77EE277A 		vadd.f32	s15, s14, s15
 14503              		.loc 20 999 7 discriminator 4
 14504 2d86 FCEEE77A 		vcvt.u32.f32	s15, s15
 14505 2d8a 17EE902A 		vmov	r2, s15	@ int
 14506 2d8e 4FF40021 		mov	r1, #524288
 14507 2d92 7148     		ldr	r0, .L836+8
 14508 2d94 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1000:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, (uint32_t)(foc1.svgen.Tc * foc1.data.halfP
 14509              		.loc 20 1000 79 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 785


 14510 2d98 6D4B     		ldr	r3, .L836
 14511 2d9a 93ED417A 		vldr.32	s14, [r3, #260]
 14512              		.loc 20 1000 94 discriminator 4
 14513 2d9e 6C4B     		ldr	r3, .L836
 14514 2da0 D3ED377A 		vldr.32	s15, [r3, #220]
 14515              		.loc 20 1000 83 discriminator 4
 14516 2da4 27EE277A 		vmul.f32	s14, s14, s15
 14517              		.loc 20 1000 120 discriminator 4
 14518 2da8 694B     		ldr	r3, .L836
 14519 2daa D3ED377A 		vldr.32	s15, [r3, #220]
 14520              		.loc 20 1000 109 discriminator 4
 14521 2dae 77EE277A 		vadd.f32	s15, s14, s15
 14522              		.loc 20 1000 7 discriminator 4
 14523 2db2 FCEEE77A 		vcvt.u32.f32	s15, s15
 14524 2db6 17EE902A 		vmov	r2, s15	@ int
 14525 2dba 4FF48011 		mov	r1, #1048576
 14526 2dbe 6648     		ldr	r0, .L836+8
 14527 2dc0 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1001:Src/main.c    ****       // calc BLDC motor model
1002:Src/main.c    ****       ModelBLDC_Calc(&bldc1);
 14528              		.loc 20 1002 7 discriminator 4
 14529 2dc4 6348     		ldr	r0, .L836+4
 14530 2dc6 FFF7FEFF 		bl	ModelBLDC_Calc
1003:Src/main.c    ****       // call datalogger
1004:Src/main.c    ****       if (foc1.data.idRef != 0 || foc1.data.iqRef != 0)
 14531              		.loc 20 1004 20 discriminator 4
 14532 2dca 614B     		ldr	r3, .L836
 14533 2dcc D3ED047A 		vldr.32	s15, [r3, #16]
 14534              		.loc 20 1004 10 discriminator 4
 14535 2dd0 F5EE407A 		vcmp.f32	s15, #0
 14536 2dd4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 14537 2dd8 07D1     		bne	.L673
 14538              		.loc 20 1004 44 discriminator 1
 14539 2dda 5D4B     		ldr	r3, .L836
 14540 2ddc D3ED057A 		vldr.32	s15, [r3, #20]
 14541              		.loc 20 1004 32 discriminator 1
 14542 2de0 F5EE407A 		vcmp.f32	s15, #0
 14543 2de4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 14544 2de8 02D0     		beq	.L674
 14545              	.L673:
1005:Src/main.c    ****         dataLog.trigger = 1;
 14546              		.loc 20 1005 25
 14547 2dea 5C4B     		ldr	r3, .L836+12
 14548 2dec 0122     		movs	r2, #1
 14549 2dee 1A70     		strb	r2, [r3]
 14550              	.L674:
1006:Src/main.c    ****       dataLog.in1 = foc1.data.isd;
 14551              		.loc 20 1006 30
 14552 2df0 574B     		ldr	r3, .L836
 14553 2df2 DA6C     		ldr	r2, [r3, #76]	@ float
 14554              		.loc 20 1006 19
 14555 2df4 594B     		ldr	r3, .L836+12
 14556 2df6 03F58153 		add	r3, r3, #4128
 14557 2dfa 1A60     		str	r2, [r3]	@ float
1007:Src/main.c    ****       dataLog.in2 = foc1.data.isq;
 14558              		.loc 20 1007 30
 14559 2dfc 544B     		ldr	r3, .L836
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 786


 14560 2dfe 1A6D     		ldr	r2, [r3, #80]	@ float
 14561              		.loc 20 1007 19
 14562 2e00 564B     		ldr	r3, .L836+12
 14563 2e02 03F58153 		add	r3, r3, #4128
 14564 2e06 0433     		adds	r3, r3, #4
 14565 2e08 1A60     		str	r2, [r3]	@ float
1008:Src/main.c    ****       dataLog.in3 = foc1.smo.tmp_Ealpha;
 14566              		.loc 20 1008 29
 14567 2e0a 514B     		ldr	r3, .L836
 14568 2e0c D3F82822 		ldr	r2, [r3, #552]	@ float
 14569              		.loc 20 1008 19
 14570 2e10 524B     		ldr	r3, .L836+12
 14571 2e12 03F58153 		add	r3, r3, #4128
 14572 2e16 0833     		adds	r3, r3, #8
 14573 2e18 1A60     		str	r2, [r3]	@ float
1009:Src/main.c    ****       dataLog.in4 = foc1.smo.tmp_Ebeta;
 14574              		.loc 20 1009 29
 14575 2e1a 4D4B     		ldr	r3, .L836
 14576 2e1c D3F82C22 		ldr	r2, [r3, #556]	@ float
 14577              		.loc 20 1009 19
 14578 2e20 4E4B     		ldr	r3, .L836+12
 14579 2e22 03F58153 		add	r3, r3, #4128
 14580 2e26 0C33     		adds	r3, r3, #12
 14581 2e28 1A60     		str	r2, [r3]	@ float
1010:Src/main.c    ****       datalogCalc(&dataLog);
 14582              		.loc 20 1010 7
 14583 2e2a 4C48     		ldr	r0, .L836+12
 14584 2e2c FFF7FEFF 		bl	datalogCalc
1011:Src/main.c    ****       break;
 14585              		.loc 20 1011 7
 14586 2e30 02F044B9 		b	.L608
 14587              	.L614:
1012:Src/main.c    ****     case RUN_CLOSEDLOOP_DQ:
1013:Src/main.c    ****       // Angle generator
1014:Src/main.c    ****       foc1.data.angle += foc1.data.freqStep * foc1.data.freq;
 14588              		.loc 20 1014 35
 14589 2e34 464B     		ldr	r3, .L836
 14590 2e36 93ED357A 		vldr.32	s14, [r3, #212]
 14591              		.loc 20 1014 56
 14592 2e3a 454B     		ldr	r3, .L836
 14593 2e3c D3ED347A 		vldr.32	s15, [r3, #208]
 14594              		.loc 20 1014 45
 14595 2e40 27EE277A 		vmul.f32	s14, s14, s15
 14596              		.loc 20 1014 23
 14597 2e44 424B     		ldr	r3, .L836
 14598 2e46 D3ED367A 		vldr.32	s15, [r3, #216]
 14599 2e4a 77EE277A 		vadd.f32	s15, s14, s15
 14600 2e4e 404B     		ldr	r3, .L836
 14601 2e50 C3ED367A 		vstr.32	s15, [r3, #216]
1015:Src/main.c    ****       if (foc1.data.angle < -MF_PI)
 14602              		.loc 20 1015 20
 14603 2e54 3E4B     		ldr	r3, .L836
 14604 2e56 D3ED367A 		vldr.32	s15, [r3, #216]
 14605              		.loc 20 1015 10
 14606 2e5a 9FED417A 		vldr.32	s14, .L836+16
 14607 2e5e F4EEC77A 		vcmpe.f32	s15, s14
 14608 2e62 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 787


 14609 2e66 0AD5     		bpl	.L788
1016:Src/main.c    ****         foc1.data.angle = foc1.data.angle + M_2PI;
 14610              		.loc 20 1016 36
 14611 2e68 394B     		ldr	r3, .L836
 14612 2e6a D3ED367A 		vldr.32	s15, [r3, #216]
 14613              		.loc 20 1016 43
 14614 2e6e 9FED3D7A 		vldr.32	s14, .L836+20
 14615 2e72 77EE877A 		vadd.f32	s15, s15, s14
 14616              		.loc 20 1016 25
 14617 2e76 364B     		ldr	r3, .L836
 14618 2e78 C3ED367A 		vstr.32	s15, [r3, #216]
 14619 2e7c 13E0     		b	.L677
 14620              	.L788:
1017:Src/main.c    ****       else if (foc1.data.angle > MF_PI)
 14621              		.loc 20 1017 25
 14622 2e7e 344B     		ldr	r3, .L836
 14623 2e80 D3ED367A 		vldr.32	s15, [r3, #216]
 14624              		.loc 20 1017 15
 14625 2e84 9FED387A 		vldr.32	s14, .L836+24
 14626 2e88 F4EEC77A 		vcmpe.f32	s15, s14
 14627 2e8c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 14628 2e90 09DD     		ble	.L677
1018:Src/main.c    ****         foc1.data.angle = foc1.data.angle - M_2PI;
 14629              		.loc 20 1018 36
 14630 2e92 2F4B     		ldr	r3, .L836
 14631 2e94 D3ED367A 		vldr.32	s15, [r3, #216]
 14632              		.loc 20 1018 43
 14633 2e98 9FED327A 		vldr.32	s14, .L836+20
 14634 2e9c 77EEC77A 		vsub.f32	s15, s15, s14
 14635              		.loc 20 1018 25
 14636 2ea0 2B4B     		ldr	r3, .L836
 14637 2ea2 C3ED367A 		vstr.32	s15, [r3, #216]
 14638              	.L677:
1019:Src/main.c    ****       // calc sin/cos
1020:Src/main.c    ****       if (foc1.config.sim == 1)
 14639              		.loc 20 1020 22
 14640 2ea6 2A4B     		ldr	r3, .L836
 14641 2ea8 93F8E132 		ldrb	r3, [r3, #737]
 14642 2eac DBB2     		uxtb	r3, r3
 14643              		.loc 20 1020 10
 14644 2eae 012B     		cmp	r3, #1
 14645 2eb0 64D1     		bne	.L679
1021:Src/main.c    ****       {
1022:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(bldc1.tetaR)));
 14646              		.loc 20 1022 30
 14647 2eb2 284B     		ldr	r3, .L836+4
 14648 2eb4 D3ED197A 		vldr.32	s15, [r3, #100]
 14649 2eb8 9FED2C7A 		vldr.32	s14, .L836+28
 14650 2ebc 67EE877A 		vmul.f32	s15, s15, s14
 14651 2ec0 FDEEE77A 		vcvt.s32.f32	s15, s15
 14652 2ec4 17EE900A 		vmov	r0, s15	@ int
 14653 2ec8 FFF7FEFF 		bl	utSinAbs
 14654 2ecc 07EE900A 		vmov	s15, r0	@ int
 14655 2ed0 F8EEE77A 		vcvt.f32.s32	s15, s15
 14656 2ed4 9FED267A 		vldr.32	s14, .L836+32
 14657 2ed8 67EE877A 		vmul.f32	s15, s15, s14
 14658              		.loc 20 1022 28
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 788


 14659 2edc 1C4B     		ldr	r3, .L836
 14660 2ede C3ED1A7A 		vstr.32	s15, [r3, #104]
1023:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(bldc1.tetaR)));
 14661              		.loc 20 1023 30
 14662 2ee2 1C4B     		ldr	r3, .L836+4
 14663 2ee4 D3ED197A 		vldr.32	s15, [r3, #100]
 14664 2ee8 9FED207A 		vldr.32	s14, .L836+28
 14665 2eec 67EE877A 		vmul.f32	s15, s15, s14
 14666 2ef0 FDEEE77A 		vcvt.s32.f32	s15, s15
 14667 2ef4 17EE900A 		vmov	r0, s15	@ int
 14668 2ef8 FFF7FEFF 		bl	utCosAbs
 14669 2efc 07EE900A 		vmov	s15, r0	@ int
 14670 2f00 F8EEE77A 		vcvt.f32.s32	s15, s15
 14671 2f04 9FED1A7A 		vldr.32	s14, .L836+32
 14672 2f08 67EE877A 		vmul.f32	s15, s15, s14
 14673              		.loc 20 1023 28
 14674 2f0c 104B     		ldr	r3, .L836
 14675 2f0e C3ED1B7A 		vstr.32	s15, [r3, #108]
1024:Src/main.c    ****         // clarke transform for phase currents
1025:Src/main.c    ****         foc1.data.isa = bldc1.isPhaseA;
 14676              		.loc 20 1025 30
 14677 2f12 104B     		ldr	r3, .L836+4
 14678 2f14 D3F8B030 		ldr	r3, [r3, #176]	@ float
 14679              		.loc 20 1025 23
 14680 2f18 0D4A     		ldr	r2, .L836
 14681 2f1a 5364     		str	r3, [r2, #68]	@ float
1026:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 14682              		.loc 20 1026 44
 14683 2f1c 0D4B     		ldr	r3, .L836+4
 14684 2f1e D3ED2C7A 		vldr.32	s15, [r3, #176]
 14685              		.loc 20 1026 37
 14686 2f22 9FED147A 		vldr.32	s14, .L836+36
 14687 2f26 27EE877A 		vmul.f32	s14, s15, s14
 14688              		.loc 20 1026 75
 14689 2f2a 0A4B     		ldr	r3, .L836+4
 14690 2f2c D3ED2D7A 		vldr.32	s15, [r3, #180]
 14691              		.loc 20 1026 68
 14692 2f30 DFED116A 		vldr.32	s13, .L836+40
 14693 2f34 67EEA67A 		vmul.f32	s15, s15, s13
 14694              		.loc 20 1026 54
 14695 2f38 77EE277A 		vadd.f32	s15, s14, s15
 14696              		.loc 20 1026 23
 14697 2f3c 044B     		ldr	r3, .L836
 14698 2f3e C3ED127A 		vstr.32	s15, [r3, #72]
1027:Src/main.c    ****         foc1.volt.DcBusVolt = bldc1.udc;
 14699              		.loc 20 1027 36
 14700 2f42 044B     		ldr	r3, .L836+4
 14701 2f44 9B6C     		ldr	r3, [r3, #72]	@ float
 14702              		.loc 20 1027 29
 14703 2f46 024A     		ldr	r2, .L836
 14704 2f48 C2F8A432 		str	r3, [r2, #676]	@ float
 14705 2f4c A0E0     		b	.L680
 14706              	.L837:
 14707 2f4e 00BF     		.align	2
 14708              	.L836:
 14709 2f50 00000000 		.word	foc1
 14710 2f54 00000000 		.word	bldc1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 789


 14711 2f58 00680140 		.word	1073833984
 14712 2f5c 00000000 		.word	dataLog
 14713 2f60 DB0F49C0 		.word	-1068953637
 14714 2f64 DB0FC940 		.word	1086918619
 14715 2f68 DB0F4940 		.word	1078530011
 14716 2f6c 0000804B 		.word	1266679808
 14717 2f70 00008033 		.word	864026624
 14718 2f74 3ACD133F 		.word	1058262330
 14719 2f78 3ACD933F 		.word	1066650938
 14720              	.L679:
1028:Src/main.c    ****       }
1029:Src/main.c    ****       else if (foc1.config.sim == 0)
 14721              		.loc 20 1029 27
 14722 2f7c BD4B     		ldr	r3, .L838
 14723 2f7e 93F8E132 		ldrb	r3, [r3, #737]
 14724 2f82 DBB2     		uxtb	r3, r3
 14725              		.loc 20 1029 15
 14726 2f84 002B     		cmp	r3, #0
 14727 2f86 40F08380 		bne	.L680
1030:Src/main.c    ****       {
1031:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(foc1.pll.AnglePll)));
 14728              		.loc 20 1031 30
 14729 2f8a BA4B     		ldr	r3, .L838
 14730 2f8c D3EDED7A 		vldr.32	s15, [r3, #948]
 14731 2f90 9FEDB97A 		vldr.32	s14, .L838+4
 14732 2f94 67EE877A 		vmul.f32	s15, s15, s14
 14733 2f98 FDEEE77A 		vcvt.s32.f32	s15, s15
 14734 2f9c 17EE900A 		vmov	r0, s15	@ int
 14735 2fa0 FFF7FEFF 		bl	utSinAbs
 14736 2fa4 07EE900A 		vmov	s15, r0	@ int
 14737 2fa8 F8EEE77A 		vcvt.f32.s32	s15, s15
 14738 2fac 9FEDB37A 		vldr.32	s14, .L838+8
 14739 2fb0 67EE877A 		vmul.f32	s15, s15, s14
 14740              		.loc 20 1031 28
 14741 2fb4 AF4B     		ldr	r3, .L838
 14742 2fb6 C3ED1A7A 		vstr.32	s15, [r3, #104]
1032:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(foc1.pll.AnglePll)));
 14743              		.loc 20 1032 30
 14744 2fba AE4B     		ldr	r3, .L838
 14745 2fbc D3EDED7A 		vldr.32	s15, [r3, #948]
 14746 2fc0 9FEDAD7A 		vldr.32	s14, .L838+4
 14747 2fc4 67EE877A 		vmul.f32	s15, s15, s14
 14748 2fc8 FDEEE77A 		vcvt.s32.f32	s15, s15
 14749 2fcc 17EE900A 		vmov	r0, s15	@ int
 14750 2fd0 FFF7FEFF 		bl	utCosAbs
 14751 2fd4 07EE900A 		vmov	s15, r0	@ int
 14752 2fd8 F8EEE77A 		vcvt.f32.s32	s15, s15
 14753 2fdc 9FEDA77A 		vldr.32	s14, .L838+8
 14754 2fe0 67EE877A 		vmul.f32	s15, s15, s14
 14755              		.loc 20 1032 28
 14756 2fe4 A34B     		ldr	r3, .L838
 14757 2fe6 C3ED1B7A 		vstr.32	s15, [r3, #108]
1033:Src/main.c    ****         // clarke transform for phase currents
1034:Src/main.c    ****         foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data.o
 14758              		.loc 20 1034 33
 14759 2fea A54B     		ldr	r3, .L838+12
 14760 2fec 1B68     		ldr	r3, [r3]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 790


 14761              		.loc 20 1034 39
 14762 2fee 07EE903A 		vmov	s15, r3	@ int
 14763 2ff2 F8EEE77A 		vcvt.f32.s32	s15, s15
 14764 2ff6 9FEDA37A 		vldr.32	s14, .L838+16
 14765 2ffa 27EE877A 		vmul.f32	s14, s15, s14
 14766              		.loc 20 1034 65
 14767 2ffe 9D4B     		ldr	r3, .L838
 14768 3000 D3EDBE7A 		vldr.32	s15, [r3, #760]
 14769              		.loc 20 1034 52
 14770 3004 27EE277A 		vmul.f32	s14, s14, s15
 14771              		.loc 20 1034 98
 14772 3008 9A4B     		ldr	r3, .L838
 14773 300a D3ED317A 		vldr.32	s15, [r3, #196]
 14774              		.loc 20 1034 87
 14775 300e 77EE677A 		vsub.f32	s15, s14, s15
 14776              		.loc 20 1034 23
 14777 3012 984B     		ldr	r3, .L838
 14778 3014 C3ED117A 		vstr.32	s15, [r3, #68]
1035:Src/main.c    ****         foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.da
 14779              		.loc 20 1035 37
 14780 3018 994B     		ldr	r3, .L838+12
 14781 301a 5B68     		ldr	r3, [r3, #4]
 14782              		.loc 20 1035 43
 14783 301c 07EE903A 		vmov	s15, r3	@ int
 14784 3020 F8EEE77A 		vcvt.f32.s32	s15, s15
 14785 3024 9FED977A 		vldr.32	s14, .L838+16
 14786 3028 27EE877A 		vmul.f32	s14, s15, s14
 14787              		.loc 20 1035 69
 14788 302c 914B     		ldr	r3, .L838
 14789 302e D3EDBE7A 		vldr.32	s15, [r3, #760]
 14790              		.loc 20 1035 56
 14791 3032 27EE277A 		vmul.f32	s14, s14, s15
 14792              		.loc 20 1035 102
 14793 3036 8F4B     		ldr	r3, .L838
 14794 3038 D3ED327A 		vldr.32	s15, [r3, #200]
 14795              		.loc 20 1035 91
 14796 303c 77EE677A 		vsub.f32	s15, s14, s15
 14797              		.loc 20 1035 27
 14798 3040 8C4B     		ldr	r3, .L838
 14799 3042 C3ED197A 		vstr.32	s15, [r3, #100]
1036:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 14800              		.loc 20 1036 48
 14801 3046 8B4B     		ldr	r3, .L838
 14802 3048 D3ED117A 		vldr.32	s15, [r3, #68]
 14803              		.loc 20 1036 37
 14804 304c 9FED8E7A 		vldr.32	s14, .L838+20
 14805 3050 27EE877A 		vmul.f32	s14, s15, s14
 14806              		.loc 20 1036 78
 14807 3054 874B     		ldr	r3, .L838
 14808 3056 D3ED197A 		vldr.32	s15, [r3, #100]
 14809              		.loc 20 1036 67
 14810 305a DFED8C6A 		vldr.32	s13, .L838+24
 14811 305e 67EEA67A 		vmul.f32	s15, s15, s13
 14812              		.loc 20 1036 53
 14813 3062 77EE277A 		vadd.f32	s15, s14, s15
 14814              		.loc 20 1036 23
 14815 3066 834B     		ldr	r3, .L838
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 791


 14816 3068 C3ED127A 		vstr.32	s15, [r3, #72]
1037:Src/main.c    ****         foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 14817              		.loc 20 1037 45
 14818 306c 844B     		ldr	r3, .L838+12
 14819 306e 9B69     		ldr	r3, [r3, #24]
 14820              		.loc 20 1037 31
 14821 3070 07EE903A 		vmov	s15, r3	@ int
 14822 3074 F8EEE77A 		vcvt.f32.s32	s15, s15
 14823              		.loc 20 1037 51
 14824 3078 9FED827A 		vldr.32	s14, .L838+16
 14825 307c 27EE877A 		vmul.f32	s14, s15, s14
 14826              		.loc 20 1037 77
 14827 3080 7C4B     		ldr	r3, .L838
 14828 3082 D3EDBF7A 		vldr.32	s15, [r3, #764]
 14829              		.loc 20 1037 64
 14830 3086 67EE277A 		vmul.f32	s15, s14, s15
 14831              		.loc 20 1037 29
 14832 308a 7A4B     		ldr	r3, .L838
 14833 308c C3EDA97A 		vstr.32	s15, [r3, #676]
 14834              	.L680:
1038:Src/main.c    ****       }
1039:Src/main.c    ****       // PARK transform for phase currents
1040:Src/main.c    ****       foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 14835              		.loc 20 1040 32
 14836 3090 784B     		ldr	r3, .L838
 14837 3092 93ED117A 		vldr.32	s14, [r3, #68]
 14838              		.loc 20 1040 48
 14839 3096 774B     		ldr	r3, .L838
 14840 3098 D3ED1B7A 		vldr.32	s15, [r3, #108]
 14841              		.loc 20 1040 37
 14842 309c 27EE277A 		vmul.f32	s14, s14, s15
 14843              		.loc 20 1040 69
 14844 30a0 744B     		ldr	r3, .L838
 14845 30a2 D3ED126A 		vldr.32	s13, [r3, #72]
 14846              		.loc 20 1040 85
 14847 30a6 734B     		ldr	r3, .L838
 14848 30a8 D3ED1A7A 		vldr.32	s15, [r3, #104]
 14849              		.loc 20 1040 74
 14850 30ac 66EEA77A 		vmul.f32	s15, s13, s15
 14851              		.loc 20 1040 58
 14852 30b0 77EE277A 		vadd.f32	s15, s14, s15
 14853              		.loc 20 1040 21
 14854 30b4 6F4B     		ldr	r3, .L838
 14855 30b6 C3ED137A 		vstr.32	s15, [r3, #76]
1041:Src/main.c    ****       foc1.data.isq = -foc1.data.isa * foc1.data.sinTheta + foc1.data.isb * foc1.data.cosTheta;
 14856              		.loc 20 1041 33
 14857 30ba 6E4B     		ldr	r3, .L838
 14858 30bc D3ED117A 		vldr.32	s15, [r3, #68]
 14859              		.loc 20 1041 23
 14860 30c0 B1EE677A 		vneg.f32	s14, s15
 14861              		.loc 20 1041 49
 14862 30c4 6B4B     		ldr	r3, .L838
 14863 30c6 D3ED1A7A 		vldr.32	s15, [r3, #104]
 14864              		.loc 20 1041 38
 14865 30ca 27EE277A 		vmul.f32	s14, s14, s15
 14866              		.loc 20 1041 70
 14867 30ce 694B     		ldr	r3, .L838
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 792


 14868 30d0 D3ED126A 		vldr.32	s13, [r3, #72]
 14869              		.loc 20 1041 86
 14870 30d4 674B     		ldr	r3, .L838
 14871 30d6 D3ED1B7A 		vldr.32	s15, [r3, #108]
 14872              		.loc 20 1041 75
 14873 30da 66EEA77A 		vmul.f32	s15, s13, s15
 14874              		.loc 20 1041 59
 14875 30de 77EE277A 		vadd.f32	s15, s14, s15
 14876              		.loc 20 1041 21
 14877 30e2 644B     		ldr	r3, .L838
 14878 30e4 C3ED147A 		vstr.32	s15, [r3, #80]
1042:Src/main.c    ****       // Filtered data
1043:Src/main.c    ****       foc1.lpf_id.in = foc1.data.isd;
 14879              		.loc 20 1043 33
 14880 30e8 624B     		ldr	r3, .L838
 14881 30ea DB6C     		ldr	r3, [r3, #76]	@ float
 14882              		.loc 20 1043 22
 14883 30ec 614A     		ldr	r2, .L838
 14884 30ee C2F8D033 		str	r3, [r2, #976]	@ float
1044:Src/main.c    ****       foc1.lpf_iq.in = foc1.data.isq;
 14885              		.loc 20 1044 33
 14886 30f2 604B     		ldr	r3, .L838
 14887 30f4 1B6D     		ldr	r3, [r3, #80]	@ float
 14888              		.loc 20 1044 22
 14889 30f6 5F4A     		ldr	r2, .L838
 14890 30f8 C2F8E033 		str	r3, [r2, #992]	@ float
1045:Src/main.c    ****       foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 14891              		.loc 20 1045 34
 14892 30fc 5D4B     		ldr	r3, .L838
 14893 30fe D3F8A432 		ldr	r3, [r3, #676]	@ float
 14894              		.loc 20 1045 23
 14895 3102 5C4A     		ldr	r2, .L838
 14896 3104 C2F8F033 		str	r3, [r2, #1008]	@ float
1046:Src/main.c    ****       LPF_calc(&foc1.lpf_id);
 14897              		.loc 20 1046 7
 14898 3108 6148     		ldr	r0, .L838+28
 14899 310a FFF7FEFF 		bl	LPF_calc
1047:Src/main.c    ****       LPF_calc(&foc1.lpf_iq);
 14900              		.loc 20 1047 7
 14901 310e 6148     		ldr	r0, .L838+32
 14902 3110 FFF7FEFF 		bl	LPF_calc
1048:Src/main.c    ****       LPF_calc(&foc1.lpf_vdc);
 14903              		.loc 20 1048 7
 14904 3114 6048     		ldr	r0, .L838+36
 14905 3116 FFF7FEFF 		bl	LPF_calc
1049:Src/main.c    ****       //foc1.data.isd = lpf_id.out;
1050:Src/main.c    ****       //foc1.data.isq = lpf_iq.out;
1051:Src/main.c    ****       foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 14906              		.loc 20 1051 41
 14907 311a 564B     		ldr	r3, .L838
 14908 311c D3F8F833 		ldr	r3, [r3, #1016]	@ float
 14909              		.loc 20 1051 27
 14910 3120 544A     		ldr	r2, .L838
 14911 3122 C2F8A432 		str	r3, [r2, #676]	@ float
1052:Src/main.c    ****       // calc PI current controllers for D/Q axis
1053:Src/main.c    ****       /* ramp for Iq current for smoothly transitions */
1054:Src/main.c    ****       if (foc1.pi_iq.Ref < (foc1.data.iqRef - foc1.config.tS)) // add some hysteresys
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 793


 14912              		.loc 20 1054 21
 14913 3126 534B     		ldr	r3, .L838
 14914 3128 93ED567A 		vldr.32	s14, [r3, #344]
 14915              		.loc 20 1054 38
 14916 312c 514B     		ldr	r3, .L838
 14917 312e D3ED056A 		vldr.32	s13, [r3, #20]
 14918              		.loc 20 1054 58
 14919 3132 504B     		ldr	r3, .L838
 14920 3134 D3EDBD7A 		vldr.32	s15, [r3, #756]
 14921              		.loc 20 1054 45
 14922 3138 76EEE77A 		vsub.f32	s15, s13, s15
 14923              		.loc 20 1054 10
 14924 313c B4EEE77A 		vcmpe.f32	s14, s15
 14925 3140 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 14926 3144 0FD5     		bpl	.L681
1055:Src/main.c    ****       {
1056:Src/main.c    ****         foc1.pi_iq.Ref += foc1.config.tS * foc1.data.iqRmp; // ramp rate: A/sec
 14927              		.loc 20 1056 38
 14928 3146 4B4B     		ldr	r3, .L838
 14929 3148 93EDBD7A 		vldr.32	s14, [r3, #756]
 14930              		.loc 20 1056 53
 14931 314c 494B     		ldr	r3, .L838
 14932 314e D3ED067A 		vldr.32	s15, [r3, #24]
 14933              		.loc 20 1056 42
 14934 3152 27EE277A 		vmul.f32	s14, s14, s15
 14935              		.loc 20 1056 24
 14936 3156 474B     		ldr	r3, .L838
 14937 3158 D3ED567A 		vldr.32	s15, [r3, #344]
 14938 315c 77EE277A 		vadd.f32	s15, s14, s15
 14939 3160 444B     		ldr	r3, .L838
 14940 3162 C3ED567A 		vstr.32	s15, [r3, #344]
 14941              	.L681:
1057:Src/main.c    ****       }
1058:Src/main.c    ****       if (foc1.pi_iq.Ref > (foc1.data.iqRef + foc1.config.tS))
 14942              		.loc 20 1058 21
 14943 3166 434B     		ldr	r3, .L838
 14944 3168 93ED567A 		vldr.32	s14, [r3, #344]
 14945              		.loc 20 1058 38
 14946 316c 414B     		ldr	r3, .L838
 14947 316e D3ED056A 		vldr.32	s13, [r3, #20]
 14948              		.loc 20 1058 58
 14949 3172 404B     		ldr	r3, .L838
 14950 3174 D3EDBD7A 		vldr.32	s15, [r3, #756]
 14951              		.loc 20 1058 45
 14952 3178 76EEA77A 		vadd.f32	s15, s13, s15
 14953              		.loc 20 1058 10
 14954 317c B4EEE77A 		vcmpe.f32	s14, s15
 14955 3180 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 14956 3184 0FDD     		ble	.L683
1059:Src/main.c    ****       {
1060:Src/main.c    ****         foc1.pi_iq.Ref -= foc1.config.tS * foc1.data.iqRmp; // ramp rate: rad/s/s
 14957              		.loc 20 1060 38
 14958 3186 3B4B     		ldr	r3, .L838
 14959 3188 93EDBD7A 		vldr.32	s14, [r3, #756]
 14960              		.loc 20 1060 53
 14961 318c 394B     		ldr	r3, .L838
 14962 318e D3ED067A 		vldr.32	s15, [r3, #24]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 794


 14963              		.loc 20 1060 42
 14964 3192 67EE277A 		vmul.f32	s15, s14, s15
 14965              		.loc 20 1060 24
 14966 3196 374B     		ldr	r3, .L838
 14967 3198 93ED567A 		vldr.32	s14, [r3, #344]
 14968 319c 77EE677A 		vsub.f32	s15, s14, s15
 14969 31a0 344B     		ldr	r3, .L838
 14970 31a2 C3ED567A 		vstr.32	s15, [r3, #344]
 14971              	.L683:
1061:Src/main.c    ****       }
1062:Src/main.c    ****       foc1.pi_id.Ref = foc1.data.idRef;
 14972              		.loc 20 1062 33
 14973 31a6 334B     		ldr	r3, .L838
 14974 31a8 1B69     		ldr	r3, [r3, #16]	@ float
 14975              		.loc 20 1062 22
 14976 31aa 324A     		ldr	r2, .L838
 14977 31ac C2F81831 		str	r3, [r2, #280]	@ float
1063:Src/main.c    ****       //foc1.pi_iq.Ref = foc1.data.iqRef;
1064:Src/main.c    ****       foc1.pi_id.Fdb = foc1.data.isd;
 14978              		.loc 20 1064 33
 14979 31b0 304B     		ldr	r3, .L838
 14980 31b2 DB6C     		ldr	r3, [r3, #76]	@ float
 14981              		.loc 20 1064 22
 14982 31b4 2F4A     		ldr	r2, .L838
 14983 31b6 C2F81C31 		str	r3, [r2, #284]	@ float
1065:Src/main.c    ****       foc1.pi_iq.Fdb = foc1.data.isq;
 14984              		.loc 20 1065 33
 14985 31ba 2E4B     		ldr	r3, .L838
 14986 31bc 1B6D     		ldr	r3, [r3, #80]	@ float
 14987              		.loc 20 1065 22
 14988 31be 2D4A     		ldr	r2, .L838
 14989 31c0 C2F85C31 		str	r3, [r2, #348]	@ float
1066:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_id);
 14990              		.loc 20 1066 16
 14991 31c4 2B4B     		ldr	r3, .L838
 14992 31c6 D3F80034 		ldr	r3, [r3, #1024]
 14993              		.loc 20 1066 7
 14994 31ca 3448     		ldr	r0, .L838+40
 14995 31cc 9847     		blx	r3
 14996              	.LVL35:
1067:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_iq);
 14997              		.loc 20 1067 16
 14998 31ce 294B     		ldr	r3, .L838
 14999 31d0 D3F80034 		ldr	r3, [r3, #1024]
 15000              		.loc 20 1067 7
 15001 31d4 3248     		ldr	r0, .L838+44
 15002 31d6 9847     		blx	r3
 15003              	.LVL36:
1068:Src/main.c    ****       // feed-forward axis decoupling
1069:Src/main.c    ****       if (foc1.config.axisDecEn == 1)
 15004              		.loc 20 1069 22
 15005 31d8 264B     		ldr	r3, .L838
 15006 31da 93F8E232 		ldrb	r3, [r3, #738]
 15007 31de DBB2     		uxtb	r3, r3
 15008              		.loc 20 1069 10
 15009 31e0 012B     		cmp	r3, #1
 15010 31e2 5FD1     		bne	.L685
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 795


1070:Src/main.c    ****       {
1071:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 15011              		.loc 20 1071 35
 15012 31e4 234B     		ldr	r3, .L838
 15013 31e6 D3F84031 		ldr	r3, [r3, #320]	@ float
 15014              		.loc 20 1071 23
 15015 31ea 224A     		ldr	r2, .L838
 15016 31ec C2F8CC32 		str	r3, [r2, #716]	@ float
1072:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 15017              		.loc 20 1072 35
 15018 31f0 204B     		ldr	r3, .L838
 15019 31f2 D3F88031 		ldr	r3, [r3, #384]	@ float
 15020              		.loc 20 1072 23
 15021 31f6 1F4A     		ldr	r2, .L838
 15022 31f8 C2F8D032 		str	r3, [r2, #720]	@ float
1073:Src/main.c    ****         foc1.data.udDec = foc1.data.isq * foc1.pll.SpeedPll * foc1.config.Lq;
 15023              		.loc 20 1073 36
 15024 31fc 1D4B     		ldr	r3, .L838
 15025 31fe 93ED147A 		vldr.32	s14, [r3, #80]
 15026              		.loc 20 1073 51
 15027 3202 1C4B     		ldr	r3, .L838
 15028 3204 D3EDEC7A 		vldr.32	s15, [r3, #944]
 15029              		.loc 20 1073 41
 15030 3208 27EE277A 		vmul.f32	s14, s14, s15
 15031              		.loc 20 1073 74
 15032 320c 194B     		ldr	r3, .L838
 15033 320e D3EDC47A 		vldr.32	s15, [r3, #784]
 15034              		.loc 20 1073 61
 15035 3212 67EE277A 		vmul.f32	s15, s14, s15
 15036              		.loc 20 1073 25
 15037 3216 174B     		ldr	r3, .L838
 15038 3218 C3ED157A 		vstr.32	s15, [r3, #84]
1074:Src/main.c    ****         foc1.data.uqDec = foc1.pll.SpeedPll * (foc1.data.isd * foc1.config.Ld + foc1.flux.fluxLeaka
 15039              		.loc 20 1074 35
 15040 321c 154B     		ldr	r3, .L838
 15041 321e 93EDEC7A 		vldr.32	s14, [r3, #944]
 15042              		.loc 20 1074 57
 15043 3222 144B     		ldr	r3, .L838
 15044 3224 D3ED136A 		vldr.32	s13, [r3, #76]
 15045              		.loc 20 1074 75
 15046 3228 124B     		ldr	r3, .L838
 15047 322a D3EDC37A 		vldr.32	s15, [r3, #780]
 15048              		.loc 20 1074 62
 15049 322e 66EEA76A 		vmul.f32	s13, s13, s15
 15050              		.loc 20 1074 90
 15051 3232 104B     		ldr	r3, .L838
 15052 3234 D3EDA17A 		vldr.32	s15, [r3, #644]
 15053              		.loc 20 1074 79
 15054 3238 76EEA77A 		vadd.f32	s15, s13, s15
 15055              		.loc 20 1074 45
 15056 323c 67EE277A 		vmul.f32	s15, s14, s15
 15057              		.loc 20 1074 25
 15058 3240 0C4B     		ldr	r3, .L838
 15059 3242 C3ED167A 		vstr.32	s15, [r3, #88]
1075:Src/main.c    ****         foc1.volt.usd -= foc1.data.udDec;
 15060              		.loc 20 1075 35
 15061 3246 0B4B     		ldr	r3, .L838
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 796


 15062 3248 D3ED157A 		vldr.32	s15, [r3, #84]
 15063              		.loc 20 1075 23
 15064 324c 094B     		ldr	r3, .L838
 15065 324e 93EDB37A 		vldr.32	s14, [r3, #716]
 15066 3252 77EE677A 		vsub.f32	s15, s14, s15
 15067 3256 074B     		ldr	r3, .L838
 15068 3258 C3EDB37A 		vstr.32	s15, [r3, #716]
1076:Src/main.c    ****         foc1.volt.usq += foc1.data.uqDec;
 15069              		.loc 20 1076 35
 15070 325c 054B     		ldr	r3, .L838
 15071 325e 93ED167A 		vldr.32	s14, [r3, #88]
 15072              		.loc 20 1076 23
 15073 3262 044B     		ldr	r3, .L838
 15074 3264 D3EDB47A 		vldr.32	s15, [r3, #720]
 15075 3268 77EE277A 		vadd.f32	s15, s14, s15
 15076 326c 014B     		ldr	r3, .L838
 15077 326e C3EDB47A 		vstr.32	s15, [r3, #720]
 15078 3272 23E0     		b	.L686
 15079              	.L839:
 15080              		.align	2
 15081              	.L838:
 15082 3274 00000000 		.word	foc1
 15083 3278 0000804B 		.word	1266679808
 15084 327c 00008033 		.word	864026624
 15085 3280 00000000 		.word	adcData
 15086 3284 F8078039 		.word	964691960
 15087 3288 3ACD133F 		.word	1058262330
 15088 328c 3ACD933F 		.word	1066650938
 15089 3290 D0030000 		.word	foc1+976
 15090 3294 E0030000 		.word	foc1+992
 15091 3298 F0030000 		.word	foc1+1008
 15092 329c 18010000 		.word	foc1+280
 15093 32a0 58010000 		.word	foc1+344
 15094              	.L685:
1077:Src/main.c    ****       }
1078:Src/main.c    ****       else
1079:Src/main.c    ****       {
1080:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 15095              		.loc 20 1080 35
 15096 32a4 B64B     		ldr	r3, .L840
 15097 32a6 D3F84031 		ldr	r3, [r3, #320]	@ float
 15098              		.loc 20 1080 23
 15099 32aa B54A     		ldr	r2, .L840
 15100 32ac C2F8CC32 		str	r3, [r2, #716]	@ float
1081:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 15101              		.loc 20 1081 35
 15102 32b0 B34B     		ldr	r3, .L840
 15103 32b2 D3F88031 		ldr	r3, [r3, #384]	@ float
 15104              		.loc 20 1081 23
 15105 32b6 B24A     		ldr	r2, .L840
 15106 32b8 C2F8D032 		str	r3, [r2, #720]	@ float
 15107              	.L686:
1082:Src/main.c    ****       }
1083:Src/main.c    ****       // Saturation
1084:Src/main.c    ****       foc1.volt.vMagMax = foc1.volt.dutyMax * ONE_BY_SQRT3 * foc1.volt.DcBusVolt;
 15108              		.loc 20 1084 36
 15109 32bc B04B     		ldr	r3, .L840
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 797


 15110 32be D3EDB67A 		vldr.32	s15, [r3, #728]
 15111              		.loc 20 1084 45
 15112 32c2 9FEDB07A 		vldr.32	s14, .L840+4
 15113 32c6 27EE877A 		vmul.f32	s14, s15, s14
 15114              		.loc 20 1084 71
 15115 32ca AD4B     		ldr	r3, .L840
 15116 32cc D3EDA97A 		vldr.32	s15, [r3, #676]
 15117              		.loc 20 1084 60
 15118 32d0 67EE277A 		vmul.f32	s15, s14, s15
 15119              		.loc 20 1084 25
 15120 32d4 AA4B     		ldr	r3, .L840
 15121 32d6 C3EDB57A 		vstr.32	s15, [r3, #724]
1085:Src/main.c    ****       utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMax)
 15122              		.loc 20 1085 7
 15123 32da A94B     		ldr	r3, .L840
 15124 32dc D3EDB57A 		vldr.32	s15, [r3, #724]
 15125 32e0 B0EE670A 		vmov.f32	s0, s15
 15126 32e4 A849     		ldr	r1, .L840+8
 15127 32e6 A948     		ldr	r0, .L840+12
 15128 32e8 FFF7FEFF 		bl	utils_saturate_vector_2d
1086:Src/main.c    ****       foc1.volt.usd = foc1.volt.usd / (foc1.volt.DcBusVolt);
 15129              		.loc 20 1086 32
 15130 32ec A44B     		ldr	r3, .L840
 15131 32ee D3EDB36A 		vldr.32	s13, [r3, #716]
 15132              		.loc 20 1086 49
 15133 32f2 A34B     		ldr	r3, .L840
 15134 32f4 93EDA97A 		vldr.32	s14, [r3, #676]
 15135              		.loc 20 1086 37
 15136 32f8 C6EE877A 		vdiv.f32	s15, s13, s14
 15137              		.loc 20 1086 21
 15138 32fc A04B     		ldr	r3, .L840
 15139 32fe C3EDB37A 		vstr.32	s15, [r3, #716]
1087:Src/main.c    ****       foc1.volt.usq = foc1.volt.usq / (foc1.volt.DcBusVolt);
 15140              		.loc 20 1087 32
 15141 3302 9F4B     		ldr	r3, .L840
 15142 3304 D3EDB46A 		vldr.32	s13, [r3, #720]
 15143              		.loc 20 1087 49
 15144 3308 9D4B     		ldr	r3, .L840
 15145 330a 93EDA97A 		vldr.32	s14, [r3, #676]
 15146              		.loc 20 1087 37
 15147 330e C6EE877A 		vdiv.f32	s15, s13, s14
 15148              		.loc 20 1087 21
 15149 3312 9B4B     		ldr	r3, .L840
 15150 3314 C3EDB47A 		vstr.32	s15, [r3, #720]
1088:Src/main.c    ****       // Calc duty
1089:Src/main.c    ****       foc1.data.bldc_duty = sqrtf(foc1.volt.usd * foc1.volt.usd + foc1.volt.usq * foc1.volt.usq);
 15151              		.loc 20 1089 44
 15152 3318 994B     		ldr	r3, .L840
 15153 331a 93EDB37A 		vldr.32	s14, [r3, #716]
 15154              		.loc 20 1089 60
 15155 331e 984B     		ldr	r3, .L840
 15156 3320 D3EDB37A 		vldr.32	s15, [r3, #716]
 15157              		.loc 20 1089 49
 15158 3324 27EE277A 		vmul.f32	s14, s14, s15
 15159              		.loc 20 1089 76
 15160 3328 954B     		ldr	r3, .L840
 15161 332a D3EDB46A 		vldr.32	s13, [r3, #720]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 798


 15162              		.loc 20 1089 92
 15163 332e 944B     		ldr	r3, .L840
 15164 3330 D3EDB47A 		vldr.32	s15, [r3, #720]
 15165              		.loc 20 1089 81
 15166 3334 66EEA77A 		vmul.f32	s15, s13, s15
 15167              		.loc 20 1089 29
 15168 3338 77EE277A 		vadd.f32	s15, s14, s15
 15169 333c B0EE670A 		vmov.f32	s0, s15
 15170 3340 FFF7FEFF 		bl	sqrtf
 15171 3344 F0EE407A 		vmov.f32	s15, s0
 15172              		.loc 20 1089 27
 15173 3348 8D4B     		ldr	r3, .L840
 15174 334a C3ED3A7A 		vstr.32	s15, [r3, #232]
1090:Src/main.c    ****       // calc phase voltages
1091:Src/main.c    ****       foc1.volt.MfuncV1 = foc1.svgen.Ta;
 15175              		.loc 20 1091 37
 15176 334e 8C4B     		ldr	r3, .L840
 15177 3350 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 15178              		.loc 20 1091 25
 15179 3354 8A4A     		ldr	r2, .L840
 15180 3356 C2F8A832 		str	r3, [r2, #680]	@ float
1092:Src/main.c    ****       foc1.volt.MfuncV2 = foc1.svgen.Tb;
 15181              		.loc 20 1092 37
 15182 335a 894B     		ldr	r3, .L840
 15183 335c D3F80031 		ldr	r3, [r3, #256]	@ float
 15184              		.loc 20 1092 25
 15185 3360 874A     		ldr	r2, .L840
 15186 3362 C2F8AC32 		str	r3, [r2, #684]	@ float
1093:Src/main.c    ****       foc1.volt.MfuncV3 = foc1.svgen.Tc;
 15187              		.loc 20 1093 37
 15188 3366 864B     		ldr	r3, .L840
 15189 3368 D3F80431 		ldr	r3, [r3, #260]	@ float
 15190              		.loc 20 1093 25
 15191 336c 844A     		ldr	r2, .L840
 15192 336e C2F8B032 		str	r3, [r2, #688]	@ float
1094:Src/main.c    ****       foc1.calc.volt(&foc1.volt);
 15193              		.loc 20 1094 16
 15194 3372 834B     		ldr	r3, .L840
 15195 3374 D3F80C34 		ldr	r3, [r3, #1036]
 15196              		.loc 20 1094 7
 15197 3378 8548     		ldr	r0, .L840+16
 15198 337a 9847     		blx	r3
 15199              	.LVL37:
1095:Src/main.c    ****       //calc IPARK transform (IPARK output -> SVGEN input)
1096:Src/main.c    ****       foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 15200              		.loc 20 1096 33
 15201 337c 804B     		ldr	r3, .L840
 15202 337e 93EDB37A 		vldr.32	s14, [r3, #716]
 15203              		.loc 20 1096 49
 15204 3382 7F4B     		ldr	r3, .L840
 15205 3384 D3ED1B7A 		vldr.32	s15, [r3, #108]
 15206              		.loc 20 1096 38
 15207 3388 27EE277A 		vmul.f32	s14, s14, s15
 15208              		.loc 20 1096 70
 15209 338c 7C4B     		ldr	r3, .L840
 15210 338e D3EDB46A 		vldr.32	s13, [r3, #720]
 15211              		.loc 20 1096 86
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 799


 15212 3392 7B4B     		ldr	r3, .L840
 15213 3394 D3ED1A7A 		vldr.32	s15, [r3, #104]
 15214              		.loc 20 1096 75
 15215 3398 66EEA77A 		vmul.f32	s15, s13, s15
 15216              		.loc 20 1096 59
 15217 339c 77EE677A 		vsub.f32	s15, s14, s15
 15218              		.loc 20 1096 22
 15219 33a0 774B     		ldr	r3, .L840
 15220 33a2 C3ED3D7A 		vstr.32	s15, [r3, #244]
1097:Src/main.c    ****       foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 15221              		.loc 20 1097 33
 15222 33a6 764B     		ldr	r3, .L840
 15223 33a8 93EDB47A 		vldr.32	s14, [r3, #720]
 15224              		.loc 20 1097 49
 15225 33ac 744B     		ldr	r3, .L840
 15226 33ae D3ED1B7A 		vldr.32	s15, [r3, #108]
 15227              		.loc 20 1097 38
 15228 33b2 27EE277A 		vmul.f32	s14, s14, s15
 15229              		.loc 20 1097 70
 15230 33b6 724B     		ldr	r3, .L840
 15231 33b8 D3EDB36A 		vldr.32	s13, [r3, #716]
 15232              		.loc 20 1097 86
 15233 33bc 704B     		ldr	r3, .L840
 15234 33be D3ED1A7A 		vldr.32	s15, [r3, #104]
 15235              		.loc 20 1097 75
 15236 33c2 66EEA77A 		vmul.f32	s15, s13, s15
 15237              		.loc 20 1097 59
 15238 33c6 77EE277A 		vadd.f32	s15, s14, s15
 15239              		.loc 20 1097 22
 15240 33ca 6D4B     		ldr	r3, .L840
 15241 33cc C3ED3E7A 		vstr.32	s15, [r3, #248]
1098:Src/main.c    ****       // calc space-vector generator
1099:Src/main.c    ****       foc1.calc.svgen(&foc1.svgen);
 15242              		.loc 20 1099 16
 15243 33d0 6B4B     		ldr	r3, .L840
 15244 33d2 D3F80434 		ldr	r3, [r3, #1028]
 15245              		.loc 20 1099 7
 15246 33d6 6F48     		ldr	r0, .L840+20
 15247 33d8 9847     		blx	r3
 15248              	.LVL38:
1100:Src/main.c    ****       // estimete Hall sensor position
1101:Src/main.c    ****       hall.A = LL_GPIO_IsInputPinSet(HALL_PHASE_A_GPIO_Port, HALL_PHASE_A_Pin);
 15249              		.loc 20 1101 16
 15250 33da 8021     		movs	r1, #128
 15251 33dc 6E48     		ldr	r0, .L840+24
 15252 33de FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 15253 33e2 0346     		mov	r3, r0
 15254              		.loc 20 1101 14
 15255 33e4 DAB2     		uxtb	r2, r3
 15256 33e6 6D4B     		ldr	r3, .L840+28
 15257 33e8 1A70     		strb	r2, [r3]
1102:Src/main.c    ****       hall.B = LL_GPIO_IsInputPinSet(HALL_PHASE_B_GPIO_Port, HALL_PHASE_B_Pin);
 15258              		.loc 20 1102 16
 15259 33ea 4FF48071 		mov	r1, #256
 15260 33ee 6A48     		ldr	r0, .L840+24
 15261 33f0 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 15262 33f4 0346     		mov	r3, r0
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 800


 15263              		.loc 20 1102 14
 15264 33f6 DAB2     		uxtb	r2, r3
 15265 33f8 684B     		ldr	r3, .L840+28
 15266 33fa 5A70     		strb	r2, [r3, #1]
1103:Src/main.c    ****       hall.C = LL_GPIO_IsInputPinSet(HALL_PHASE_C_GPIO_Port, HALL_PHASE_C_Pin);
 15267              		.loc 20 1103 16
 15268 33fc 4FF40071 		mov	r1, #512
 15269 3400 6548     		ldr	r0, .L840+24
 15270 3402 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 15271 3406 0346     		mov	r3, r0
 15272              		.loc 20 1103 14
 15273 3408 DAB2     		uxtb	r2, r3
 15274 340a 644B     		ldr	r3, .L840+28
 15275 340c 9A70     		strb	r2, [r3, #2]
1104:Src/main.c    ****       hall.isrCntr++;
 15276              		.loc 20 1104 11
 15277 340e 634B     		ldr	r3, .L840+28
 15278 3410 9B68     		ldr	r3, [r3, #8]
 15279              		.loc 20 1104 19
 15280 3412 0133     		adds	r3, r3, #1
 15281 3414 614A     		ldr	r2, .L840+28
 15282 3416 9360     		str	r3, [r2, #8]
1105:Src/main.c    ****       hall.speedE = foc1.pll.SpeedPll;
 15283              		.loc 20 1105 29
 15284 3418 594B     		ldr	r3, .L840
 15285 341a D3F8B033 		ldr	r3, [r3, #944]	@ float
 15286              		.loc 20 1105 19
 15287 341e 5F4A     		ldr	r2, .L840+28
 15288 3420 D362     		str	r3, [r2, #44]	@ float
1106:Src/main.c    ****       Hall_update(&hall);
 15289              		.loc 20 1106 7
 15290 3422 5E48     		ldr	r0, .L840+28
 15291 3424 FFF7FEFF 		bl	Hall_update
1107:Src/main.c    ****       // calc bemf observer
1108:Src/main.c    ****       // if (foc1.config.sim == 1)
1109:Src/main.c    ****       //   foc1.smo.freq = (bldc1.omega * bldc1.pp) + 1e-20f; // BLDC motor electrical angular freq
1110:Src/main.c    ****       // else if (foc1.config.sim == 0)
1111:Src/main.c    ****       // {
1112:Src/main.c    ****       //   //foc1.smo.freq = fabsf(foc1.spdCalc.Speed) + 1e-20f;
1113:Src/main.c    ****       // }
1114:Src/main.c    ****       // ABS(foc1.smo.freq);
1115:Src/main.c    ****       // foc1.smo.Ialpha = foc1.data.isa;
1116:Src/main.c    ****       // foc1.smo.Ibeta = foc1.data.isb;
1117:Src/main.c    ****       // foc1.smo.Valpha = foc1.svgen.usa;
1118:Src/main.c    ****       // foc1.smo.Vbeta = foc1.svgen.usb;
1119:Src/main.c    ****       // foc1.calc.smo(&foc1.smo);
1120:Src/main.c    ****       // calc flux observer
1121:Src/main.c    ****       foc1.flux.i_alpha = foc1.data.isa;
 15292              		.loc 20 1121 36
 15293 3428 554B     		ldr	r3, .L840
 15294 342a 5B6C     		ldr	r3, [r3, #68]	@ float
 15295              		.loc 20 1121 25
 15296 342c 544A     		ldr	r2, .L840
 15297 342e C2F87432 		str	r3, [r2, #628]	@ float
1122:Src/main.c    ****       foc1.flux.i_beta = foc1.data.isb;
 15298              		.loc 20 1122 35
 15299 3432 534B     		ldr	r3, .L840
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 801


 15300 3434 9B6C     		ldr	r3, [r3, #72]	@ float
 15301              		.loc 20 1122 24
 15302 3436 524A     		ldr	r2, .L840
 15303 3438 C2F87832 		str	r3, [r2, #632]	@ float
1123:Src/main.c    ****       foc1.flux.v_alpha = foc1.volt.usa;
 15304              		.loc 20 1123 36
 15305 343c 504B     		ldr	r3, .L840
 15306 343e D3F8C432 		ldr	r3, [r3, #708]	@ float
 15307              		.loc 20 1123 25
 15308 3442 4F4A     		ldr	r2, .L840
 15309 3444 C2F87C32 		str	r3, [r2, #636]	@ float
1124:Src/main.c    ****       foc1.flux.v_beta = foc1.volt.usb;
 15310              		.loc 20 1124 35
 15311 3448 4D4B     		ldr	r3, .L840
 15312 344a D3F8C832 		ldr	r3, [r3, #712]	@ float
 15313              		.loc 20 1124 24
 15314 344e 4C4A     		ldr	r2, .L840
 15315 3450 C2F88032 		str	r3, [r2, #640]	@ float
1125:Src/main.c    ****       foc1.calc.flux(&foc1.flux);
 15316              		.loc 20 1125 16
 15317 3454 4A4B     		ldr	r3, .L840
 15318 3456 D3F81834 		ldr	r3, [r3, #1048]
 15319              		.loc 20 1125 7
 15320 345a 5148     		ldr	r0, .L840+32
 15321 345c 9847     		blx	r3
 15322              	.LVL39:
1126:Src/main.c    ****       // calc speed PLL
1127:Src/main.c    ****       foc1.pll.AngleRaw = hall.angle; //foc1.smo.Theta; //foc1.flux.phase;
 15323              		.loc 20 1127 31
 15324 345e 4F4B     		ldr	r3, .L840+28
 15325 3460 5B69     		ldr	r3, [r3, #20]	@ float
 15326              		.loc 20 1127 25
 15327 3462 474A     		ldr	r2, .L840
 15328 3464 C2F8A433 		str	r3, [r2, #932]	@ float
1128:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 15329              		.loc 20 1128 16
 15330 3468 454B     		ldr	r3, .L840
 15331 346a D3F81C34 		ldr	r3, [r3, #1052]
 15332              		.loc 20 1128 7
 15333 346e 4D48     		ldr	r0, .L840+36
 15334 3470 9847     		blx	r3
 15335              	.LVL40:
1129:Src/main.c    ****       foc1.data.speedRpm = (foc1.pll.SpeedPll * RADS2RPM) / foc1.config.pp;
 15336              		.loc 20 1129 37
 15337 3472 434B     		ldr	r3, .L840
 15338 3474 D3EDEC7A 		vldr.32	s15, [r3, #944]
 15339              		.loc 20 1129 47
 15340 3478 9FED4B7A 		vldr.32	s14, .L840+40
 15341 347c 67EE876A 		vmul.f32	s13, s15, s14
 15342              		.loc 20 1129 72
 15343 3480 3F4B     		ldr	r3, .L840
 15344 3482 93EDC67A 		vldr.32	s14, [r3, #792]
 15345              		.loc 20 1129 59
 15346 3486 C6EE877A 		vdiv.f32	s15, s13, s14
 15347              		.loc 20 1129 26
 15348 348a 3D4B     		ldr	r3, .L840
 15349 348c C3ED0A7A 		vstr.32	s15, [r3, #40]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 802


1130:Src/main.c    ****       //foc1.config.Kv = foc1.data.speedRpm / (foc1.data.bldc_duty * foc1.volt.DcBusVolt);
1131:Src/main.c    ****       // calc Total current, Electrical torque and Power
1132:Src/main.c    ****       foc1.data.iAvg = sqrtf(SQ(foc1.lpf_id.out) + SQ(foc1.lpf_iq.out));
 15350              		.loc 20 1132 30
 15351 3490 3B4B     		ldr	r3, .L840
 15352 3492 93EDF67A 		vldr.32	s14, [r3, #984]
 15353 3496 3A4B     		ldr	r3, .L840
 15354 3498 D3EDF67A 		vldr.32	s15, [r3, #984]
 15355 349c 27EE277A 		vmul.f32	s14, s14, s15
 15356              		.loc 20 1132 52
 15357 34a0 374B     		ldr	r3, .L840
 15358 34a2 D3EDFA6A 		vldr.32	s13, [r3, #1000]
 15359 34a6 364B     		ldr	r3, .L840
 15360 34a8 D3EDFA7A 		vldr.32	s15, [r3, #1000]
 15361 34ac 66EEA77A 		vmul.f32	s15, s13, s15
 15362              		.loc 20 1132 24
 15363 34b0 77EE277A 		vadd.f32	s15, s14, s15
 15364 34b4 B0EE670A 		vmov.f32	s0, s15
 15365 34b8 FFF7FEFF 		bl	sqrtf
 15366 34bc F0EE407A 		vmov.f32	s15, s0
 15367              		.loc 20 1132 22
 15368 34c0 2F4B     		ldr	r3, .L840
 15369 34c2 C3ED0E7A 		vstr.32	s15, [r3, #56]
1133:Src/main.c    ****       foc1.data.Te = 1.5f * foc1.config.pp * (foc1.flux.fluxLeakage * foc1.data.isq + (foc1.config.
 15370              		.loc 20 1133 40
 15371 34c6 2E4B     		ldr	r3, .L840
 15372 34c8 D3EDC67A 		vldr.32	s15, [r3, #792]
 15373              		.loc 20 1133 27
 15374 34cc B7EE087A 		vmov.f32	s14, #1.5e+0
 15375 34d0 27EE877A 		vmul.f32	s14, s15, s14
 15376              		.loc 20 1133 56
 15377 34d4 2A4B     		ldr	r3, .L840
 15378 34d6 D3EDA16A 		vldr.32	s13, [r3, #644]
 15379              		.loc 20 1133 80
 15380 34da 294B     		ldr	r3, .L840
 15381 34dc D3ED147A 		vldr.32	s15, [r3, #80]
 15382              		.loc 20 1133 69
 15383 34e0 66EEA76A 		vmul.f32	s13, s13, s15
 15384              		.loc 20 1133 99
 15385 34e4 264B     		ldr	r3, .L840
 15386 34e6 93EDC36A 		vldr.32	s12, [r3, #780]
 15387              		.loc 20 1133 116
 15388 34ea 254B     		ldr	r3, .L840
 15389 34ec D3EDC47A 		vldr.32	s15, [r3, #784]
 15390              		.loc 20 1133 103
 15391 34f0 36EE676A 		vsub.f32	s12, s12, s15
 15392              		.loc 20 1133 132
 15393 34f4 224B     		ldr	r3, .L840
 15394 34f6 D3ED137A 		vldr.32	s15, [r3, #76]
 15395              		.loc 20 1133 121
 15396 34fa 26EE276A 		vmul.f32	s12, s12, s15
 15397              		.loc 20 1133 148
 15398 34fe 204B     		ldr	r3, .L840
 15399 3500 D3ED147A 		vldr.32	s15, [r3, #80]
 15400              		.loc 20 1133 137
 15401 3504 66EE277A 		vmul.f32	s15, s12, s15
 15402              		.loc 20 1133 85
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 803


 15403 3508 76EEA77A 		vadd.f32	s15, s13, s15
 15404              		.loc 20 1133 44
 15405 350c 67EE277A 		vmul.f32	s15, s14, s15
 15406              		.loc 20 1133 20
 15407 3510 1B4B     		ldr	r3, .L840
 15408 3512 C3ED177A 		vstr.32	s15, [r3, #92]
1134:Src/main.c    ****       foc1.data.Pe = foc1.data.Te * (foc1.pll.SpeedPll / foc1.config.pp);
 15409              		.loc 20 1134 31
 15410 3516 1A4B     		ldr	r3, .L840
 15411 3518 93ED177A 		vldr.32	s14, [r3, #92]
 15412              		.loc 20 1134 46
 15413 351c 184B     		ldr	r3, .L840
 15414 351e 93EDEC6A 		vldr.32	s12, [r3, #944]
 15415              		.loc 20 1134 69
 15416 3522 174B     		ldr	r3, .L840
 15417 3524 D3EDC66A 		vldr.32	s13, [r3, #792]
 15418              		.loc 20 1134 56
 15419 3528 C6EE267A 		vdiv.f32	s15, s12, s13
 15420              		.loc 20 1134 35
 15421 352c 67EE277A 		vmul.f32	s15, s14, s15
 15422              		.loc 20 1134 20
 15423 3530 134B     		ldr	r3, .L840
 15424 3532 C3ED187A 		vstr.32	s15, [r3, #96]
1135:Src/main.c    ****       // Check protection
1136:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 15425              		.loc 20 1136 36
 15426 3536 124B     		ldr	r3, .L840
 15427 3538 5B6C     		ldr	r3, [r3, #68]	@ float
 15428              		.loc 20 1136 25
 15429 353a 114A     		ldr	r2, .L840
 15430 353c C2F83033 		str	r3, [r2, #816]	@ float
1137:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 15431              		.loc 20 1137 36
 15432 3540 0F4B     		ldr	r3, .L840
 15433 3542 5B6E     		ldr	r3, [r3, #100]	@ float
 15434              		.loc 20 1137 25
 15435 3544 0E4A     		ldr	r2, .L840
 15436 3546 C2F83433 		str	r3, [r2, #820]	@ float
1138:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 15437              		.loc 20 1138 32
 15438 354a 0D4B     		ldr	r3, .L840
 15439 354c D3F8A432 		ldr	r3, [r3, #676]	@ float
 15440              		.loc 20 1138 21
 15441 3550 0B4A     		ldr	r2, .L840
 15442 3552 C2F83833 		str	r3, [r2, #824]	@ float
1139:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 15443              		.loc 20 1139 33
 15444 3556 154B     		ldr	r3, .L840+44
 15445 3558 1B69     		ldr	r3, [r3, #16]	@ float
 15446              		.loc 20 1139 25
 15447 355a 094A     		ldr	r2, .L840
 15448 355c C2F83C33 		str	r3, [r2, #828]	@ float
1140:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 15449              		.loc 20 1140 16
 15450 3560 074B     		ldr	r3, .L840
 15451 3562 D3F81034 		ldr	r3, [r3, #1040]
 15452              		.loc 20 1140 7
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 804


 15453 3566 1248     		ldr	r0, .L840+48
 15454 3568 9847     		blx	r3
 15455              	.LVL41:
1141:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 15456              		.loc 20 1141 35
 15457 356a 054B     		ldr	r3, .L840
 15458 356c 93F84033 		ldrb	r3, [r3, #832]
 15459 3570 DBB2     		uxtb	r3, r3
 15460              		.loc 20 1141 59
 15461 3572 002B     		cmp	r3, #0
 15462 3574 1ED1     		bne	.L687
 15463              		.loc 20 1141 59 is_stmt 0 discriminator 1
 15464 3576 024B     		ldr	r3, .L840
 15465 3578 1B78     		ldrb	r3, [r3]
 15466 357a DBB2     		uxtb	r3, r3
 15467 357c 1BE0     		b	.L688
 15468              	.L841:
 15469 357e 00BF     		.align	2
 15470              	.L840:
 15471 3580 00000000 		.word	foc1
 15472 3584 3ACD133F 		.word	1058262330
 15473 3588 D0020000 		.word	foc1+720
 15474 358c CC020000 		.word	foc1+716
 15475 3590 A4020000 		.word	foc1+676
 15476 3594 F4000000 		.word	foc1+244
 15477 3598 00040048 		.word	1207960576
 15478 359c 00000000 		.word	hall
 15479 35a0 74020000 		.word	foc1+628
 15480 35a4 A4030000 		.word	foc1+932
 15481 35a8 EBC91841 		.word	1092143595
 15482 35ac 00000000 		.word	ntcPcb
 15483 35b0 1C030000 		.word	foc1+796
 15484              	.L687:
 15485              		.loc 20 1141 59 discriminator 2
 15486 35b4 0723     		movs	r3, #7
 15487              	.L688:
 15488              		.loc 20 1141 23 is_stmt 1 discriminator 4
 15489 35b6 814A     		ldr	r2, .L842
 15490 35b8 1370     		strb	r3, [r2]
1142:Src/main.c    ****       // apply voltage to motor model and pwm driver
1143:Src/main.c    ****       bldc1.cmpr0 = foc1.svgen.Ta;
 15491              		.loc 20 1143 31 discriminator 4
 15492 35ba 804B     		ldr	r3, .L842
 15493 35bc D3F8FC30 		ldr	r3, [r3, #252]	@ float
 15494              		.loc 20 1143 19 discriminator 4
 15495 35c0 7F4A     		ldr	r2, .L842+4
 15496 35c2 D361     		str	r3, [r2, #28]	@ float
1144:Src/main.c    ****       bldc1.cmpr1 = foc1.svgen.Tb;
 15497              		.loc 20 1144 31 discriminator 4
 15498 35c4 7D4B     		ldr	r3, .L842
 15499 35c6 D3F80031 		ldr	r3, [r3, #256]	@ float
 15500              		.loc 20 1144 19 discriminator 4
 15501 35ca 7D4A     		ldr	r2, .L842+4
 15502 35cc 1362     		str	r3, [r2, #32]	@ float
1145:Src/main.c    ****       bldc1.cmpr2 = foc1.svgen.Tc;
 15503              		.loc 20 1145 31 discriminator 4
 15504 35ce 7B4B     		ldr	r3, .L842
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 805


 15505 35d0 D3F80431 		ldr	r3, [r3, #260]	@ float
 15506              		.loc 20 1145 19 discriminator 4
 15507 35d4 7A4A     		ldr	r2, .L842+4
 15508 35d6 5362     		str	r3, [r2, #36]	@ float
1146:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, (uint32_t)(foc1.svgen.Ta * foc1.data.halfP
 15509              		.loc 20 1146 79 discriminator 4
 15510 35d8 784B     		ldr	r3, .L842
 15511 35da 93ED3F7A 		vldr.32	s14, [r3, #252]
 15512              		.loc 20 1146 94 discriminator 4
 15513 35de 774B     		ldr	r3, .L842
 15514 35e0 D3ED377A 		vldr.32	s15, [r3, #220]
 15515              		.loc 20 1146 83 discriminator 4
 15516 35e4 27EE277A 		vmul.f32	s14, s14, s15
 15517              		.loc 20 1146 120 discriminator 4
 15518 35e8 744B     		ldr	r3, .L842
 15519 35ea D3ED377A 		vldr.32	s15, [r3, #220]
 15520              		.loc 20 1146 109 discriminator 4
 15521 35ee 77EE277A 		vadd.f32	s15, s14, s15
 15522              		.loc 20 1146 7 discriminator 4
 15523 35f2 FCEEE77A 		vcvt.u32.f32	s15, s15
 15524 35f6 17EE902A 		vmov	r2, s15	@ int
 15525 35fa 4FF40031 		mov	r1, #131072
 15526 35fe 7148     		ldr	r0, .L842+8
 15527 3600 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1147:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, (uint32_t)(foc1.svgen.Tb * foc1.data.halfP
 15528              		.loc 20 1147 79 discriminator 4
 15529 3604 6D4B     		ldr	r3, .L842
 15530 3606 93ED407A 		vldr.32	s14, [r3, #256]
 15531              		.loc 20 1147 94 discriminator 4
 15532 360a 6C4B     		ldr	r3, .L842
 15533 360c D3ED377A 		vldr.32	s15, [r3, #220]
 15534              		.loc 20 1147 83 discriminator 4
 15535 3610 27EE277A 		vmul.f32	s14, s14, s15
 15536              		.loc 20 1147 120 discriminator 4
 15537 3614 694B     		ldr	r3, .L842
 15538 3616 D3ED377A 		vldr.32	s15, [r3, #220]
 15539              		.loc 20 1147 109 discriminator 4
 15540 361a 77EE277A 		vadd.f32	s15, s14, s15
 15541              		.loc 20 1147 7 discriminator 4
 15542 361e FCEEE77A 		vcvt.u32.f32	s15, s15
 15543 3622 17EE902A 		vmov	r2, s15	@ int
 15544 3626 4FF40021 		mov	r1, #524288
 15545 362a 6648     		ldr	r0, .L842+8
 15546 362c FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1148:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, (uint32_t)(foc1.svgen.Tc * foc1.data.halfP
 15547              		.loc 20 1148 79 discriminator 4
 15548 3630 624B     		ldr	r3, .L842
 15549 3632 93ED417A 		vldr.32	s14, [r3, #260]
 15550              		.loc 20 1148 94 discriminator 4
 15551 3636 614B     		ldr	r3, .L842
 15552 3638 D3ED377A 		vldr.32	s15, [r3, #220]
 15553              		.loc 20 1148 83 discriminator 4
 15554 363c 27EE277A 		vmul.f32	s14, s14, s15
 15555              		.loc 20 1148 120 discriminator 4
 15556 3640 5E4B     		ldr	r3, .L842
 15557 3642 D3ED377A 		vldr.32	s15, [r3, #220]
 15558              		.loc 20 1148 109 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 806


 15559 3646 77EE277A 		vadd.f32	s15, s14, s15
 15560              		.loc 20 1148 7 discriminator 4
 15561 364a FCEEE77A 		vcvt.u32.f32	s15, s15
 15562 364e 17EE902A 		vmov	r2, s15	@ int
 15563 3652 4FF48011 		mov	r1, #1048576
 15564 3656 5B48     		ldr	r0, .L842+8
 15565 3658 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1149:Src/main.c    ****       // calc BLDC motor model
1150:Src/main.c    ****       //ModelBLDC_Calc(&bldc1);
1151:Src/main.c    ****       // call datalogger
1152:Src/main.c    ****       dataLog.in1 = bldc1.tetaR;
 15566              		.loc 20 1152 26 discriminator 4
 15567 365c 584B     		ldr	r3, .L842+4
 15568 365e 5A6E     		ldr	r2, [r3, #100]	@ float
 15569              		.loc 20 1152 19 discriminator 4
 15570 3660 594B     		ldr	r3, .L842+12
 15571 3662 03F58153 		add	r3, r3, #4128
 15572 3666 1A60     		str	r2, [r3]	@ float
1153:Src/main.c    ****       dataLog.in2 = foc1.smo.tmp_Theta; //foc1.smo.Theta;
 15573              		.loc 20 1153 29 discriminator 4
 15574 3668 544B     		ldr	r3, .L842
 15575 366a D3F83022 		ldr	r2, [r3, #560]	@ float
 15576              		.loc 20 1153 19 discriminator 4
 15577 366e 564B     		ldr	r3, .L842+12
 15578 3670 03F58153 		add	r3, r3, #4128
 15579 3674 0433     		adds	r3, r3, #4
 15580 3676 1A60     		str	r2, [r3]	@ float
1154:Src/main.c    ****       dataLog.in3 = foc1.smo.Theta;
 15581              		.loc 20 1154 29 discriminator 4
 15582 3678 504B     		ldr	r3, .L842
 15583 367a D3F81822 		ldr	r2, [r3, #536]	@ float
 15584              		.loc 20 1154 19 discriminator 4
 15585 367e 524B     		ldr	r3, .L842+12
 15586 3680 03F58153 		add	r3, r3, #4128
 15587 3684 0833     		adds	r3, r3, #8
 15588 3686 1A60     		str	r2, [r3]	@ float
1155:Src/main.c    ****       dataLog.in4 = foc1.smo.tmp_Ebeta;
 15589              		.loc 20 1155 29 discriminator 4
 15590 3688 4C4B     		ldr	r3, .L842
 15591 368a D3F82C22 		ldr	r2, [r3, #556]	@ float
 15592              		.loc 20 1155 19 discriminator 4
 15593 368e 4E4B     		ldr	r3, .L842+12
 15594 3690 03F58153 		add	r3, r3, #4128
 15595 3694 0C33     		adds	r3, r3, #12
 15596 3696 1A60     		str	r2, [r3]	@ float
1156:Src/main.c    ****       datalogCalc(&dataLog);
 15597              		.loc 20 1156 7 discriminator 4
 15598 3698 4B48     		ldr	r0, .L842+12
 15599 369a FFF7FEFF 		bl	datalogCalc
1157:Src/main.c    ****       break;
 15600              		.loc 20 1157 7 discriminator 4
 15601 369e 01F00DBD 		b	.L608
 15602              	.L613:
1158:Src/main.c    ****     case RUN_CLOSEDLOOP_SPD:
1159:Src/main.c    ****       // Angle generator
1160:Src/main.c    ****       foc1.data.angle += foc1.data.freqStep * foc1.data.freq;
 15603              		.loc 20 1160 35
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 807


 15604 36a2 464B     		ldr	r3, .L842
 15605 36a4 93ED357A 		vldr.32	s14, [r3, #212]
 15606              		.loc 20 1160 56
 15607 36a8 444B     		ldr	r3, .L842
 15608 36aa D3ED347A 		vldr.32	s15, [r3, #208]
 15609              		.loc 20 1160 45
 15610 36ae 27EE277A 		vmul.f32	s14, s14, s15
 15611              		.loc 20 1160 23
 15612 36b2 424B     		ldr	r3, .L842
 15613 36b4 D3ED367A 		vldr.32	s15, [r3, #216]
 15614 36b8 77EE277A 		vadd.f32	s15, s14, s15
 15615 36bc 3F4B     		ldr	r3, .L842
 15616 36be C3ED367A 		vstr.32	s15, [r3, #216]
1161:Src/main.c    ****       if (foc1.data.angle < -MF_PI)
 15617              		.loc 20 1161 20
 15618 36c2 3E4B     		ldr	r3, .L842
 15619 36c4 D3ED367A 		vldr.32	s15, [r3, #216]
 15620              		.loc 20 1161 10
 15621 36c8 9FED407A 		vldr.32	s14, .L842+16
 15622 36cc F4EEC77A 		vcmpe.f32	s15, s14
 15623 36d0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 15624 36d4 0AD5     		bpl	.L789
1162:Src/main.c    ****         foc1.data.angle = foc1.data.angle + M_2PI;
 15625              		.loc 20 1162 36
 15626 36d6 394B     		ldr	r3, .L842
 15627 36d8 D3ED367A 		vldr.32	s15, [r3, #216]
 15628              		.loc 20 1162 43
 15629 36dc 9FED3C7A 		vldr.32	s14, .L842+20
 15630 36e0 77EE877A 		vadd.f32	s15, s15, s14
 15631              		.loc 20 1162 25
 15632 36e4 354B     		ldr	r3, .L842
 15633 36e6 C3ED367A 		vstr.32	s15, [r3, #216]
 15634 36ea 13E0     		b	.L691
 15635              	.L789:
1163:Src/main.c    ****       else if (foc1.data.angle > MF_PI)
 15636              		.loc 20 1163 25
 15637 36ec 334B     		ldr	r3, .L842
 15638 36ee D3ED367A 		vldr.32	s15, [r3, #216]
 15639              		.loc 20 1163 15
 15640 36f2 9FED387A 		vldr.32	s14, .L842+24
 15641 36f6 F4EEC77A 		vcmpe.f32	s15, s14
 15642 36fa F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 15643 36fe 09DD     		ble	.L691
1164:Src/main.c    ****         foc1.data.angle = foc1.data.angle - M_2PI;
 15644              		.loc 20 1164 36
 15645 3700 2E4B     		ldr	r3, .L842
 15646 3702 D3ED367A 		vldr.32	s15, [r3, #216]
 15647              		.loc 20 1164 43
 15648 3706 9FED327A 		vldr.32	s14, .L842+20
 15649 370a 77EEC77A 		vsub.f32	s15, s15, s14
 15650              		.loc 20 1164 25
 15651 370e 2B4B     		ldr	r3, .L842
 15652 3710 C3ED367A 		vstr.32	s15, [r3, #216]
 15653              	.L691:
1165:Src/main.c    ****       // calc sin/cos
1166:Src/main.c    ****       if (foc1.config.sim == 1)
 15654              		.loc 20 1166 22
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 808


 15655 3714 294B     		ldr	r3, .L842
 15656 3716 93F8E132 		ldrb	r3, [r3, #737]
 15657 371a DBB2     		uxtb	r3, r3
 15658              		.loc 20 1166 10
 15659 371c 012B     		cmp	r3, #1
 15660 371e 63D1     		bne	.L693
1167:Src/main.c    ****       {
1168:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(bldc1.tetaR)));
 15661              		.loc 20 1168 30
 15662 3720 274B     		ldr	r3, .L842+4
 15663 3722 D3ED197A 		vldr.32	s15, [r3, #100]
 15664 3726 9FED2C7A 		vldr.32	s14, .L842+28
 15665 372a 67EE877A 		vmul.f32	s15, s15, s14
 15666 372e FDEEE77A 		vcvt.s32.f32	s15, s15
 15667 3732 17EE900A 		vmov	r0, s15	@ int
 15668 3736 FFF7FEFF 		bl	utSinAbs
 15669 373a 07EE900A 		vmov	s15, r0	@ int
 15670 373e F8EEE77A 		vcvt.f32.s32	s15, s15
 15671 3742 9FED267A 		vldr.32	s14, .L842+32
 15672 3746 67EE877A 		vmul.f32	s15, s15, s14
 15673              		.loc 20 1168 28
 15674 374a 1C4B     		ldr	r3, .L842
 15675 374c C3ED1A7A 		vstr.32	s15, [r3, #104]
1169:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(bldc1.tetaR)));
 15676              		.loc 20 1169 30
 15677 3750 1B4B     		ldr	r3, .L842+4
 15678 3752 D3ED197A 		vldr.32	s15, [r3, #100]
 15679 3756 9FED207A 		vldr.32	s14, .L842+28
 15680 375a 67EE877A 		vmul.f32	s15, s15, s14
 15681 375e FDEEE77A 		vcvt.s32.f32	s15, s15
 15682 3762 17EE900A 		vmov	r0, s15	@ int
 15683 3766 FFF7FEFF 		bl	utCosAbs
 15684 376a 07EE900A 		vmov	s15, r0	@ int
 15685 376e F8EEE77A 		vcvt.f32.s32	s15, s15
 15686 3772 9FED1A7A 		vldr.32	s14, .L842+32
 15687 3776 67EE877A 		vmul.f32	s15, s15, s14
 15688              		.loc 20 1169 28
 15689 377a 104B     		ldr	r3, .L842
 15690 377c C3ED1B7A 		vstr.32	s15, [r3, #108]
1170:Src/main.c    ****         // clarke transform for phase currents
1171:Src/main.c    ****         foc1.data.isa = bldc1.isPhaseA;
 15691              		.loc 20 1171 30
 15692 3780 0F4B     		ldr	r3, .L842+4
 15693 3782 D3F8B030 		ldr	r3, [r3, #176]	@ float
 15694              		.loc 20 1171 23
 15695 3786 0D4A     		ldr	r2, .L842
 15696 3788 5364     		str	r3, [r2, #68]	@ float
1172:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 15697              		.loc 20 1172 44
 15698 378a 0D4B     		ldr	r3, .L842+4
 15699 378c D3ED2C7A 		vldr.32	s15, [r3, #176]
 15700              		.loc 20 1172 37
 15701 3790 9FED137A 		vldr.32	s14, .L842+36
 15702 3794 27EE877A 		vmul.f32	s14, s15, s14
 15703              		.loc 20 1172 75
 15704 3798 094B     		ldr	r3, .L842+4
 15705 379a D3ED2D7A 		vldr.32	s15, [r3, #180]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 809


 15706              		.loc 20 1172 68
 15707 379e DFED116A 		vldr.32	s13, .L842+40
 15708 37a2 67EEA67A 		vmul.f32	s15, s15, s13
 15709              		.loc 20 1172 54
 15710 37a6 77EE277A 		vadd.f32	s15, s14, s15
 15711              		.loc 20 1172 23
 15712 37aa 044B     		ldr	r3, .L842
 15713 37ac C3ED127A 		vstr.32	s15, [r3, #72]
1173:Src/main.c    ****         foc1.volt.DcBusVolt = bldc1.udc;
 15714              		.loc 20 1173 36
 15715 37b0 034B     		ldr	r3, .L842+4
 15716 37b2 9B6C     		ldr	r3, [r3, #72]	@ float
 15717              		.loc 20 1173 29
 15718 37b4 014A     		ldr	r2, .L842
 15719 37b6 C2F8A432 		str	r3, [r2, #676]	@ float
 15720 37ba 9FE0     		b	.L694
 15721              	.L843:
 15722              		.align	2
 15723              	.L842:
 15724 37bc 00000000 		.word	foc1
 15725 37c0 00000000 		.word	bldc1
 15726 37c4 00680140 		.word	1073833984
 15727 37c8 00000000 		.word	dataLog
 15728 37cc DB0F49C0 		.word	-1068953637
 15729 37d0 DB0FC940 		.word	1086918619
 15730 37d4 DB0F4940 		.word	1078530011
 15731 37d8 0000804B 		.word	1266679808
 15732 37dc 00008033 		.word	864026624
 15733 37e0 3ACD133F 		.word	1058262330
 15734 37e4 3ACD933F 		.word	1066650938
 15735              	.L693:
1174:Src/main.c    ****       }
1175:Src/main.c    ****       else if (foc1.config.sim == 0)
 15736              		.loc 20 1175 27
 15737 37e8 B14B     		ldr	r3, .L844
 15738 37ea 93F8E132 		ldrb	r3, [r3, #737]
 15739 37ee DBB2     		uxtb	r3, r3
 15740              		.loc 20 1175 15
 15741 37f0 002B     		cmp	r3, #0
 15742 37f2 40F08380 		bne	.L694
1176:Src/main.c    ****       {
1177:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(foc1.pll.AnglePll)));
 15743              		.loc 20 1177 30
 15744 37f6 AE4B     		ldr	r3, .L844
 15745 37f8 D3EDED7A 		vldr.32	s15, [r3, #948]
 15746 37fc 9FEDAD7A 		vldr.32	s14, .L844+4
 15747 3800 67EE877A 		vmul.f32	s15, s15, s14
 15748 3804 FDEEE77A 		vcvt.s32.f32	s15, s15
 15749 3808 17EE900A 		vmov	r0, s15	@ int
 15750 380c FFF7FEFF 		bl	utSinAbs
 15751 3810 07EE900A 		vmov	s15, r0	@ int
 15752 3814 F8EEE77A 		vcvt.f32.s32	s15, s15
 15753 3818 9FEDA77A 		vldr.32	s14, .L844+8
 15754 381c 67EE877A 		vmul.f32	s15, s15, s14
 15755              		.loc 20 1177 28
 15756 3820 A34B     		ldr	r3, .L844
 15757 3822 C3ED1A7A 		vstr.32	s15, [r3, #104]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 810


1178:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(foc1.pll.AnglePll)));
 15758              		.loc 20 1178 30
 15759 3826 A24B     		ldr	r3, .L844
 15760 3828 D3EDED7A 		vldr.32	s15, [r3, #948]
 15761 382c 9FEDA17A 		vldr.32	s14, .L844+4
 15762 3830 67EE877A 		vmul.f32	s15, s15, s14
 15763 3834 FDEEE77A 		vcvt.s32.f32	s15, s15
 15764 3838 17EE900A 		vmov	r0, s15	@ int
 15765 383c FFF7FEFF 		bl	utCosAbs
 15766 3840 07EE900A 		vmov	s15, r0	@ int
 15767 3844 F8EEE77A 		vcvt.f32.s32	s15, s15
 15768 3848 9FED9B7A 		vldr.32	s14, .L844+8
 15769 384c 67EE877A 		vmul.f32	s15, s15, s14
 15770              		.loc 20 1178 28
 15771 3850 974B     		ldr	r3, .L844
 15772 3852 C3ED1B7A 		vstr.32	s15, [r3, #108]
1179:Src/main.c    ****         // clarke transform for phase currents
1180:Src/main.c    ****         foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data.o
 15773              		.loc 20 1180 33
 15774 3856 994B     		ldr	r3, .L844+12
 15775 3858 1B68     		ldr	r3, [r3]
 15776              		.loc 20 1180 39
 15777 385a 07EE903A 		vmov	s15, r3	@ int
 15778 385e F8EEE77A 		vcvt.f32.s32	s15, s15
 15779 3862 9FED977A 		vldr.32	s14, .L844+16
 15780 3866 27EE877A 		vmul.f32	s14, s15, s14
 15781              		.loc 20 1180 65
 15782 386a 914B     		ldr	r3, .L844
 15783 386c D3EDBE7A 		vldr.32	s15, [r3, #760]
 15784              		.loc 20 1180 52
 15785 3870 27EE277A 		vmul.f32	s14, s14, s15
 15786              		.loc 20 1180 98
 15787 3874 8E4B     		ldr	r3, .L844
 15788 3876 D3ED317A 		vldr.32	s15, [r3, #196]
 15789              		.loc 20 1180 87
 15790 387a 77EE677A 		vsub.f32	s15, s14, s15
 15791              		.loc 20 1180 23
 15792 387e 8C4B     		ldr	r3, .L844
 15793 3880 C3ED117A 		vstr.32	s15, [r3, #68]
1181:Src/main.c    ****         foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.da
 15794              		.loc 20 1181 37
 15795 3884 8D4B     		ldr	r3, .L844+12
 15796 3886 5B68     		ldr	r3, [r3, #4]
 15797              		.loc 20 1181 43
 15798 3888 07EE903A 		vmov	s15, r3	@ int
 15799 388c F8EEE77A 		vcvt.f32.s32	s15, s15
 15800 3890 9FED8B7A 		vldr.32	s14, .L844+16
 15801 3894 27EE877A 		vmul.f32	s14, s15, s14
 15802              		.loc 20 1181 69
 15803 3898 854B     		ldr	r3, .L844
 15804 389a D3EDBE7A 		vldr.32	s15, [r3, #760]
 15805              		.loc 20 1181 56
 15806 389e 27EE277A 		vmul.f32	s14, s14, s15
 15807              		.loc 20 1181 102
 15808 38a2 834B     		ldr	r3, .L844
 15809 38a4 D3ED327A 		vldr.32	s15, [r3, #200]
 15810              		.loc 20 1181 91
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 811


 15811 38a8 77EE677A 		vsub.f32	s15, s14, s15
 15812              		.loc 20 1181 27
 15813 38ac 804B     		ldr	r3, .L844
 15814 38ae C3ED197A 		vstr.32	s15, [r3, #100]
1182:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 15815              		.loc 20 1182 48
 15816 38b2 7F4B     		ldr	r3, .L844
 15817 38b4 D3ED117A 		vldr.32	s15, [r3, #68]
 15818              		.loc 20 1182 37
 15819 38b8 9FED827A 		vldr.32	s14, .L844+20
 15820 38bc 27EE877A 		vmul.f32	s14, s15, s14
 15821              		.loc 20 1182 78
 15822 38c0 7B4B     		ldr	r3, .L844
 15823 38c2 D3ED197A 		vldr.32	s15, [r3, #100]
 15824              		.loc 20 1182 67
 15825 38c6 DFED806A 		vldr.32	s13, .L844+24
 15826 38ca 67EEA67A 		vmul.f32	s15, s15, s13
 15827              		.loc 20 1182 53
 15828 38ce 77EE277A 		vadd.f32	s15, s14, s15
 15829              		.loc 20 1182 23
 15830 38d2 774B     		ldr	r3, .L844
 15831 38d4 C3ED127A 		vstr.32	s15, [r3, #72]
1183:Src/main.c    ****         foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 15832              		.loc 20 1183 45
 15833 38d8 784B     		ldr	r3, .L844+12
 15834 38da 9B69     		ldr	r3, [r3, #24]
 15835              		.loc 20 1183 31
 15836 38dc 07EE903A 		vmov	s15, r3	@ int
 15837 38e0 F8EEE77A 		vcvt.f32.s32	s15, s15
 15838              		.loc 20 1183 51
 15839 38e4 9FED767A 		vldr.32	s14, .L844+16
 15840 38e8 27EE877A 		vmul.f32	s14, s15, s14
 15841              		.loc 20 1183 77
 15842 38ec 704B     		ldr	r3, .L844
 15843 38ee D3EDBF7A 		vldr.32	s15, [r3, #764]
 15844              		.loc 20 1183 64
 15845 38f2 67EE277A 		vmul.f32	s15, s14, s15
 15846              		.loc 20 1183 29
 15847 38f6 6E4B     		ldr	r3, .L844
 15848 38f8 C3EDA97A 		vstr.32	s15, [r3, #676]
 15849              	.L694:
1184:Src/main.c    ****       }
1185:Src/main.c    ****       // PARK transform for phase currents
1186:Src/main.c    ****       foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 15850              		.loc 20 1186 32
 15851 38fc 6C4B     		ldr	r3, .L844
 15852 38fe 93ED117A 		vldr.32	s14, [r3, #68]
 15853              		.loc 20 1186 48
 15854 3902 6B4B     		ldr	r3, .L844
 15855 3904 D3ED1B7A 		vldr.32	s15, [r3, #108]
 15856              		.loc 20 1186 37
 15857 3908 27EE277A 		vmul.f32	s14, s14, s15
 15858              		.loc 20 1186 69
 15859 390c 684B     		ldr	r3, .L844
 15860 390e D3ED126A 		vldr.32	s13, [r3, #72]
 15861              		.loc 20 1186 85
 15862 3912 674B     		ldr	r3, .L844
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 812


 15863 3914 D3ED1A7A 		vldr.32	s15, [r3, #104]
 15864              		.loc 20 1186 74
 15865 3918 66EEA77A 		vmul.f32	s15, s13, s15
 15866              		.loc 20 1186 58
 15867 391c 77EE277A 		vadd.f32	s15, s14, s15
 15868              		.loc 20 1186 21
 15869 3920 634B     		ldr	r3, .L844
 15870 3922 C3ED137A 		vstr.32	s15, [r3, #76]
1187:Src/main.c    ****       foc1.data.isq = -foc1.data.isa * foc1.data.sinTheta + foc1.data.isb * foc1.data.cosTheta;
 15871              		.loc 20 1187 33
 15872 3926 624B     		ldr	r3, .L844
 15873 3928 D3ED117A 		vldr.32	s15, [r3, #68]
 15874              		.loc 20 1187 23
 15875 392c B1EE677A 		vneg.f32	s14, s15
 15876              		.loc 20 1187 49
 15877 3930 5F4B     		ldr	r3, .L844
 15878 3932 D3ED1A7A 		vldr.32	s15, [r3, #104]
 15879              		.loc 20 1187 38
 15880 3936 27EE277A 		vmul.f32	s14, s14, s15
 15881              		.loc 20 1187 70
 15882 393a 5D4B     		ldr	r3, .L844
 15883 393c D3ED126A 		vldr.32	s13, [r3, #72]
 15884              		.loc 20 1187 86
 15885 3940 5B4B     		ldr	r3, .L844
 15886 3942 D3ED1B7A 		vldr.32	s15, [r3, #108]
 15887              		.loc 20 1187 75
 15888 3946 66EEA77A 		vmul.f32	s15, s13, s15
 15889              		.loc 20 1187 59
 15890 394a 77EE277A 		vadd.f32	s15, s14, s15
 15891              		.loc 20 1187 21
 15892 394e 584B     		ldr	r3, .L844
 15893 3950 C3ED147A 		vstr.32	s15, [r3, #80]
1188:Src/main.c    ****       // Filtered data
1189:Src/main.c    ****       foc1.lpf_id.in = foc1.data.isd;
 15894              		.loc 20 1189 33
 15895 3954 564B     		ldr	r3, .L844
 15896 3956 DB6C     		ldr	r3, [r3, #76]	@ float
 15897              		.loc 20 1189 22
 15898 3958 554A     		ldr	r2, .L844
 15899 395a C2F8D033 		str	r3, [r2, #976]	@ float
1190:Src/main.c    ****       foc1.lpf_iq.in = foc1.data.isq;
 15900              		.loc 20 1190 33
 15901 395e 544B     		ldr	r3, .L844
 15902 3960 1B6D     		ldr	r3, [r3, #80]	@ float
 15903              		.loc 20 1190 22
 15904 3962 534A     		ldr	r2, .L844
 15905 3964 C2F8E033 		str	r3, [r2, #992]	@ float
1191:Src/main.c    ****       foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 15906              		.loc 20 1191 34
 15907 3968 514B     		ldr	r3, .L844
 15908 396a D3F8A432 		ldr	r3, [r3, #676]	@ float
 15909              		.loc 20 1191 23
 15910 396e 504A     		ldr	r2, .L844
 15911 3970 C2F8F033 		str	r3, [r2, #1008]	@ float
1192:Src/main.c    ****       LPF_calc(&foc1.lpf_id);
 15912              		.loc 20 1192 7
 15913 3974 5548     		ldr	r0, .L844+28
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 813


 15914 3976 FFF7FEFF 		bl	LPF_calc
1193:Src/main.c    ****       LPF_calc(&foc1.lpf_iq);
 15915              		.loc 20 1193 7
 15916 397a 5548     		ldr	r0, .L844+32
 15917 397c FFF7FEFF 		bl	LPF_calc
1194:Src/main.c    ****       LPF_calc(&foc1.lpf_vdc);
 15918              		.loc 20 1194 7
 15919 3980 5448     		ldr	r0, .L844+36
 15920 3982 FFF7FEFF 		bl	LPF_calc
1195:Src/main.c    ****       //foc1.data.isd = lpf_id.out;
1196:Src/main.c    ****       //foc1.data.isq = lpf_iq.out;
1197:Src/main.c    ****       foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 15921              		.loc 20 1197 41
 15922 3986 4A4B     		ldr	r3, .L844
 15923 3988 D3F8F833 		ldr	r3, [r3, #1016]	@ float
 15924              		.loc 20 1197 27
 15925 398c 484A     		ldr	r2, .L844
 15926 398e C2F8A432 		str	r3, [r2, #676]	@ float
1198:Src/main.c    **** 
1199:Src/main.c    ****       // calc PI speed controller
1200:Src/main.c    ****       // ramp speed reference
1201:Src/main.c    ****       // foc1.data.speedRef = (pwmInputValue > 100) ? (float)pwmInputValue * 0.24414f : 0.f;
1202:Src/main.c    ****       // foc1.driveState = (pwmInputValue > 100) ? foc1.driveState : STOP;
1203:Src/main.c    ****       // foc1.data.speedRef = (LL_GPIO_IsInputPinSet(DIR_GPIO_Port, DIR_Pin) == 1) ? -foc1.data.spe
1204:Src/main.c    **** 
1205:Src/main.c    ****       if (foc1.pi_spd.Ref < (foc1.data.speedRef - foc1.config.tS)) // add some hysteresys
 15927              		.loc 20 1205 22
 15928 3992 474B     		ldr	r3, .L844
 15929 3994 93ED667A 		vldr.32	s14, [r3, #408]
 15930              		.loc 20 1205 39
 15931 3998 454B     		ldr	r3, .L844
 15932 399a D3ED076A 		vldr.32	s13, [r3, #28]
 15933              		.loc 20 1205 62
 15934 399e 444B     		ldr	r3, .L844
 15935 39a0 D3EDBD7A 		vldr.32	s15, [r3, #756]
 15936              		.loc 20 1205 49
 15937 39a4 76EEE77A 		vsub.f32	s15, s13, s15
 15938              		.loc 20 1205 10
 15939 39a8 B4EEE77A 		vcmpe.f32	s14, s15
 15940 39ac F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 15941 39b0 0FD5     		bpl	.L695
1206:Src/main.c    ****       {
1207:Src/main.c    ****         foc1.pi_spd.Ref += foc1.config.tS * foc1.data.spdRmp; // ramp rate: rad/s/s
 15942              		.loc 20 1207 39
 15943 39b2 3F4B     		ldr	r3, .L844
 15944 39b4 93EDBD7A 		vldr.32	s14, [r3, #756]
 15945              		.loc 20 1207 54
 15946 39b8 3D4B     		ldr	r3, .L844
 15947 39ba D3ED097A 		vldr.32	s15, [r3, #36]
 15948              		.loc 20 1207 43
 15949 39be 27EE277A 		vmul.f32	s14, s14, s15
 15950              		.loc 20 1207 25
 15951 39c2 3B4B     		ldr	r3, .L844
 15952 39c4 D3ED667A 		vldr.32	s15, [r3, #408]
 15953 39c8 77EE277A 		vadd.f32	s15, s14, s15
 15954 39cc 384B     		ldr	r3, .L844
 15955 39ce C3ED667A 		vstr.32	s15, [r3, #408]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 814


 15956              	.L695:
1208:Src/main.c    ****       }
1209:Src/main.c    ****       if (foc1.pi_spd.Ref > (foc1.data.speedRef + foc1.config.tS))
 15957              		.loc 20 1209 22
 15958 39d2 374B     		ldr	r3, .L844
 15959 39d4 93ED667A 		vldr.32	s14, [r3, #408]
 15960              		.loc 20 1209 39
 15961 39d8 354B     		ldr	r3, .L844
 15962 39da D3ED076A 		vldr.32	s13, [r3, #28]
 15963              		.loc 20 1209 62
 15964 39de 344B     		ldr	r3, .L844
 15965 39e0 D3EDBD7A 		vldr.32	s15, [r3, #756]
 15966              		.loc 20 1209 49
 15967 39e4 76EEA77A 		vadd.f32	s15, s13, s15
 15968              		.loc 20 1209 10
 15969 39e8 B4EEE77A 		vcmpe.f32	s14, s15
 15970 39ec F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 15971 39f0 0FDD     		ble	.L697
1210:Src/main.c    ****       {
1211:Src/main.c    ****         foc1.pi_spd.Ref -= foc1.config.tS * foc1.data.spdRmp; // ramp rate: rad/s/s
 15972              		.loc 20 1211 39
 15973 39f2 2F4B     		ldr	r3, .L844
 15974 39f4 93EDBD7A 		vldr.32	s14, [r3, #756]
 15975              		.loc 20 1211 54
 15976 39f8 2D4B     		ldr	r3, .L844
 15977 39fa D3ED097A 		vldr.32	s15, [r3, #36]
 15978              		.loc 20 1211 43
 15979 39fe 67EE277A 		vmul.f32	s15, s14, s15
 15980              		.loc 20 1211 25
 15981 3a02 2B4B     		ldr	r3, .L844
 15982 3a04 93ED667A 		vldr.32	s14, [r3, #408]
 15983 3a08 77EE677A 		vsub.f32	s15, s14, s15
 15984 3a0c 284B     		ldr	r3, .L844
 15985 3a0e C3ED667A 		vstr.32	s15, [r3, #408]
 15986              	.L697:
1212:Src/main.c    ****       }
1213:Src/main.c    ****       foc1.data.spdLoopCntr++;
 15987              		.loc 20 1213 16
 15988 3a12 274B     		ldr	r3, .L844
 15989 3a14 93F8C030 		ldrb	r3, [r3, #192]
 15990 3a18 DBB2     		uxtb	r3, r3
 15991              		.loc 20 1213 28
 15992 3a1a 0133     		adds	r3, r3, #1
 15993 3a1c DAB2     		uxtb	r2, r3
 15994 3a1e 244B     		ldr	r3, .L844
 15995 3a20 83F8C020 		strb	r2, [r3, #192]
1214:Src/main.c    ****       if (foc1.data.spdLoopCntr >= 10)
 15996              		.loc 20 1214 20
 15997 3a24 224B     		ldr	r3, .L844
 15998 3a26 93F8C030 		ldrb	r3, [r3, #192]
 15999 3a2a DBB2     		uxtb	r3, r3
 16000              		.loc 20 1214 10
 16001 3a2c 092B     		cmp	r3, #9
 16002 3a2e 5CD9     		bls	.L699
1215:Src/main.c    ****       {
1216:Src/main.c    ****         foc1.data.spdLoopCntr = 0;
 16003              		.loc 20 1216 31
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 815


 16004 3a30 1F4B     		ldr	r3, .L844
 16005 3a32 0022     		movs	r2, #0
 16006 3a34 83F8C020 		strb	r2, [r3, #192]
1217:Src/main.c    ****         foc1.pi_spd.Fdb = (foc1.config.sim == 1) ? bldc1.omega_rpm : foc1.pll.SpeedPll;
 16007              		.loc 20 1217 39
 16008 3a38 1D4B     		ldr	r3, .L844
 16009 3a3a 93F8E132 		ldrb	r3, [r3, #737]
 16010 3a3e DBB2     		uxtb	r3, r3
 16011              		.loc 20 1217 68
 16012 3a40 012B     		cmp	r3, #1
 16013 3a42 02D1     		bne	.L700
 16014              		.loc 20 1217 68 is_stmt 0 discriminator 1
 16015 3a44 244B     		ldr	r3, .L844+40
 16016 3a46 1B6D     		ldr	r3, [r3, #80]	@ float
 16017 3a48 02E0     		b	.L701
 16018              	.L700:
 16019              		.loc 20 1217 68 discriminator 2
 16020 3a4a 194B     		ldr	r3, .L844
 16021 3a4c D3F8B033 		ldr	r3, [r3, #944]	@ float
 16022              	.L701:
 16023              		.loc 20 1217 25 is_stmt 1 discriminator 4
 16024 3a50 174A     		ldr	r2, .L844
 16025 3a52 C2F89C31 		str	r3, [r2, #412]	@ float
1218:Src/main.c    ****         foc1.calc.pi_reg(&foc1.pi_spd);
 16026              		.loc 20 1218 18 discriminator 4
 16027 3a56 164B     		ldr	r3, .L844
 16028 3a58 D3F80034 		ldr	r3, [r3, #1024]
 16029              		.loc 20 1218 9 discriminator 4
 16030 3a5c 1F48     		ldr	r0, .L844+44
 16031 3a5e 9847     		blx	r3
 16032              	.LVL42:
1219:Src/main.c    ****         foc1.pi_spd.Out = (foc1.pi_spd.Ref <= 5.f && foc1.pi_spd.Ref >= -5.f) ? 0.f : foc1.pi_spd.O
 16033              		.loc 20 1219 39 discriminator 4
 16034 3a60 134B     		ldr	r3, .L844
 16035 3a62 D3ED667A 		vldr.32	s15, [r3, #408]
 16036              		.loc 20 1219 44 discriminator 4
 16037 3a66 B1EE047A 		vmov.f32	s14, #5.0e+0
 16038 3a6a F4EEC77A 		vcmpe.f32	s15, s14
 16039 3a6e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 16040 3a72 94BF     		ite	ls
 16041 3a74 0123     		movls	r3, #1
 16042 3a76 0023     		movhi	r3, #0
 16043 3a78 DBB2     		uxtb	r3, r3
 16044 3a7a 83F00103 		eor	r3, r3, #1
 16045 3a7e DBB2     		uxtb	r3, r3
 16046              		.loc 20 1219 85 discriminator 4
 16047 3a80 002B     		cmp	r3, #0
 16048 3a82 11D1     		bne	.L702
 16049              		.loc 20 1219 65 discriminator 2
 16050 3a84 0A4B     		ldr	r3, .L844
 16051 3a86 D3ED667A 		vldr.32	s15, [r3, #408]
 16052              		.loc 20 1219 70 discriminator 2
 16053 3a8a B9EE047A 		vmov.f32	s14, #-5.0e+0
 16054 3a8e F4EEC77A 		vcmpe.f32	s15, s14
 16055 3a92 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 16056 3a96 ACBF     		ite	ge
 16057 3a98 0123     		movge	r3, #1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 816


 16058 3a9a 0023     		movlt	r3, #0
 16059 3a9c DBB2     		uxtb	r3, r3
 16060 3a9e 83F00103 		eor	r3, r3, #1
 16061 3aa2 DBB2     		uxtb	r3, r3
 16062              		.loc 20 1219 51 discriminator 2
 16063 3aa4 002B     		cmp	r3, #0
 16064 3aa6 1BD0     		beq	.L703
 16065              	.L702:
 16066              		.loc 20 1219 85 discriminator 3
 16067 3aa8 014B     		ldr	r3, .L844
 16068 3aaa D3F8C031 		ldr	r3, [r3, #448]	@ float
 16069 3aae 19E0     		b	.L704
 16070              	.L845:
 16071              		.align	2
 16072              	.L844:
 16073 3ab0 00000000 		.word	foc1
 16074 3ab4 0000804B 		.word	1266679808
 16075 3ab8 00008033 		.word	864026624
 16076 3abc 00000000 		.word	adcData
 16077 3ac0 F8078039 		.word	964691960
 16078 3ac4 3ACD133F 		.word	1058262330
 16079 3ac8 3ACD933F 		.word	1066650938
 16080 3acc D0030000 		.word	foc1+976
 16081 3ad0 E0030000 		.word	foc1+992
 16082 3ad4 F0030000 		.word	foc1+1008
 16083 3ad8 00000000 		.word	bldc1
 16084 3adc 98010000 		.word	foc1+408
 16085              	.L703:
 16086              		.loc 20 1219 85 is_stmt 0 discriminator 4
 16087 3ae0 4FF00003 		mov	r3, #0
 16088              	.L704:
 16089              		.loc 20 1219 25 is_stmt 1 discriminator 6
 16090 3ae4 374A     		ldr	r2, .L846
 16091 3ae6 C2F8C031 		str	r3, [r2, #448]	@ float
 16092              	.L699:
1220:Src/main.c    ****       }
1221:Src/main.c    ****       // calc PI current controllers for D/Q axis
1222:Src/main.c    ****       foc1.pi_iq.Ref = foc1.pi_spd.Out;
 16093              		.loc 20 1222 35
 16094 3aea 364B     		ldr	r3, .L846
 16095 3aec D3F8C031 		ldr	r3, [r3, #448]	@ float
 16096              		.loc 20 1222 22
 16097 3af0 344A     		ldr	r2, .L846
 16098 3af2 C2F85831 		str	r3, [r2, #344]	@ float
1223:Src/main.c    ****       foc1.pi_id.Ref = foc1.data.idRef;
 16099              		.loc 20 1223 33
 16100 3af6 334B     		ldr	r3, .L846
 16101 3af8 1B69     		ldr	r3, [r3, #16]	@ float
 16102              		.loc 20 1223 22
 16103 3afa 324A     		ldr	r2, .L846
 16104 3afc C2F81831 		str	r3, [r2, #280]	@ float
1224:Src/main.c    ****       //foc1.pi_iq.Ref = foc1.data.iqRef;
1225:Src/main.c    ****       foc1.pi_id.Fdb = foc1.data.isd;
 16105              		.loc 20 1225 33
 16106 3b00 304B     		ldr	r3, .L846
 16107 3b02 DB6C     		ldr	r3, [r3, #76]	@ float
 16108              		.loc 20 1225 22
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 817


 16109 3b04 2F4A     		ldr	r2, .L846
 16110 3b06 C2F81C31 		str	r3, [r2, #284]	@ float
1226:Src/main.c    ****       foc1.pi_iq.Fdb = foc1.data.isq;
 16111              		.loc 20 1226 33
 16112 3b0a 2E4B     		ldr	r3, .L846
 16113 3b0c 1B6D     		ldr	r3, [r3, #80]	@ float
 16114              		.loc 20 1226 22
 16115 3b0e 2D4A     		ldr	r2, .L846
 16116 3b10 C2F85C31 		str	r3, [r2, #348]	@ float
1227:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_id);
 16117              		.loc 20 1227 16
 16118 3b14 2B4B     		ldr	r3, .L846
 16119 3b16 D3F80034 		ldr	r3, [r3, #1024]
 16120              		.loc 20 1227 7
 16121 3b1a 2B48     		ldr	r0, .L846+4
 16122 3b1c 9847     		blx	r3
 16123              	.LVL43:
1228:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_iq);
 16124              		.loc 20 1228 16
 16125 3b1e 294B     		ldr	r3, .L846
 16126 3b20 D3F80034 		ldr	r3, [r3, #1024]
 16127              		.loc 20 1228 7
 16128 3b24 2948     		ldr	r0, .L846+8
 16129 3b26 9847     		blx	r3
 16130              	.LVL44:
1229:Src/main.c    ****       // feed-forward axis decoupling
1230:Src/main.c    ****       if (foc1.config.axisDecEn == 1)
 16131              		.loc 20 1230 22
 16132 3b28 264B     		ldr	r3, .L846
 16133 3b2a 93F8E232 		ldrb	r3, [r3, #738]
 16134 3b2e DBB2     		uxtb	r3, r3
 16135              		.loc 20 1230 10
 16136 3b30 012B     		cmp	r3, #1
 16137 3b32 4DD1     		bne	.L705
1231:Src/main.c    ****       {
1232:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 16138              		.loc 20 1232 35
 16139 3b34 234B     		ldr	r3, .L846
 16140 3b36 D3F84031 		ldr	r3, [r3, #320]	@ float
 16141              		.loc 20 1232 23
 16142 3b3a 224A     		ldr	r2, .L846
 16143 3b3c C2F8CC32 		str	r3, [r2, #716]	@ float
1233:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 16144              		.loc 20 1233 35
 16145 3b40 204B     		ldr	r3, .L846
 16146 3b42 D3F88031 		ldr	r3, [r3, #384]	@ float
 16147              		.loc 20 1233 23
 16148 3b46 1F4A     		ldr	r2, .L846
 16149 3b48 C2F8D032 		str	r3, [r2, #720]	@ float
1234:Src/main.c    ****         foc1.data.udDec = foc1.data.isq * foc1.pll.SpeedPll * foc1.config.Lq;
 16150              		.loc 20 1234 36
 16151 3b4c 1D4B     		ldr	r3, .L846
 16152 3b4e 93ED147A 		vldr.32	s14, [r3, #80]
 16153              		.loc 20 1234 51
 16154 3b52 1C4B     		ldr	r3, .L846
 16155 3b54 D3EDEC7A 		vldr.32	s15, [r3, #944]
 16156              		.loc 20 1234 41
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 818


 16157 3b58 27EE277A 		vmul.f32	s14, s14, s15
 16158              		.loc 20 1234 74
 16159 3b5c 194B     		ldr	r3, .L846
 16160 3b5e D3EDC47A 		vldr.32	s15, [r3, #784]
 16161              		.loc 20 1234 61
 16162 3b62 67EE277A 		vmul.f32	s15, s14, s15
 16163              		.loc 20 1234 25
 16164 3b66 174B     		ldr	r3, .L846
 16165 3b68 C3ED157A 		vstr.32	s15, [r3, #84]
1235:Src/main.c    ****         foc1.data.uqDec = foc1.pll.SpeedPll * (foc1.data.isd * foc1.config.Ld + foc1.flux.fluxLeaka
 16166              		.loc 20 1235 35
 16167 3b6c 154B     		ldr	r3, .L846
 16168 3b6e 93EDEC7A 		vldr.32	s14, [r3, #944]
 16169              		.loc 20 1235 57
 16170 3b72 144B     		ldr	r3, .L846
 16171 3b74 D3ED136A 		vldr.32	s13, [r3, #76]
 16172              		.loc 20 1235 75
 16173 3b78 124B     		ldr	r3, .L846
 16174 3b7a D3EDC37A 		vldr.32	s15, [r3, #780]
 16175              		.loc 20 1235 62
 16176 3b7e 66EEA76A 		vmul.f32	s13, s13, s15
 16177              		.loc 20 1235 90
 16178 3b82 104B     		ldr	r3, .L846
 16179 3b84 D3EDA17A 		vldr.32	s15, [r3, #644]
 16180              		.loc 20 1235 79
 16181 3b88 76EEA77A 		vadd.f32	s15, s13, s15
 16182              		.loc 20 1235 45
 16183 3b8c 67EE277A 		vmul.f32	s15, s14, s15
 16184              		.loc 20 1235 25
 16185 3b90 0C4B     		ldr	r3, .L846
 16186 3b92 C3ED167A 		vstr.32	s15, [r3, #88]
1236:Src/main.c    ****         foc1.volt.usd -= foc1.data.udDec;
 16187              		.loc 20 1236 35
 16188 3b96 0B4B     		ldr	r3, .L846
 16189 3b98 D3ED157A 		vldr.32	s15, [r3, #84]
 16190              		.loc 20 1236 23
 16191 3b9c 094B     		ldr	r3, .L846
 16192 3b9e 93EDB37A 		vldr.32	s14, [r3, #716]
 16193 3ba2 77EE677A 		vsub.f32	s15, s14, s15
 16194 3ba6 074B     		ldr	r3, .L846
 16195 3ba8 C3EDB37A 		vstr.32	s15, [r3, #716]
1237:Src/main.c    ****         foc1.volt.usq += foc1.data.uqDec;
 16196              		.loc 20 1237 35
 16197 3bac 054B     		ldr	r3, .L846
 16198 3bae 93ED167A 		vldr.32	s14, [r3, #88]
 16199              		.loc 20 1237 23
 16200 3bb2 044B     		ldr	r3, .L846
 16201 3bb4 D3EDB47A 		vldr.32	s15, [r3, #720]
 16202 3bb8 77EE277A 		vadd.f32	s15, s14, s15
 16203 3bbc 014B     		ldr	r3, .L846
 16204 3bbe C3EDB47A 		vstr.32	s15, [r3, #720]
 16205 3bc2 11E0     		b	.L706
 16206              	.L847:
 16207              		.align	2
 16208              	.L846:
 16209 3bc4 00000000 		.word	foc1
 16210 3bc8 18010000 		.word	foc1+280
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 819


 16211 3bcc 58010000 		.word	foc1+344
 16212              	.L705:
1238:Src/main.c    ****       }
1239:Src/main.c    ****       else
1240:Src/main.c    ****       {
1241:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 16213              		.loc 20 1241 35
 16214 3bd0 A14B     		ldr	r3, .L848
 16215 3bd2 D3F84031 		ldr	r3, [r3, #320]	@ float
 16216              		.loc 20 1241 23
 16217 3bd6 A04A     		ldr	r2, .L848
 16218 3bd8 C2F8CC32 		str	r3, [r2, #716]	@ float
1242:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 16219              		.loc 20 1242 35
 16220 3bdc 9E4B     		ldr	r3, .L848
 16221 3bde D3F88031 		ldr	r3, [r3, #384]	@ float
 16222              		.loc 20 1242 23
 16223 3be2 9D4A     		ldr	r2, .L848
 16224 3be4 C2F8D032 		str	r3, [r2, #720]	@ float
 16225              	.L706:
1243:Src/main.c    ****       }
1244:Src/main.c    ****       // Saturation
1245:Src/main.c    ****       foc1.volt.vMagMax = foc1.volt.dutyMax * ONE_BY_SQRT3 * foc1.volt.DcBusVolt;
 16226              		.loc 20 1245 36
 16227 3be8 9B4B     		ldr	r3, .L848
 16228 3bea D3EDB67A 		vldr.32	s15, [r3, #728]
 16229              		.loc 20 1245 45
 16230 3bee 9FED9B7A 		vldr.32	s14, .L848+4
 16231 3bf2 27EE877A 		vmul.f32	s14, s15, s14
 16232              		.loc 20 1245 71
 16233 3bf6 984B     		ldr	r3, .L848
 16234 3bf8 D3EDA97A 		vldr.32	s15, [r3, #676]
 16235              		.loc 20 1245 60
 16236 3bfc 67EE277A 		vmul.f32	s15, s14, s15
 16237              		.loc 20 1245 25
 16238 3c00 954B     		ldr	r3, .L848
 16239 3c02 C3EDB57A 		vstr.32	s15, [r3, #724]
1246:Src/main.c    ****       utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMax)
 16240              		.loc 20 1246 7
 16241 3c06 944B     		ldr	r3, .L848
 16242 3c08 D3EDB57A 		vldr.32	s15, [r3, #724]
 16243 3c0c B0EE670A 		vmov.f32	s0, s15
 16244 3c10 9349     		ldr	r1, .L848+8
 16245 3c12 9448     		ldr	r0, .L848+12
 16246 3c14 FFF7FEFF 		bl	utils_saturate_vector_2d
1247:Src/main.c    ****       foc1.volt.usd = foc1.volt.usd / (foc1.volt.DcBusVolt);
 16247              		.loc 20 1247 32
 16248 3c18 8F4B     		ldr	r3, .L848
 16249 3c1a D3EDB36A 		vldr.32	s13, [r3, #716]
 16250              		.loc 20 1247 49
 16251 3c1e 8E4B     		ldr	r3, .L848
 16252 3c20 93EDA97A 		vldr.32	s14, [r3, #676]
 16253              		.loc 20 1247 37
 16254 3c24 C6EE877A 		vdiv.f32	s15, s13, s14
 16255              		.loc 20 1247 21
 16256 3c28 8B4B     		ldr	r3, .L848
 16257 3c2a C3EDB37A 		vstr.32	s15, [r3, #716]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 820


1248:Src/main.c    ****       foc1.volt.usq = foc1.volt.usq / (foc1.volt.DcBusVolt);
 16258              		.loc 20 1248 32
 16259 3c2e 8A4B     		ldr	r3, .L848
 16260 3c30 D3EDB46A 		vldr.32	s13, [r3, #720]
 16261              		.loc 20 1248 49
 16262 3c34 884B     		ldr	r3, .L848
 16263 3c36 93EDA97A 		vldr.32	s14, [r3, #676]
 16264              		.loc 20 1248 37
 16265 3c3a C6EE877A 		vdiv.f32	s15, s13, s14
 16266              		.loc 20 1248 21
 16267 3c3e 864B     		ldr	r3, .L848
 16268 3c40 C3EDB47A 		vstr.32	s15, [r3, #720]
1249:Src/main.c    ****       // calc phase voltages
1250:Src/main.c    ****       foc1.volt.MfuncV1 = foc1.svgen.Ta;
 16269              		.loc 20 1250 37
 16270 3c44 844B     		ldr	r3, .L848
 16271 3c46 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 16272              		.loc 20 1250 25
 16273 3c4a 834A     		ldr	r2, .L848
 16274 3c4c C2F8A832 		str	r3, [r2, #680]	@ float
1251:Src/main.c    ****       foc1.volt.MfuncV2 = foc1.svgen.Tb;
 16275              		.loc 20 1251 37
 16276 3c50 814B     		ldr	r3, .L848
 16277 3c52 D3F80031 		ldr	r3, [r3, #256]	@ float
 16278              		.loc 20 1251 25
 16279 3c56 804A     		ldr	r2, .L848
 16280 3c58 C2F8AC32 		str	r3, [r2, #684]	@ float
1252:Src/main.c    ****       foc1.volt.MfuncV3 = foc1.svgen.Tc;
 16281              		.loc 20 1252 37
 16282 3c5c 7E4B     		ldr	r3, .L848
 16283 3c5e D3F80431 		ldr	r3, [r3, #260]	@ float
 16284              		.loc 20 1252 25
 16285 3c62 7D4A     		ldr	r2, .L848
 16286 3c64 C2F8B032 		str	r3, [r2, #688]	@ float
1253:Src/main.c    ****       foc1.calc.volt(&foc1.volt);
 16287              		.loc 20 1253 16
 16288 3c68 7B4B     		ldr	r3, .L848
 16289 3c6a D3F80C34 		ldr	r3, [r3, #1036]
 16290              		.loc 20 1253 7
 16291 3c6e 7E48     		ldr	r0, .L848+16
 16292 3c70 9847     		blx	r3
 16293              	.LVL45:
1254:Src/main.c    ****       //calc IPARK transform (IPARK output -> SVGEN input)
1255:Src/main.c    ****       foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 16294              		.loc 20 1255 33
 16295 3c72 794B     		ldr	r3, .L848
 16296 3c74 93EDB37A 		vldr.32	s14, [r3, #716]
 16297              		.loc 20 1255 49
 16298 3c78 774B     		ldr	r3, .L848
 16299 3c7a D3ED1B7A 		vldr.32	s15, [r3, #108]
 16300              		.loc 20 1255 38
 16301 3c7e 27EE277A 		vmul.f32	s14, s14, s15
 16302              		.loc 20 1255 70
 16303 3c82 754B     		ldr	r3, .L848
 16304 3c84 D3EDB46A 		vldr.32	s13, [r3, #720]
 16305              		.loc 20 1255 86
 16306 3c88 734B     		ldr	r3, .L848
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 821


 16307 3c8a D3ED1A7A 		vldr.32	s15, [r3, #104]
 16308              		.loc 20 1255 75
 16309 3c8e 66EEA77A 		vmul.f32	s15, s13, s15
 16310              		.loc 20 1255 59
 16311 3c92 77EE677A 		vsub.f32	s15, s14, s15
 16312              		.loc 20 1255 22
 16313 3c96 704B     		ldr	r3, .L848
 16314 3c98 C3ED3D7A 		vstr.32	s15, [r3, #244]
1256:Src/main.c    ****       foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 16315              		.loc 20 1256 33
 16316 3c9c 6E4B     		ldr	r3, .L848
 16317 3c9e 93EDB47A 		vldr.32	s14, [r3, #720]
 16318              		.loc 20 1256 49
 16319 3ca2 6D4B     		ldr	r3, .L848
 16320 3ca4 D3ED1B7A 		vldr.32	s15, [r3, #108]
 16321              		.loc 20 1256 38
 16322 3ca8 27EE277A 		vmul.f32	s14, s14, s15
 16323              		.loc 20 1256 70
 16324 3cac 6A4B     		ldr	r3, .L848
 16325 3cae D3EDB36A 		vldr.32	s13, [r3, #716]
 16326              		.loc 20 1256 86
 16327 3cb2 694B     		ldr	r3, .L848
 16328 3cb4 D3ED1A7A 		vldr.32	s15, [r3, #104]
 16329              		.loc 20 1256 75
 16330 3cb8 66EEA77A 		vmul.f32	s15, s13, s15
 16331              		.loc 20 1256 59
 16332 3cbc 77EE277A 		vadd.f32	s15, s14, s15
 16333              		.loc 20 1256 22
 16334 3cc0 654B     		ldr	r3, .L848
 16335 3cc2 C3ED3E7A 		vstr.32	s15, [r3, #248]
1257:Src/main.c    ****       // calc space-vector generator
1258:Src/main.c    ****       foc1.calc.svgen(&foc1.svgen);
 16336              		.loc 20 1258 16
 16337 3cc6 644B     		ldr	r3, .L848
 16338 3cc8 D3F80434 		ldr	r3, [r3, #1028]
 16339              		.loc 20 1258 7
 16340 3ccc 6748     		ldr	r0, .L848+20
 16341 3cce 9847     		blx	r3
 16342              	.LVL46:
1259:Src/main.c    ****       // estimete Hall sensor position
1260:Src/main.c    ****       hall.A = LL_GPIO_IsInputPinSet(HALL_PHASE_A_GPIO_Port, HALL_PHASE_A_Pin);
 16343              		.loc 20 1260 16
 16344 3cd0 8021     		movs	r1, #128
 16345 3cd2 6748     		ldr	r0, .L848+24
 16346 3cd4 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 16347 3cd8 0346     		mov	r3, r0
 16348              		.loc 20 1260 14
 16349 3cda DAB2     		uxtb	r2, r3
 16350 3cdc 654B     		ldr	r3, .L848+28
 16351 3cde 1A70     		strb	r2, [r3]
1261:Src/main.c    ****       hall.B = LL_GPIO_IsInputPinSet(HALL_PHASE_B_GPIO_Port, HALL_PHASE_B_Pin);
 16352              		.loc 20 1261 16
 16353 3ce0 4FF48071 		mov	r1, #256
 16354 3ce4 6248     		ldr	r0, .L848+24
 16355 3ce6 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 16356 3cea 0346     		mov	r3, r0
 16357              		.loc 20 1261 14
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 822


 16358 3cec DAB2     		uxtb	r2, r3
 16359 3cee 614B     		ldr	r3, .L848+28
 16360 3cf0 5A70     		strb	r2, [r3, #1]
1262:Src/main.c    ****       hall.C = LL_GPIO_IsInputPinSet(HALL_PHASE_C_GPIO_Port, HALL_PHASE_C_Pin);
 16361              		.loc 20 1262 16
 16362 3cf2 4FF40071 		mov	r1, #512
 16363 3cf6 5E48     		ldr	r0, .L848+24
 16364 3cf8 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 16365 3cfc 0346     		mov	r3, r0
 16366              		.loc 20 1262 14
 16367 3cfe DAB2     		uxtb	r2, r3
 16368 3d00 5C4B     		ldr	r3, .L848+28
 16369 3d02 9A70     		strb	r2, [r3, #2]
1263:Src/main.c    ****       hall.isrCntr++;
 16370              		.loc 20 1263 11
 16371 3d04 5B4B     		ldr	r3, .L848+28
 16372 3d06 9B68     		ldr	r3, [r3, #8]
 16373              		.loc 20 1263 19
 16374 3d08 0133     		adds	r3, r3, #1
 16375 3d0a 5A4A     		ldr	r2, .L848+28
 16376 3d0c 9360     		str	r3, [r2, #8]
1264:Src/main.c    ****       hall.speedE = foc1.pll.SpeedPll;
 16377              		.loc 20 1264 29
 16378 3d0e 524B     		ldr	r3, .L848
 16379 3d10 D3F8B033 		ldr	r3, [r3, #944]	@ float
 16380              		.loc 20 1264 19
 16381 3d14 574A     		ldr	r2, .L848+28
 16382 3d16 D362     		str	r3, [r2, #44]	@ float
1265:Src/main.c    ****       Hall_update(&hall);
 16383              		.loc 20 1265 7
 16384 3d18 5648     		ldr	r0, .L848+28
 16385 3d1a FFF7FEFF 		bl	Hall_update
1266:Src/main.c    ****       // calc flux observer
1267:Src/main.c    ****       foc1.flux.i_alpha = foc1.data.isa;
 16386              		.loc 20 1267 36
 16387 3d1e 4E4B     		ldr	r3, .L848
 16388 3d20 5B6C     		ldr	r3, [r3, #68]	@ float
 16389              		.loc 20 1267 25
 16390 3d22 4D4A     		ldr	r2, .L848
 16391 3d24 C2F87432 		str	r3, [r2, #628]	@ float
1268:Src/main.c    ****       foc1.flux.i_beta = foc1.data.isb;
 16392              		.loc 20 1268 35
 16393 3d28 4B4B     		ldr	r3, .L848
 16394 3d2a 9B6C     		ldr	r3, [r3, #72]	@ float
 16395              		.loc 20 1268 24
 16396 3d2c 4A4A     		ldr	r2, .L848
 16397 3d2e C2F87832 		str	r3, [r2, #632]	@ float
1269:Src/main.c    ****       foc1.flux.v_alpha = foc1.volt.usa;
 16398              		.loc 20 1269 36
 16399 3d32 494B     		ldr	r3, .L848
 16400 3d34 D3F8C432 		ldr	r3, [r3, #708]	@ float
 16401              		.loc 20 1269 25
 16402 3d38 474A     		ldr	r2, .L848
 16403 3d3a C2F87C32 		str	r3, [r2, #636]	@ float
1270:Src/main.c    ****       foc1.flux.v_beta = foc1.volt.usb;
 16404              		.loc 20 1270 35
 16405 3d3e 464B     		ldr	r3, .L848
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 823


 16406 3d40 D3F8C832 		ldr	r3, [r3, #712]	@ float
 16407              		.loc 20 1270 24
 16408 3d44 444A     		ldr	r2, .L848
 16409 3d46 C2F88032 		str	r3, [r2, #640]	@ float
1271:Src/main.c    ****       foc1.calc.flux(&foc1.flux);
 16410              		.loc 20 1271 16
 16411 3d4a 434B     		ldr	r3, .L848
 16412 3d4c D3F81834 		ldr	r3, [r3, #1048]
 16413              		.loc 20 1271 7
 16414 3d50 4948     		ldr	r0, .L848+32
 16415 3d52 9847     		blx	r3
 16416              	.LVL47:
1272:Src/main.c    ****       // calc speed PLL
1273:Src/main.c    ****       foc1.pll.AngleRaw = hall.angle; //foc1.smo.Theta; //foc1.flux.phase;
 16417              		.loc 20 1273 31
 16418 3d54 474B     		ldr	r3, .L848+28
 16419 3d56 5B69     		ldr	r3, [r3, #20]	@ float
 16420              		.loc 20 1273 25
 16421 3d58 3F4A     		ldr	r2, .L848
 16422 3d5a C2F8A433 		str	r3, [r2, #932]	@ float
1274:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 16423              		.loc 20 1274 16
 16424 3d5e 3E4B     		ldr	r3, .L848
 16425 3d60 D3F81C34 		ldr	r3, [r3, #1052]
 16426              		.loc 20 1274 7
 16427 3d64 4548     		ldr	r0, .L848+36
 16428 3d66 9847     		blx	r3
 16429              	.LVL48:
1275:Src/main.c    ****       // calc Total current, Electrical torque and Power
1276:Src/main.c    ****       foc1.data.iAvg = sqrtf(SQ(foc1.lpf_id.out) + SQ(foc1.lpf_iq.out));
 16430              		.loc 20 1276 30
 16431 3d68 3B4B     		ldr	r3, .L848
 16432 3d6a 93EDF67A 		vldr.32	s14, [r3, #984]
 16433 3d6e 3A4B     		ldr	r3, .L848
 16434 3d70 D3EDF67A 		vldr.32	s15, [r3, #984]
 16435 3d74 27EE277A 		vmul.f32	s14, s14, s15
 16436              		.loc 20 1276 52
 16437 3d78 374B     		ldr	r3, .L848
 16438 3d7a D3EDFA6A 		vldr.32	s13, [r3, #1000]
 16439 3d7e 364B     		ldr	r3, .L848
 16440 3d80 D3EDFA7A 		vldr.32	s15, [r3, #1000]
 16441 3d84 66EEA77A 		vmul.f32	s15, s13, s15
 16442              		.loc 20 1276 24
 16443 3d88 77EE277A 		vadd.f32	s15, s14, s15
 16444 3d8c B0EE670A 		vmov.f32	s0, s15
 16445 3d90 FFF7FEFF 		bl	sqrtf
 16446 3d94 F0EE407A 		vmov.f32	s15, s0
 16447              		.loc 20 1276 22
 16448 3d98 2F4B     		ldr	r3, .L848
 16449 3d9a C3ED0E7A 		vstr.32	s15, [r3, #56]
1277:Src/main.c    ****       foc1.data.Te = 1.5f * foc1.config.pp * (foc1.flux.fluxLeakage * foc1.data.isq + (foc1.config.
 16450              		.loc 20 1277 40
 16451 3d9e 2E4B     		ldr	r3, .L848
 16452 3da0 D3EDC67A 		vldr.32	s15, [r3, #792]
 16453              		.loc 20 1277 27
 16454 3da4 B7EE087A 		vmov.f32	s14, #1.5e+0
 16455 3da8 27EE877A 		vmul.f32	s14, s15, s14
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 824


 16456              		.loc 20 1277 56
 16457 3dac 2A4B     		ldr	r3, .L848
 16458 3dae D3EDA16A 		vldr.32	s13, [r3, #644]
 16459              		.loc 20 1277 80
 16460 3db2 294B     		ldr	r3, .L848
 16461 3db4 D3ED147A 		vldr.32	s15, [r3, #80]
 16462              		.loc 20 1277 69
 16463 3db8 66EEA76A 		vmul.f32	s13, s13, s15
 16464              		.loc 20 1277 99
 16465 3dbc 264B     		ldr	r3, .L848
 16466 3dbe 93EDC36A 		vldr.32	s12, [r3, #780]
 16467              		.loc 20 1277 116
 16468 3dc2 254B     		ldr	r3, .L848
 16469 3dc4 D3EDC47A 		vldr.32	s15, [r3, #784]
 16470              		.loc 20 1277 103
 16471 3dc8 36EE676A 		vsub.f32	s12, s12, s15
 16472              		.loc 20 1277 132
 16473 3dcc 224B     		ldr	r3, .L848
 16474 3dce D3ED137A 		vldr.32	s15, [r3, #76]
 16475              		.loc 20 1277 121
 16476 3dd2 26EE276A 		vmul.f32	s12, s12, s15
 16477              		.loc 20 1277 148
 16478 3dd6 204B     		ldr	r3, .L848
 16479 3dd8 D3ED147A 		vldr.32	s15, [r3, #80]
 16480              		.loc 20 1277 137
 16481 3ddc 66EE277A 		vmul.f32	s15, s12, s15
 16482              		.loc 20 1277 85
 16483 3de0 76EEA77A 		vadd.f32	s15, s13, s15
 16484              		.loc 20 1277 44
 16485 3de4 67EE277A 		vmul.f32	s15, s14, s15
 16486              		.loc 20 1277 20
 16487 3de8 1B4B     		ldr	r3, .L848
 16488 3dea C3ED177A 		vstr.32	s15, [r3, #92]
1278:Src/main.c    ****       foc1.data.Pe = foc1.data.Te * (foc1.pll.SpeedPll / foc1.config.pp);
 16489              		.loc 20 1278 31
 16490 3dee 1A4B     		ldr	r3, .L848
 16491 3df0 93ED177A 		vldr.32	s14, [r3, #92]
 16492              		.loc 20 1278 46
 16493 3df4 184B     		ldr	r3, .L848
 16494 3df6 93EDEC6A 		vldr.32	s12, [r3, #944]
 16495              		.loc 20 1278 69
 16496 3dfa 174B     		ldr	r3, .L848
 16497 3dfc D3EDC66A 		vldr.32	s13, [r3, #792]
 16498              		.loc 20 1278 56
 16499 3e00 C6EE267A 		vdiv.f32	s15, s12, s13
 16500              		.loc 20 1278 35
 16501 3e04 67EE277A 		vmul.f32	s15, s14, s15
 16502              		.loc 20 1278 20
 16503 3e08 134B     		ldr	r3, .L848
 16504 3e0a C3ED187A 		vstr.32	s15, [r3, #96]
1279:Src/main.c    ****       // Check protection
1280:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 16505              		.loc 20 1280 36
 16506 3e0e 124B     		ldr	r3, .L848
 16507 3e10 5B6C     		ldr	r3, [r3, #68]	@ float
 16508              		.loc 20 1280 25
 16509 3e12 114A     		ldr	r2, .L848
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 825


 16510 3e14 C2F83033 		str	r3, [r2, #816]	@ float
1281:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 16511              		.loc 20 1281 36
 16512 3e18 0F4B     		ldr	r3, .L848
 16513 3e1a 5B6E     		ldr	r3, [r3, #100]	@ float
 16514              		.loc 20 1281 25
 16515 3e1c 0E4A     		ldr	r2, .L848
 16516 3e1e C2F83433 		str	r3, [r2, #820]	@ float
1282:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 16517              		.loc 20 1282 32
 16518 3e22 0D4B     		ldr	r3, .L848
 16519 3e24 D3F8A432 		ldr	r3, [r3, #676]	@ float
 16520              		.loc 20 1282 21
 16521 3e28 0B4A     		ldr	r2, .L848
 16522 3e2a C2F83833 		str	r3, [r2, #824]	@ float
1283:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 16523              		.loc 20 1283 33
 16524 3e2e 144B     		ldr	r3, .L848+40
 16525 3e30 1B69     		ldr	r3, [r3, #16]	@ float
 16526              		.loc 20 1283 25
 16527 3e32 094A     		ldr	r2, .L848
 16528 3e34 C2F83C33 		str	r3, [r2, #828]	@ float
1284:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 16529              		.loc 20 1284 16
 16530 3e38 074B     		ldr	r3, .L848
 16531 3e3a D3F81034 		ldr	r3, [r3, #1040]
 16532              		.loc 20 1284 7
 16533 3e3e 1148     		ldr	r0, .L848+44
 16534 3e40 9847     		blx	r3
 16535              	.LVL49:
1285:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 16536              		.loc 20 1285 35
 16537 3e42 054B     		ldr	r3, .L848
 16538 3e44 93F84033 		ldrb	r3, [r3, #832]
 16539 3e48 DBB2     		uxtb	r3, r3
 16540              		.loc 20 1285 59
 16541 3e4a 002B     		cmp	r3, #0
 16542 3e4c 1CD1     		bne	.L707
 16543              		.loc 20 1285 59 is_stmt 0 discriminator 1
 16544 3e4e 024B     		ldr	r3, .L848
 16545 3e50 1B78     		ldrb	r3, [r3]
 16546 3e52 DBB2     		uxtb	r3, r3
 16547 3e54 19E0     		b	.L708
 16548              	.L849:
 16549 3e56 00BF     		.align	2
 16550              	.L848:
 16551 3e58 00000000 		.word	foc1
 16552 3e5c 3ACD133F 		.word	1058262330
 16553 3e60 D0020000 		.word	foc1+720
 16554 3e64 CC020000 		.word	foc1+716
 16555 3e68 A4020000 		.word	foc1+676
 16556 3e6c F4000000 		.word	foc1+244
 16557 3e70 00040048 		.word	1207960576
 16558 3e74 00000000 		.word	hall
 16559 3e78 74020000 		.word	foc1+628
 16560 3e7c A4030000 		.word	foc1+932
 16561 3e80 00000000 		.word	ntcPcb
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 826


 16562 3e84 1C030000 		.word	foc1+796
 16563              	.L707:
 16564              		.loc 20 1285 59 discriminator 2
 16565 3e88 0723     		movs	r3, #7
 16566              	.L708:
 16567              		.loc 20 1285 23 is_stmt 1 discriminator 4
 16568 3e8a 8E4A     		ldr	r2, .L850
 16569 3e8c 1370     		strb	r3, [r2]
1286:Src/main.c    ****       // apply voltage to motor and pwm driver
1287:Src/main.c    ****       bldc1.cmpr0 = foc1.svgen.Ta;
 16570              		.loc 20 1287 31 discriminator 4
 16571 3e8e 8D4B     		ldr	r3, .L850
 16572 3e90 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 16573              		.loc 20 1287 19 discriminator 4
 16574 3e94 8C4A     		ldr	r2, .L850+4
 16575 3e96 D361     		str	r3, [r2, #28]	@ float
1288:Src/main.c    ****       bldc1.cmpr1 = foc1.svgen.Tb;
 16576              		.loc 20 1288 31 discriminator 4
 16577 3e98 8A4B     		ldr	r3, .L850
 16578 3e9a D3F80031 		ldr	r3, [r3, #256]	@ float
 16579              		.loc 20 1288 19 discriminator 4
 16580 3e9e 8A4A     		ldr	r2, .L850+4
 16581 3ea0 1362     		str	r3, [r2, #32]	@ float
1289:Src/main.c    ****       bldc1.cmpr2 = foc1.svgen.Tc;
 16582              		.loc 20 1289 31 discriminator 4
 16583 3ea2 884B     		ldr	r3, .L850
 16584 3ea4 D3F80431 		ldr	r3, [r3, #260]	@ float
 16585              		.loc 20 1289 19 discriminator 4
 16586 3ea8 874A     		ldr	r2, .L850+4
 16587 3eaa 5362     		str	r3, [r2, #36]	@ float
1290:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, (uint32_t)(foc1.svgen.Ta * foc1.data.halfP
 16588              		.loc 20 1290 79 discriminator 4
 16589 3eac 854B     		ldr	r3, .L850
 16590 3eae 93ED3F7A 		vldr.32	s14, [r3, #252]
 16591              		.loc 20 1290 94 discriminator 4
 16592 3eb2 844B     		ldr	r3, .L850
 16593 3eb4 D3ED377A 		vldr.32	s15, [r3, #220]
 16594              		.loc 20 1290 83 discriminator 4
 16595 3eb8 27EE277A 		vmul.f32	s14, s14, s15
 16596              		.loc 20 1290 120 discriminator 4
 16597 3ebc 814B     		ldr	r3, .L850
 16598 3ebe D3ED377A 		vldr.32	s15, [r3, #220]
 16599              		.loc 20 1290 109 discriminator 4
 16600 3ec2 77EE277A 		vadd.f32	s15, s14, s15
 16601              		.loc 20 1290 7 discriminator 4
 16602 3ec6 FCEEE77A 		vcvt.u32.f32	s15, s15
 16603 3eca 17EE902A 		vmov	r2, s15	@ int
 16604 3ece 4FF40031 		mov	r1, #131072
 16605 3ed2 7E48     		ldr	r0, .L850+8
 16606 3ed4 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1291:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, (uint32_t)(foc1.svgen.Tb * foc1.data.halfP
 16607              		.loc 20 1291 79 discriminator 4
 16608 3ed8 7A4B     		ldr	r3, .L850
 16609 3eda 93ED407A 		vldr.32	s14, [r3, #256]
 16610              		.loc 20 1291 94 discriminator 4
 16611 3ede 794B     		ldr	r3, .L850
 16612 3ee0 D3ED377A 		vldr.32	s15, [r3, #220]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 827


 16613              		.loc 20 1291 83 discriminator 4
 16614 3ee4 27EE277A 		vmul.f32	s14, s14, s15
 16615              		.loc 20 1291 120 discriminator 4
 16616 3ee8 764B     		ldr	r3, .L850
 16617 3eea D3ED377A 		vldr.32	s15, [r3, #220]
 16618              		.loc 20 1291 109 discriminator 4
 16619 3eee 77EE277A 		vadd.f32	s15, s14, s15
 16620              		.loc 20 1291 7 discriminator 4
 16621 3ef2 FCEEE77A 		vcvt.u32.f32	s15, s15
 16622 3ef6 17EE902A 		vmov	r2, s15	@ int
 16623 3efa 4FF40021 		mov	r1, #524288
 16624 3efe 7348     		ldr	r0, .L850+8
 16625 3f00 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1292:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, (uint32_t)(foc1.svgen.Tc * foc1.data.halfP
 16626              		.loc 20 1292 79 discriminator 4
 16627 3f04 6F4B     		ldr	r3, .L850
 16628 3f06 93ED417A 		vldr.32	s14, [r3, #260]
 16629              		.loc 20 1292 94 discriminator 4
 16630 3f0a 6E4B     		ldr	r3, .L850
 16631 3f0c D3ED377A 		vldr.32	s15, [r3, #220]
 16632              		.loc 20 1292 83 discriminator 4
 16633 3f10 27EE277A 		vmul.f32	s14, s14, s15
 16634              		.loc 20 1292 120 discriminator 4
 16635 3f14 6B4B     		ldr	r3, .L850
 16636 3f16 D3ED377A 		vldr.32	s15, [r3, #220]
 16637              		.loc 20 1292 109 discriminator 4
 16638 3f1a 77EE277A 		vadd.f32	s15, s14, s15
 16639              		.loc 20 1292 7 discriminator 4
 16640 3f1e FCEEE77A 		vcvt.u32.f32	s15, s15
 16641 3f22 17EE902A 		vmov	r2, s15	@ int
 16642 3f26 4FF48011 		mov	r1, #1048576
 16643 3f2a 6848     		ldr	r0, .L850+8
 16644 3f2c FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1293:Src/main.c    ****       // calc BLDC motor model
1294:Src/main.c    ****       //ModelBLDC_Calc(&bldc1);
1295:Src/main.c    ****       // call datalogger
1296:Src/main.c    ****       dataLog.in1 = bldc1.tetaR;
 16645              		.loc 20 1296 26 discriminator 4
 16646 3f30 654B     		ldr	r3, .L850+4
 16647 3f32 5A6E     		ldr	r2, [r3, #100]	@ float
 16648              		.loc 20 1296 19 discriminator 4
 16649 3f34 664B     		ldr	r3, .L850+12
 16650 3f36 03F58153 		add	r3, r3, #4128
 16651 3f3a 1A60     		str	r2, [r3]	@ float
1297:Src/main.c    ****       dataLog.in2 = foc1.smo.tmp_Theta; //foc1.smo.Theta;
 16652              		.loc 20 1297 29 discriminator 4
 16653 3f3c 614B     		ldr	r3, .L850
 16654 3f3e D3F83022 		ldr	r2, [r3, #560]	@ float
 16655              		.loc 20 1297 19 discriminator 4
 16656 3f42 634B     		ldr	r3, .L850+12
 16657 3f44 03F58153 		add	r3, r3, #4128
 16658 3f48 0433     		adds	r3, r3, #4
 16659 3f4a 1A60     		str	r2, [r3]	@ float
1298:Src/main.c    ****       dataLog.in3 = foc1.smo.Theta;
 16660              		.loc 20 1298 29 discriminator 4
 16661 3f4c 5D4B     		ldr	r3, .L850
 16662 3f4e D3F81822 		ldr	r2, [r3, #536]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 828


 16663              		.loc 20 1298 19 discriminator 4
 16664 3f52 5F4B     		ldr	r3, .L850+12
 16665 3f54 03F58153 		add	r3, r3, #4128
 16666 3f58 0833     		adds	r3, r3, #8
 16667 3f5a 1A60     		str	r2, [r3]	@ float
1299:Src/main.c    ****       dataLog.in4 = foc1.smo.tmp_Ebeta;
 16668              		.loc 20 1299 29 discriminator 4
 16669 3f5c 594B     		ldr	r3, .L850
 16670 3f5e D3F82C22 		ldr	r2, [r3, #556]	@ float
 16671              		.loc 20 1299 19 discriminator 4
 16672 3f62 5B4B     		ldr	r3, .L850+12
 16673 3f64 03F58153 		add	r3, r3, #4128
 16674 3f68 0C33     		adds	r3, r3, #12
 16675 3f6a 1A60     		str	r2, [r3]	@ float
1300:Src/main.c    ****       datalogCalc(&dataLog);
 16676              		.loc 20 1300 7 discriminator 4
 16677 3f6c 5848     		ldr	r0, .L850+12
 16678 3f6e FFF7FEFF 		bl	datalogCalc
1301:Src/main.c    ****       break;
 16679              		.loc 20 1301 7 discriminator 4
 16680 3f72 01F0A3B8 		b	.L608
 16681              	.L612:
1302:Src/main.c    ****     case PARAM_ID:
1303:Src/main.c    ****       // Angle generator
1304:Src/main.c    ****       foc1.data.angle += foc1.data.freqStep * foc1.data.freq;
 16682              		.loc 20 1304 35
 16683 3f76 534B     		ldr	r3, .L850
 16684 3f78 93ED357A 		vldr.32	s14, [r3, #212]
 16685              		.loc 20 1304 56
 16686 3f7c 514B     		ldr	r3, .L850
 16687 3f7e D3ED347A 		vldr.32	s15, [r3, #208]
 16688              		.loc 20 1304 45
 16689 3f82 27EE277A 		vmul.f32	s14, s14, s15
 16690              		.loc 20 1304 23
 16691 3f86 4F4B     		ldr	r3, .L850
 16692 3f88 D3ED367A 		vldr.32	s15, [r3, #216]
 16693 3f8c 77EE277A 		vadd.f32	s15, s14, s15
 16694 3f90 4C4B     		ldr	r3, .L850
 16695 3f92 C3ED367A 		vstr.32	s15, [r3, #216]
1305:Src/main.c    ****       foc1.data.angle = (foc1.data.angle > MF_PI) ? -MF_PI : foc1.data.angle;
 16696              		.loc 20 1305 35
 16697 3f96 4B4B     		ldr	r3, .L850
 16698 3f98 D3ED367A 		vldr.32	s15, [r3, #216]
 16699              		.loc 20 1305 60
 16700 3f9c 9FED4D7A 		vldr.32	s14, .L850+16
 16701 3fa0 F4EEC77A 		vcmpe.f32	s15, s14
 16702 3fa4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 16703 3fa8 01DD     		ble	.L790
 16704              		.loc 20 1305 60 is_stmt 0 discriminator 1
 16705 3faa 4B4B     		ldr	r3, .L850+20
 16706 3fac 02E0     		b	.L711
 16707              	.L790:
 16708              		.loc 20 1305 60 discriminator 2
 16709 3fae 454B     		ldr	r3, .L850
 16710 3fb0 D3F8D830 		ldr	r3, [r3, #216]	@ float
 16711              	.L711:
 16712              		.loc 20 1305 23 is_stmt 1 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 829


 16713 3fb4 434A     		ldr	r2, .L850
 16714 3fb6 C2F8D830 		str	r3, [r2, #216]	@ float
1306:Src/main.c    ****       if (foc1.paramIdState == Enter)
 16715              		.loc 20 1306 15 discriminator 4
 16716 3fba 424B     		ldr	r3, .L850
 16717 3fbc 9B78     		ldrb	r3, [r3, #2]
 16718 3fbe DBB2     		uxtb	r3, r3
 16719              		.loc 20 1306 10 discriminator 4
 16720 3fc0 002B     		cmp	r3, #0
 16721 3fc2 38D1     		bne	.L712
1307:Src/main.c    ****       {
1308:Src/main.c    ****         foc1.data.isrCntr2 = 0;
 16722              		.loc 20 1308 28
 16723 3fc4 3F4B     		ldr	r3, .L850
 16724 3fc6 0022     		movs	r2, #0
 16725 3fc8 C3F8BC20 		str	r2, [r3, #188]
1309:Src/main.c    ****         foc1.data.idRef = 5.0f;
 16726              		.loc 20 1309 25
 16727 3fcc 3D4B     		ldr	r3, .L850
 16728 3fce 434A     		ldr	r2, .L850+24
 16729 3fd0 1A61     		str	r2, [r3, #16]	@ float
1310:Src/main.c    ****         foc1.data.id_IdAmpl = 0.0f;
 16730              		.loc 20 1310 29
 16731 3fd2 3C4B     		ldr	r3, .L850
 16732 3fd4 4FF00002 		mov	r2, #0
 16733 3fd8 C3F89820 		str	r2, [r3, #152]	@ float
1311:Src/main.c    ****         foc1.data.id_UdAmpl = 0.0f;
 16734              		.loc 20 1311 29
 16735 3fdc 394B     		ldr	r3, .L850
 16736 3fde 4FF00002 		mov	r2, #0
 16737 3fe2 C3F89020 		str	r2, [r3, #144]	@ float
1312:Src/main.c    ****         foc1.data.freq = 2000.0f;
 16738              		.loc 20 1312 24
 16739 3fe6 374B     		ldr	r3, .L850
 16740 3fe8 3D4A     		ldr	r2, .L850+28
 16741 3fea C3F8D020 		str	r2, [r3, #208]	@ float
1313:Src/main.c    ****         foc1.pi_id.Kp = foc1.pi_iq.Kp = 0.001f;
 16742              		.loc 20 1313 39
 16743 3fee 3D4B     		ldr	r3, .L850+32
 16744 3ff0 344A     		ldr	r2, .L850
 16745 3ff2 C2F86431 		str	r3, [r2, #356]	@ float
 16746              		.loc 20 1313 23
 16747 3ff6 334A     		ldr	r2, .L850
 16748 3ff8 C2F82431 		str	r3, [r2, #292]	@ float
1314:Src/main.c    ****         foc1.pi_id.Ki = foc1.pi_iq.Ki = 1.0f;
 16749              		.loc 20 1314 39
 16750 3ffc 4FF07E53 		mov	r3, #1065353216
 16751 4000 304A     		ldr	r2, .L850
 16752 4002 C2F88831 		str	r3, [r2, #392]	@ float
 16753              		.loc 20 1314 23
 16754 4006 2F4A     		ldr	r2, .L850
 16755 4008 C2F84831 		str	r3, [r2, #328]	@ float
1315:Src/main.c    ****         foc1.pi_id.Kc = foc1.pi_iq.Kc = 0.5f;
 16756              		.loc 20 1315 39
 16757 400c 4FF07C53 		mov	r3, #1056964608
 16758 4010 2C4A     		ldr	r2, .L850
 16759 4012 C2F88C31 		str	r3, [r2, #396]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 830


 16760              		.loc 20 1315 23
 16761 4016 2B4A     		ldr	r2, .L850
 16762 4018 C2F84C31 		str	r3, [r2, #332]	@ float
1316:Src/main.c    ****         dataLog.psc = 1000;
 16763              		.loc 20 1316 21
 16764 401c 2C4B     		ldr	r3, .L850+12
 16765 401e 4FF47A72 		mov	r2, #1000
 16766 4022 9A80     		strh	r2, [r3, #4]	@ movhi
1317:Src/main.c    ****         dataLog.trigger = 1;
 16767              		.loc 20 1317 25
 16768 4024 2A4B     		ldr	r3, .L850+12
 16769 4026 0122     		movs	r2, #1
 16770 4028 1A70     		strb	r2, [r3]
1318:Src/main.c    ****         foc1.paramIdState = Rs;
 16771              		.loc 20 1318 27
 16772 402a 264B     		ldr	r3, .L850
 16773 402c 0122     		movs	r2, #1
 16774 402e 9A70     		strb	r2, [r3, #2]
1319:Src/main.c    ****         ledDelay = 0.1f;
 16775              		.loc 20 1319 18
 16776 4030 2D4B     		ldr	r3, .L850+36
 16777 4032 2E4A     		ldr	r2, .L850+40
 16778 4034 1A60     		str	r2, [r3]	@ float
 16779              	.L712:
1320:Src/main.c    ****       }
1321:Src/main.c    **** 
1322:Src/main.c    ****       if (foc1.paramIdState == Rs)
 16780              		.loc 20 1322 15
 16781 4036 234B     		ldr	r3, .L850
 16782 4038 9B78     		ldrb	r3, [r3, #2]
 16783 403a DBB2     		uxtb	r3, r3
 16784              		.loc 20 1322 10
 16785 403c 012B     		cmp	r3, #1
 16786 403e 40F00782 		bne	.L713
1323:Src/main.c    ****       {
1324:Src/main.c    ****         // calc sin/cos
1325:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(0.0f)));
 16787              		.loc 20 1325 30
 16788 4042 0020     		movs	r0, #0
 16789 4044 FFF7FEFF 		bl	utSinAbs
 16790 4048 07EE900A 		vmov	s15, r0	@ int
 16791 404c F8EEE77A 		vcvt.f32.s32	s15, s15
 16792 4050 9FED277A 		vldr.32	s14, .L850+44
 16793 4054 67EE877A 		vmul.f32	s15, s15, s14
 16794              		.loc 20 1325 28
 16795 4058 1A4B     		ldr	r3, .L850
 16796 405a C3ED1A7A 		vstr.32	s15, [r3, #104]
1326:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(0.0f)));
 16797              		.loc 20 1326 30
 16798 405e 0020     		movs	r0, #0
 16799 4060 FFF7FEFF 		bl	utCosAbs
 16800 4064 07EE900A 		vmov	s15, r0	@ int
 16801 4068 F8EEE77A 		vcvt.f32.s32	s15, s15
 16802 406c 9FED207A 		vldr.32	s14, .L850+44
 16803 4070 67EE877A 		vmul.f32	s15, s15, s14
 16804              		.loc 20 1326 28
 16805 4074 134B     		ldr	r3, .L850
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 831


 16806 4076 C3ED1B7A 		vstr.32	s15, [r3, #108]
1327:Src/main.c    ****         // clarke transform for phase currents
1328:Src/main.c    ****         if (foc1.config.sim == 1)
 16807              		.loc 20 1328 24
 16808 407a 124B     		ldr	r3, .L850
 16809 407c 93F8E132 		ldrb	r3, [r3, #737]
 16810 4080 DBB2     		uxtb	r3, r3
 16811              		.loc 20 1328 12
 16812 4082 012B     		cmp	r3, #1
 16813 4084 3AD1     		bne	.L714
1329:Src/main.c    ****         {
1330:Src/main.c    ****           foc1.data.isa = bldc1.isPhaseA;
 16814              		.loc 20 1330 32
 16815 4086 104B     		ldr	r3, .L850+4
 16816 4088 D3F8B030 		ldr	r3, [r3, #176]	@ float
 16817              		.loc 20 1330 25
 16818 408c 0D4A     		ldr	r2, .L850
 16819 408e 5364     		str	r3, [r2, #68]	@ float
1331:Src/main.c    ****           foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 16820              		.loc 20 1331 46
 16821 4090 0D4B     		ldr	r3, .L850+4
 16822 4092 D3ED2C7A 		vldr.32	s15, [r3, #176]
 16823              		.loc 20 1331 39
 16824 4096 9FED177A 		vldr.32	s14, .L850+48
 16825 409a 27EE877A 		vmul.f32	s14, s15, s14
 16826              		.loc 20 1331 77
 16827 409e 0A4B     		ldr	r3, .L850+4
 16828 40a0 D3ED2D7A 		vldr.32	s15, [r3, #180]
 16829              		.loc 20 1331 70
 16830 40a4 DFED146A 		vldr.32	s13, .L850+52
 16831 40a8 67EEA67A 		vmul.f32	s15, s15, s13
 16832              		.loc 20 1331 56
 16833 40ac 77EE277A 		vadd.f32	s15, s14, s15
 16834              		.loc 20 1331 25
 16835 40b0 044B     		ldr	r3, .L850
 16836 40b2 C3ED127A 		vstr.32	s15, [r3, #72]
1332:Src/main.c    ****           foc1.volt.DcBusVolt = bldc1.udc;
 16837              		.loc 20 1332 38
 16838 40b6 044B     		ldr	r3, .L850+4
 16839 40b8 9B6C     		ldr	r3, [r3, #72]	@ float
 16840              		.loc 20 1332 31
 16841 40ba 024A     		ldr	r2, .L850
 16842 40bc C2F8A432 		str	r3, [r2, #676]	@ float
 16843 40c0 75E0     		b	.L715
 16844              	.L851:
 16845 40c2 00BF     		.align	2
 16846              	.L850:
 16847 40c4 00000000 		.word	foc1
 16848 40c8 00000000 		.word	bldc1
 16849 40cc 00680140 		.word	1073833984
 16850 40d0 00000000 		.word	dataLog
 16851 40d4 DB0F4940 		.word	1078530011
 16852 40d8 DB0F49C0 		.word	-1068953637
 16853 40dc 0000A040 		.word	1084227584
 16854 40e0 0000FA44 		.word	1157234688
 16855 40e4 6F12833A 		.word	981668463
 16856 40e8 00000000 		.word	ledDelay
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 832


 16857 40ec CDCCCC3D 		.word	1036831949
 16858 40f0 00008033 		.word	864026624
 16859 40f4 3ACD133F 		.word	1058262330
 16860 40f8 3ACD933F 		.word	1066650938
 16861              	.L714:
1333:Src/main.c    ****         }
1334:Src/main.c    ****         else if (foc1.config.sim == 0)
 16862              		.loc 20 1334 29
 16863 40fc C14B     		ldr	r3, .L852
 16864 40fe 93F8E132 		ldrb	r3, [r3, #737]
 16865 4102 DBB2     		uxtb	r3, r3
 16866              		.loc 20 1334 17
 16867 4104 002B     		cmp	r3, #0
 16868 4106 52D1     		bne	.L715
1335:Src/main.c    ****         {
1336:Src/main.c    ****           foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 16869              		.loc 20 1336 35
 16870 4108 BF4B     		ldr	r3, .L852+4
 16871 410a 1B68     		ldr	r3, [r3]
 16872              		.loc 20 1336 41
 16873 410c 07EE903A 		vmov	s15, r3	@ int
 16874 4110 F8EEE77A 		vcvt.f32.s32	s15, s15
 16875 4114 9FEDBD7A 		vldr.32	s14, .L852+8
 16876 4118 27EE877A 		vmul.f32	s14, s15, s14
 16877              		.loc 20 1336 67
 16878 411c B94B     		ldr	r3, .L852
 16879 411e D3EDBE7A 		vldr.32	s15, [r3, #760]
 16880              		.loc 20 1336 54
 16881 4122 27EE277A 		vmul.f32	s14, s14, s15
 16882              		.loc 20 1336 100
 16883 4126 B74B     		ldr	r3, .L852
 16884 4128 D3ED317A 		vldr.32	s15, [r3, #196]
 16885              		.loc 20 1336 89
 16886 412c 77EE677A 		vsub.f32	s15, s14, s15
 16887              		.loc 20 1336 25
 16888 4130 B44B     		ldr	r3, .L852
 16889 4132 C3ED117A 		vstr.32	s15, [r3, #68]
1337:Src/main.c    ****           foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.
 16890              		.loc 20 1337 39
 16891 4136 B44B     		ldr	r3, .L852+4
 16892 4138 5B68     		ldr	r3, [r3, #4]
 16893              		.loc 20 1337 45
 16894 413a 07EE903A 		vmov	s15, r3	@ int
 16895 413e F8EEE77A 		vcvt.f32.s32	s15, s15
 16896 4142 9FEDB27A 		vldr.32	s14, .L852+8
 16897 4146 27EE877A 		vmul.f32	s14, s15, s14
 16898              		.loc 20 1337 71
 16899 414a AE4B     		ldr	r3, .L852
 16900 414c D3EDBE7A 		vldr.32	s15, [r3, #760]
 16901              		.loc 20 1337 58
 16902 4150 27EE277A 		vmul.f32	s14, s14, s15
 16903              		.loc 20 1337 104
 16904 4154 AB4B     		ldr	r3, .L852
 16905 4156 D3ED327A 		vldr.32	s15, [r3, #200]
 16906              		.loc 20 1337 93
 16907 415a 77EE677A 		vsub.f32	s15, s14, s15
 16908              		.loc 20 1337 29
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 833


 16909 415e A94B     		ldr	r3, .L852
 16910 4160 C3ED197A 		vstr.32	s15, [r3, #100]
1338:Src/main.c    ****           foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 16911              		.loc 20 1338 50
 16912 4164 A74B     		ldr	r3, .L852
 16913 4166 D3ED117A 		vldr.32	s15, [r3, #68]
 16914              		.loc 20 1338 39
 16915 416a 9FEDA97A 		vldr.32	s14, .L852+12
 16916 416e 27EE877A 		vmul.f32	s14, s15, s14
 16917              		.loc 20 1338 80
 16918 4172 A44B     		ldr	r3, .L852
 16919 4174 D3ED197A 		vldr.32	s15, [r3, #100]
 16920              		.loc 20 1338 69
 16921 4178 DFEDA66A 		vldr.32	s13, .L852+16
 16922 417c 67EEA67A 		vmul.f32	s15, s15, s13
 16923              		.loc 20 1338 55
 16924 4180 77EE277A 		vadd.f32	s15, s14, s15
 16925              		.loc 20 1338 25
 16926 4184 9F4B     		ldr	r3, .L852
 16927 4186 C3ED127A 		vstr.32	s15, [r3, #72]
1339:Src/main.c    ****           foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 16928              		.loc 20 1339 47
 16929 418a 9F4B     		ldr	r3, .L852+4
 16930 418c 9B69     		ldr	r3, [r3, #24]
 16931              		.loc 20 1339 33
 16932 418e 07EE903A 		vmov	s15, r3	@ int
 16933 4192 F8EEE77A 		vcvt.f32.s32	s15, s15
 16934              		.loc 20 1339 53
 16935 4196 9FED9D7A 		vldr.32	s14, .L852+8
 16936 419a 27EE877A 		vmul.f32	s14, s15, s14
 16937              		.loc 20 1339 79
 16938 419e 994B     		ldr	r3, .L852
 16939 41a0 D3EDBF7A 		vldr.32	s15, [r3, #764]
 16940              		.loc 20 1339 66
 16941 41a4 67EE277A 		vmul.f32	s15, s14, s15
 16942              		.loc 20 1339 31
 16943 41a8 964B     		ldr	r3, .L852
 16944 41aa C3EDA97A 		vstr.32	s15, [r3, #676]
 16945              	.L715:
1340:Src/main.c    ****         }
1341:Src/main.c    ****         // Filtered data
1342:Src/main.c    ****         foc1.lpf_id.in = foc1.data.isd;
 16946              		.loc 20 1342 35
 16947 41ae 954B     		ldr	r3, .L852
 16948 41b0 DB6C     		ldr	r3, [r3, #76]	@ float
 16949              		.loc 20 1342 24
 16950 41b2 944A     		ldr	r2, .L852
 16951 41b4 C2F8D033 		str	r3, [r2, #976]	@ float
1343:Src/main.c    ****         foc1.lpf_iq.in = foc1.data.isq;
 16952              		.loc 20 1343 35
 16953 41b8 924B     		ldr	r3, .L852
 16954 41ba 1B6D     		ldr	r3, [r3, #80]	@ float
 16955              		.loc 20 1343 24
 16956 41bc 914A     		ldr	r2, .L852
 16957 41be C2F8E033 		str	r3, [r2, #992]	@ float
1344:Src/main.c    ****         foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 16958              		.loc 20 1344 36
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 834


 16959 41c2 904B     		ldr	r3, .L852
 16960 41c4 D3F8A432 		ldr	r3, [r3, #676]	@ float
 16961              		.loc 20 1344 25
 16962 41c8 8E4A     		ldr	r2, .L852
 16963 41ca C2F8F033 		str	r3, [r2, #1008]	@ float
1345:Src/main.c    ****         LPF_calc(&foc1.lpf_id);
 16964              		.loc 20 1345 9
 16965 41ce 9248     		ldr	r0, .L852+20
 16966 41d0 FFF7FEFF 		bl	LPF_calc
1346:Src/main.c    ****         LPF_calc(&foc1.lpf_iq);
 16967              		.loc 20 1346 9
 16968 41d4 9148     		ldr	r0, .L852+24
 16969 41d6 FFF7FEFF 		bl	LPF_calc
1347:Src/main.c    ****         LPF_calc(&foc1.lpf_vdc);
 16970              		.loc 20 1347 9
 16971 41da 9148     		ldr	r0, .L852+28
 16972 41dc FFF7FEFF 		bl	LPF_calc
1348:Src/main.c    ****         //foc1.data.isd = lpf_id.out;
1349:Src/main.c    ****         //foc1.data.isq = lpf_iq.out;
1350:Src/main.c    ****         foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 16973              		.loc 20 1350 43
 16974 41e0 884B     		ldr	r3, .L852
 16975 41e2 D3F8F833 		ldr	r3, [r3, #1016]	@ float
 16976              		.loc 20 1350 29
 16977 41e6 874A     		ldr	r2, .L852
 16978 41e8 C2F8A432 		str	r3, [r2, #676]	@ float
1351:Src/main.c    ****         // PARK transform for phase currents
1352:Src/main.c    ****         foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 16979              		.loc 20 1352 34
 16980 41ec 854B     		ldr	r3, .L852
 16981 41ee 93ED117A 		vldr.32	s14, [r3, #68]
 16982              		.loc 20 1352 50
 16983 41f2 844B     		ldr	r3, .L852
 16984 41f4 D3ED1B7A 		vldr.32	s15, [r3, #108]
 16985              		.loc 20 1352 39
 16986 41f8 27EE277A 		vmul.f32	s14, s14, s15
 16987              		.loc 20 1352 71
 16988 41fc 814B     		ldr	r3, .L852
 16989 41fe D3ED126A 		vldr.32	s13, [r3, #72]
 16990              		.loc 20 1352 87
 16991 4202 804B     		ldr	r3, .L852
 16992 4204 D3ED1A7A 		vldr.32	s15, [r3, #104]
 16993              		.loc 20 1352 76
 16994 4208 66EEA77A 		vmul.f32	s15, s13, s15
 16995              		.loc 20 1352 60
 16996 420c 77EE277A 		vadd.f32	s15, s14, s15
 16997              		.loc 20 1352 23
 16998 4210 7C4B     		ldr	r3, .L852
 16999 4212 C3ED137A 		vstr.32	s15, [r3, #76]
1353:Src/main.c    ****         foc1.data.isq = -foc1.data.isa * foc1.data.sinTheta + foc1.data.isb * foc1.data.cosTheta;
 17000              		.loc 20 1353 35
 17001 4216 7B4B     		ldr	r3, .L852
 17002 4218 D3ED117A 		vldr.32	s15, [r3, #68]
 17003              		.loc 20 1353 25
 17004 421c B1EE677A 		vneg.f32	s14, s15
 17005              		.loc 20 1353 51
 17006 4220 784B     		ldr	r3, .L852
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 835


 17007 4222 D3ED1A7A 		vldr.32	s15, [r3, #104]
 17008              		.loc 20 1353 40
 17009 4226 27EE277A 		vmul.f32	s14, s14, s15
 17010              		.loc 20 1353 72
 17011 422a 764B     		ldr	r3, .L852
 17012 422c D3ED126A 		vldr.32	s13, [r3, #72]
 17013              		.loc 20 1353 88
 17014 4230 744B     		ldr	r3, .L852
 17015 4232 D3ED1B7A 		vldr.32	s15, [r3, #108]
 17016              		.loc 20 1353 77
 17017 4236 66EEA77A 		vmul.f32	s15, s13, s15
 17018              		.loc 20 1353 61
 17019 423a 77EE277A 		vadd.f32	s15, s14, s15
 17020              		.loc 20 1353 23
 17021 423e 714B     		ldr	r3, .L852
 17022 4240 C3ED147A 		vstr.32	s15, [r3, #80]
1354:Src/main.c    ****         // calc PI current controllers for D/Q axis
1355:Src/main.c    ****         foc1.pi_id.Ref = foc1.data.idRef;
 17023              		.loc 20 1355 35
 17024 4244 6F4B     		ldr	r3, .L852
 17025 4246 1B69     		ldr	r3, [r3, #16]	@ float
 17026              		.loc 20 1355 24
 17027 4248 6E4A     		ldr	r2, .L852
 17028 424a C2F81831 		str	r3, [r2, #280]	@ float
1356:Src/main.c    ****         foc1.pi_iq.Ref = 0.0f;
 17029              		.loc 20 1356 24
 17030 424e 6D4B     		ldr	r3, .L852
 17031 4250 4FF00002 		mov	r2, #0
 17032 4254 C3F85821 		str	r2, [r3, #344]	@ float
1357:Src/main.c    ****         foc1.pi_id.Fdb = foc1.data.isd;
 17033              		.loc 20 1357 35
 17034 4258 6A4B     		ldr	r3, .L852
 17035 425a DB6C     		ldr	r3, [r3, #76]	@ float
 17036              		.loc 20 1357 24
 17037 425c 694A     		ldr	r2, .L852
 17038 425e C2F81C31 		str	r3, [r2, #284]	@ float
1358:Src/main.c    ****         foc1.pi_iq.Fdb = foc1.data.isq;
 17039              		.loc 20 1358 35
 17040 4262 684B     		ldr	r3, .L852
 17041 4264 1B6D     		ldr	r3, [r3, #80]	@ float
 17042              		.loc 20 1358 24
 17043 4266 674A     		ldr	r2, .L852
 17044 4268 C2F85C31 		str	r3, [r2, #348]	@ float
1359:Src/main.c    ****         foc1.calc.pi_reg(&foc1.pi_id);
 17045              		.loc 20 1359 18
 17046 426c 654B     		ldr	r3, .L852
 17047 426e D3F80034 		ldr	r3, [r3, #1024]
 17048              		.loc 20 1359 9
 17049 4272 6C48     		ldr	r0, .L852+32
 17050 4274 9847     		blx	r3
 17051              	.LVL50:
1360:Src/main.c    ****         foc1.calc.pi_reg(&foc1.pi_iq);
 17052              		.loc 20 1360 18
 17053 4276 634B     		ldr	r3, .L852
 17054 4278 D3F80034 		ldr	r3, [r3, #1024]
 17055              		.loc 20 1360 9
 17056 427c 6A48     		ldr	r0, .L852+36
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 836


 17057 427e 9847     		blx	r3
 17058              	.LVL51:
1361:Src/main.c    ****         // Saturation
1362:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 17059              		.loc 20 1362 35
 17060 4280 604B     		ldr	r3, .L852
 17061 4282 D3F84031 		ldr	r3, [r3, #320]	@ float
 17062              		.loc 20 1362 23
 17063 4286 5F4A     		ldr	r2, .L852
 17064 4288 C2F8CC32 		str	r3, [r2, #716]	@ float
1363:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 17065              		.loc 20 1363 35
 17066 428c 5D4B     		ldr	r3, .L852
 17067 428e D3F88031 		ldr	r3, [r3, #384]	@ float
 17068              		.loc 20 1363 23
 17069 4292 5C4A     		ldr	r2, .L852
 17070 4294 C2F8D032 		str	r3, [r2, #720]	@ float
1364:Src/main.c    ****         foc1.volt.vMagMax = foc1.volt.dutyMax * SQRT3_BY_2 * foc1.volt.DcBusVolt; // 0.66666 => 2/3
 17071              		.loc 20 1364 38
 17072 4298 5A4B     		ldr	r3, .L852
 17073 429a D3EDB67A 		vldr.32	s15, [r3, #728]
 17074              		.loc 20 1364 47
 17075 429e 9FED637A 		vldr.32	s14, .L852+40
 17076 42a2 27EE877A 		vmul.f32	s14, s15, s14
 17077              		.loc 20 1364 71
 17078 42a6 574B     		ldr	r3, .L852
 17079 42a8 D3EDA97A 		vldr.32	s15, [r3, #676]
 17080              		.loc 20 1364 60
 17081 42ac 67EE277A 		vmul.f32	s15, s14, s15
 17082              		.loc 20 1364 27
 17083 42b0 544B     		ldr	r3, .L852
 17084 42b2 C3EDB57A 		vstr.32	s15, [r3, #724]
1365:Src/main.c    ****         utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMa
 17085              		.loc 20 1365 9
 17086 42b6 534B     		ldr	r3, .L852
 17087 42b8 D3EDB57A 		vldr.32	s15, [r3, #724]
 17088 42bc B0EE670A 		vmov.f32	s0, s15
 17089 42c0 5B49     		ldr	r1, .L852+44
 17090 42c2 5C48     		ldr	r0, .L852+48
 17091 42c4 FFF7FEFF 		bl	utils_saturate_vector_2d
1366:Src/main.c    ****         foc1.volt.usd = foc1.volt.usd / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 17092              		.loc 20 1366 34
 17093 42c8 4E4B     		ldr	r3, .L852
 17094 42ca D3EDB36A 		vldr.32	s13, [r3, #716]
 17095              		.loc 20 1366 51
 17096 42ce 4D4B     		ldr	r3, .L852
 17097 42d0 D3EDA97A 		vldr.32	s15, [r3, #676]
 17098              		.loc 20 1366 62
 17099 42d4 9FED4F7A 		vldr.32	s14, .L852+16
 17100 42d8 27EE877A 		vmul.f32	s14, s15, s14
 17101              		.loc 20 1366 39
 17102 42dc C6EE877A 		vdiv.f32	s15, s13, s14
 17103              		.loc 20 1366 23
 17104 42e0 484B     		ldr	r3, .L852
 17105 42e2 C3EDB37A 		vstr.32	s15, [r3, #716]
1367:Src/main.c    ****         foc1.volt.usq = foc1.volt.usq / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 17106              		.loc 20 1367 34
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 837


 17107 42e6 474B     		ldr	r3, .L852
 17108 42e8 D3EDB46A 		vldr.32	s13, [r3, #720]
 17109              		.loc 20 1367 51
 17110 42ec 454B     		ldr	r3, .L852
 17111 42ee D3EDA97A 		vldr.32	s15, [r3, #676]
 17112              		.loc 20 1367 62
 17113 42f2 9FED487A 		vldr.32	s14, .L852+16
 17114 42f6 27EE877A 		vmul.f32	s14, s15, s14
 17115              		.loc 20 1367 39
 17116 42fa C6EE877A 		vdiv.f32	s15, s13, s14
 17117              		.loc 20 1367 23
 17118 42fe 414B     		ldr	r3, .L852
 17119 4300 C3EDB47A 		vstr.32	s15, [r3, #720]
1368:Src/main.c    ****         // calc voltages
1369:Src/main.c    ****         foc1.volt.MfuncV1 = foc1.svgen.Ta;
 17120              		.loc 20 1369 39
 17121 4304 3F4B     		ldr	r3, .L852
 17122 4306 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 17123              		.loc 20 1369 27
 17124 430a 3E4A     		ldr	r2, .L852
 17125 430c C2F8A832 		str	r3, [r2, #680]	@ float
1370:Src/main.c    ****         foc1.volt.MfuncV2 = foc1.svgen.Tb;
 17126              		.loc 20 1370 39
 17127 4310 3C4B     		ldr	r3, .L852
 17128 4312 D3F80031 		ldr	r3, [r3, #256]	@ float
 17129              		.loc 20 1370 27
 17130 4316 3B4A     		ldr	r2, .L852
 17131 4318 C2F8AC32 		str	r3, [r2, #684]	@ float
1371:Src/main.c    ****         foc1.volt.MfuncV3 = foc1.svgen.Tc;
 17132              		.loc 20 1371 39
 17133 431c 394B     		ldr	r3, .L852
 17134 431e D3F80431 		ldr	r3, [r3, #260]	@ float
 17135              		.loc 20 1371 27
 17136 4322 384A     		ldr	r2, .L852
 17137 4324 C2F8B032 		str	r3, [r2, #688]	@ float
1372:Src/main.c    ****         foc1.calc.volt(&foc1.volt);
 17138              		.loc 20 1372 18
 17139 4328 364B     		ldr	r3, .L852
 17140 432a D3F80C34 		ldr	r3, [r3, #1036]
 17141              		.loc 20 1372 9
 17142 432e 4248     		ldr	r0, .L852+52
 17143 4330 9847     		blx	r3
 17144              	.LVL52:
1373:Src/main.c    ****         // foc1.volt.usd = foc1.volt.usa * foc1.data.cosTheta + foc1.volt.usb * foc1.data.sinTheta;
1374:Src/main.c    ****         // foc1.volt.usq = -foc1.volt.usa * foc1.data.sinTheta + foc1.volt.usb * foc1.data.cosTheta
1375:Src/main.c    ****         //calc IPARK transform (IPARK output -> SVGEN input)
1376:Src/main.c    ****         // foc1.svgen.usa = foc1.pi_id.Out * foc1.data.cosTheta - foc1.pi_iq.Out * foc1.data.sinThe
1377:Src/main.c    ****         // foc1.svgen.usb = foc1.pi_iq.Out * foc1.data.cosTheta + foc1.pi_id.Out * foc1.data.sinThe
1378:Src/main.c    ****         foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 17145              		.loc 20 1378 35
 17146 4332 344B     		ldr	r3, .L852
 17147 4334 93EDB37A 		vldr.32	s14, [r3, #716]
 17148              		.loc 20 1378 51
 17149 4338 324B     		ldr	r3, .L852
 17150 433a D3ED1B7A 		vldr.32	s15, [r3, #108]
 17151              		.loc 20 1378 40
 17152 433e 27EE277A 		vmul.f32	s14, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 838


 17153              		.loc 20 1378 72
 17154 4342 304B     		ldr	r3, .L852
 17155 4344 D3EDB46A 		vldr.32	s13, [r3, #720]
 17156              		.loc 20 1378 88
 17157 4348 2E4B     		ldr	r3, .L852
 17158 434a D3ED1A7A 		vldr.32	s15, [r3, #104]
 17159              		.loc 20 1378 77
 17160 434e 66EEA77A 		vmul.f32	s15, s13, s15
 17161              		.loc 20 1378 61
 17162 4352 77EE677A 		vsub.f32	s15, s14, s15
 17163              		.loc 20 1378 24
 17164 4356 2B4B     		ldr	r3, .L852
 17165 4358 C3ED3D7A 		vstr.32	s15, [r3, #244]
1379:Src/main.c    ****         foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 17166              		.loc 20 1379 35
 17167 435c 294B     		ldr	r3, .L852
 17168 435e 93EDB47A 		vldr.32	s14, [r3, #720]
 17169              		.loc 20 1379 51
 17170 4362 284B     		ldr	r3, .L852
 17171 4364 D3ED1B7A 		vldr.32	s15, [r3, #108]
 17172              		.loc 20 1379 40
 17173 4368 27EE277A 		vmul.f32	s14, s14, s15
 17174              		.loc 20 1379 72
 17175 436c 254B     		ldr	r3, .L852
 17176 436e D3EDB36A 		vldr.32	s13, [r3, #716]
 17177              		.loc 20 1379 88
 17178 4372 244B     		ldr	r3, .L852
 17179 4374 D3ED1A7A 		vldr.32	s15, [r3, #104]
 17180              		.loc 20 1379 77
 17181 4378 66EEA77A 		vmul.f32	s15, s13, s15
 17182              		.loc 20 1379 61
 17183 437c 77EE277A 		vadd.f32	s15, s14, s15
 17184              		.loc 20 1379 24
 17185 4380 204B     		ldr	r3, .L852
 17186 4382 C3ED3E7A 		vstr.32	s15, [r3, #248]
1380:Src/main.c    ****         // calc space-vector generator
1381:Src/main.c    ****         foc1.calc.svgen(&foc1.svgen);
 17187              		.loc 20 1381 18
 17188 4386 1F4B     		ldr	r3, .L852
 17189 4388 D3F80434 		ldr	r3, [r3, #1028]
 17190              		.loc 20 1381 9
 17191 438c 2B48     		ldr	r0, .L852+56
 17192 438e 9847     		blx	r3
 17193              	.LVL53:
1382:Src/main.c    ****         // calc Rs
1383:Src/main.c    ****         if (foc1.data.isrCntr2 >= 2000) // wait 100 ms, until current is stable, for avoid #QNAN
 17194              		.loc 20 1383 22
 17195 4390 1C4B     		ldr	r3, .L852
 17196 4392 D3F8BC30 		ldr	r3, [r3, #188]
 17197              		.loc 20 1383 12
 17198 4396 B3F5FA6F 		cmp	r3, #2000
 17199 439a 59D3     		bcc	.L713
1384:Src/main.c    ****         {
1385:Src/main.c    ****           foc1.data.id_UdErr = foc1.config.Rds_on * fabsf(foc1.data.isd) + ((foc1.config.deadTime *
 17200              		.loc 20 1385 43
 17201 439c 194B     		ldr	r3, .L852
 17202 439e 93EDC17A 		vldr.32	s14, [r3, #772]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 839


 17203              		.loc 20 1385 68
 17204 43a2 184B     		ldr	r3, .L852
 17205 43a4 D3ED137A 		vldr.32	s15, [r3, #76]
 17206              		.loc 20 1385 53
 17207 43a8 F0EEE77A 		vabs.f32	s15, s15
 17208              		.loc 20 1385 51
 17209 43ac 27EE277A 		vmul.f32	s14, s14, s15
 17210              		.loc 20 1385 89
 17211 43b0 144B     		ldr	r3, .L852
 17212 43b2 D3EDC07A 		vldr.32	s15, [r3, #768]
 17213              		.loc 20 1385 99
 17214 43b6 DFED226A 		vldr.32	s13, .L852+60
 17215 43ba 67EEA66A 		vmul.f32	s13, s15, s13
 17216              		.loc 20 1385 119
 17217 43be 114B     		ldr	r3, .L852
 17218 43c0 D3EDA97A 		vldr.32	s15, [r3, #676]
 17219              		.loc 20 1385 108
 17220 43c4 66EEA77A 		vmul.f32	s15, s13, s15
 17221              		.loc 20 1385 74
 17222 43c8 77EE277A 		vadd.f32	s15, s14, s15
 17223              		.loc 20 1385 30
 17224 43cc 0D4B     		ldr	r3, .L852
 17225 43ce C3ED2C7A 		vstr.32	s15, [r3, #176]
1386:Src/main.c    ****           foc1.data.id_Rs = (foc1.pi_id.Out - foc1.data.id_UdErr) / foc1.data.isd;
 17226              		.loc 20 1386 40
 17227 43d2 0C4B     		ldr	r3, .L852
 17228 43d4 93ED507A 		vldr.32	s14, [r3, #320]
 17229              		.loc 20 1386 56
 17230 43d8 0A4B     		ldr	r3, .L852
 17231 43da D3ED2C7A 		vldr.32	s15, [r3, #176]
 17232              		.loc 20 1386 45
 17233 43de 77EE676A 		vsub.f32	s13, s14, s15
 17234              		.loc 20 1386 78
 17235 43e2 084B     		ldr	r3, .L852
 17236 43e4 93ED137A 		vldr.32	s14, [r3, #76]
 17237              		.loc 20 1386 67
 17238 43e8 C6EE877A 		vdiv.f32	s15, s13, s14
 17239              		.loc 20 1386 27
 17240 43ec 054B     		ldr	r3, .L852
 17241 43ee C3ED1C7A 		vstr.32	s15, [r3, #112]
1387:Src/main.c    ****           foc1.paramIdState = (foc1.data.isrCntr2 >= 30000) ? Ld : Rs;
 17242              		.loc 20 1387 41
 17243 43f2 044B     		ldr	r3, .L852
 17244 43f4 D3F8BC30 		ldr	r3, [r3, #188]
 17245              		.loc 20 1387 66
 17246 43f8 47F22F52 		movw	r2, #29999
 17247 43fc 9342     		cmp	r3, r2
 17248 43fe 21D9     		bls	.L716
 17249              		.loc 20 1387 66 is_stmt 0 discriminator 1
 17250 4400 0222     		movs	r2, #2
 17251 4402 20E0     		b	.L717
 17252              	.L853:
 17253              		.align	2
 17254              	.L852:
 17255 4404 00000000 		.word	foc1
 17256 4408 00000000 		.word	adcData
 17257 440c F8078039 		.word	964691960
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 840


 17258 4410 3ACD133F 		.word	1058262330
 17259 4414 3ACD933F 		.word	1066650938
 17260 4418 D0030000 		.word	foc1+976
 17261 441c E0030000 		.word	foc1+992
 17262 4420 F0030000 		.word	foc1+1008
 17263 4424 18010000 		.word	foc1+280
 17264 4428 58010000 		.word	foc1+344
 17265 442c D7B35D3F 		.word	1063105495
 17266 4430 D0020000 		.word	foc1+720
 17267 4434 CC020000 		.word	foc1+716
 17268 4438 A4020000 		.word	foc1+676
 17269 443c F4000000 		.word	foc1+244
 17270 4440 5F708930 		.word	814313567
 17271              	.L716:
 17272              		.loc 20 1387 66 discriminator 2
 17273 4444 0122     		movs	r2, #1
 17274              	.L717:
 17275              		.loc 20 1387 29 is_stmt 1 discriminator 4
 17276 4446 3E4B     		ldr	r3, .L854
 17277 4448 9A70     		strb	r2, [r3, #2]
1388:Src/main.c    ****           dataLog.trigger = 1;
 17278              		.loc 20 1388 27 discriminator 4
 17279 444a 3E4B     		ldr	r3, .L854+4
 17280 444c 0122     		movs	r2, #1
 17281 444e 1A70     		strb	r2, [r3]
 17282              	.L713:
1389:Src/main.c    ****         }
1390:Src/main.c    ****       }
1391:Src/main.c    ****       if (foc1.paramIdState == Ld)
 17283              		.loc 20 1391 15
 17284 4450 3B4B     		ldr	r3, .L854
 17285 4452 9B78     		ldrb	r3, [r3, #2]
 17286 4454 DBB2     		uxtb	r3, r3
 17287              		.loc 20 1391 10
 17288 4456 022B     		cmp	r3, #2
 17289 4458 40F04582 		bne	.L718
1392:Src/main.c    ****       {
1393:Src/main.c    ****         foc1.data.udRef = (foc1.data.idRef * foc1.data.id_Rs * 1.05f);
 17290              		.loc 20 1393 37
 17291 445c 384B     		ldr	r3, .L854
 17292 445e 93ED047A 		vldr.32	s14, [r3, #16]
 17293              		.loc 20 1393 55
 17294 4462 374B     		ldr	r3, .L854
 17295 4464 D3ED1C7A 		vldr.32	s15, [r3, #112]
 17296              		.loc 20 1393 44
 17297 4468 67EE277A 		vmul.f32	s15, s14, s15
 17298              		.loc 20 1393 62
 17299 446c 9FED367A 		vldr.32	s14, .L854+8
 17300 4470 67EE877A 		vmul.f32	s15, s15, s14
 17301              		.loc 20 1393 25
 17302 4474 324B     		ldr	r3, .L854
 17303 4476 C3ED027A 		vstr.32	s15, [r3, #8]
1394:Src/main.c    ****         // calc sin/cos
1395:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(0.f)));
 17304              		.loc 20 1395 30
 17305 447a 0020     		movs	r0, #0
 17306 447c FFF7FEFF 		bl	utSinAbs
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 841


 17307 4480 07EE900A 		vmov	s15, r0	@ int
 17308 4484 F8EEE77A 		vcvt.f32.s32	s15, s15
 17309 4488 9FED307A 		vldr.32	s14, .L854+12
 17310 448c 67EE877A 		vmul.f32	s15, s15, s14
 17311              		.loc 20 1395 28
 17312 4490 2B4B     		ldr	r3, .L854
 17313 4492 C3ED1A7A 		vstr.32	s15, [r3, #104]
1396:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(0.f)));
 17314              		.loc 20 1396 30
 17315 4496 0020     		movs	r0, #0
 17316 4498 FFF7FEFF 		bl	utCosAbs
 17317 449c 07EE900A 		vmov	s15, r0	@ int
 17318 44a0 F8EEE77A 		vcvt.f32.s32	s15, s15
 17319 44a4 9FED297A 		vldr.32	s14, .L854+12
 17320 44a8 67EE877A 		vmul.f32	s15, s15, s14
 17321              		.loc 20 1396 28
 17322 44ac 244B     		ldr	r3, .L854
 17323 44ae C3ED1B7A 		vstr.32	s15, [r3, #108]
1397:Src/main.c    ****         // calc UdRef
1398:Src/main.c    ****         foc1.data.id_Ud = _IQtoF(utSinAbs(_IQ(foc1.data.angle))) * foc1.data.udRef;
 17324              		.loc 20 1398 27
 17325 44b2 234B     		ldr	r3, .L854
 17326 44b4 D3ED367A 		vldr.32	s15, [r3, #216]
 17327 44b8 9FED257A 		vldr.32	s14, .L854+16
 17328 44bc 67EE877A 		vmul.f32	s15, s15, s14
 17329 44c0 FDEEE77A 		vcvt.s32.f32	s15, s15
 17330 44c4 17EE900A 		vmov	r0, s15	@ int
 17331 44c8 FFF7FEFF 		bl	utSinAbs
 17332 44cc 07EE900A 		vmov	s15, r0	@ int
 17333 44d0 F8EEE77A 		vcvt.f32.s32	s15, s15
 17334 44d4 9FED1D7A 		vldr.32	s14, .L854+12
 17335 44d8 27EE877A 		vmul.f32	s14, s15, s14
 17336              		.loc 20 1398 77
 17337 44dc 184B     		ldr	r3, .L854
 17338 44de D3ED027A 		vldr.32	s15, [r3, #8]
 17339              		.loc 20 1398 66
 17340 44e2 67EE277A 		vmul.f32	s15, s14, s15
 17341              		.loc 20 1398 25
 17342 44e6 164B     		ldr	r3, .L854
 17343 44e8 C3ED227A 		vstr.32	s15, [r3, #136]
1399:Src/main.c    ****         foc1.data.id_Uq = 0.f;
 17344              		.loc 20 1399 25
 17345 44ec 144B     		ldr	r3, .L854
 17346 44ee 4FF00002 		mov	r2, #0
 17347 44f2 C3F88C20 		str	r2, [r3, #140]	@ float
1400:Src/main.c    ****         // clarke transform for phase currents
1401:Src/main.c    ****         if (foc1.config.sim == 1)
 17348              		.loc 20 1401 24
 17349 44f6 124B     		ldr	r3, .L854
 17350 44f8 93F8E132 		ldrb	r3, [r3, #737]
 17351 44fc DBB2     		uxtb	r3, r3
 17352              		.loc 20 1401 12
 17353 44fe 012B     		cmp	r3, #1
 17354 4500 2ED1     		bne	.L719
1402:Src/main.c    ****         {
1403:Src/main.c    ****           foc1.data.isa = bldc1.isPhaseA;
 17355              		.loc 20 1403 32
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 842


 17356 4502 144B     		ldr	r3, .L854+20
 17357 4504 D3F8B030 		ldr	r3, [r3, #176]	@ float
 17358              		.loc 20 1403 25
 17359 4508 0D4A     		ldr	r2, .L854
 17360 450a 5364     		str	r3, [r2, #68]	@ float
1404:Src/main.c    ****           foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 17361              		.loc 20 1404 46
 17362 450c 114B     		ldr	r3, .L854+20
 17363 450e D3ED2C7A 		vldr.32	s15, [r3, #176]
 17364              		.loc 20 1404 39
 17365 4512 9FED117A 		vldr.32	s14, .L854+24
 17366 4516 27EE877A 		vmul.f32	s14, s15, s14
 17367              		.loc 20 1404 77
 17368 451a 0E4B     		ldr	r3, .L854+20
 17369 451c D3ED2D7A 		vldr.32	s15, [r3, #180]
 17370              		.loc 20 1404 70
 17371 4520 DFED0E6A 		vldr.32	s13, .L854+28
 17372 4524 67EEA67A 		vmul.f32	s15, s15, s13
 17373              		.loc 20 1404 56
 17374 4528 77EE277A 		vadd.f32	s15, s14, s15
 17375              		.loc 20 1404 25
 17376 452c 044B     		ldr	r3, .L854
 17377 452e C3ED127A 		vstr.32	s15, [r3, #72]
1405:Src/main.c    ****           foc1.volt.DcBusVolt = bldc1.udc;
 17378              		.loc 20 1405 38
 17379 4532 084B     		ldr	r3, .L854+20
 17380 4534 9B6C     		ldr	r3, [r3, #72]	@ float
 17381              		.loc 20 1405 31
 17382 4536 024A     		ldr	r2, .L854
 17383 4538 C2F8A432 		str	r3, [r2, #676]	@ float
 17384 453c 69E0     		b	.L720
 17385              	.L855:
 17386 453e 00BF     		.align	2
 17387              	.L854:
 17388 4540 00000000 		.word	foc1
 17389 4544 00000000 		.word	dataLog
 17390 4548 6666863F 		.word	1065772646
 17391 454c 00008033 		.word	864026624
 17392 4550 0000804B 		.word	1266679808
 17393 4554 00000000 		.word	bldc1
 17394 4558 3ACD133F 		.word	1058262330
 17395 455c 3ACD933F 		.word	1066650938
 17396              	.L719:
1406:Src/main.c    ****         }
1407:Src/main.c    ****         else if (foc1.config.sim == 0)
 17397              		.loc 20 1407 29
 17398 4560 AA4B     		ldr	r3, .L856
 17399 4562 93F8E132 		ldrb	r3, [r3, #737]
 17400 4566 DBB2     		uxtb	r3, r3
 17401              		.loc 20 1407 17
 17402 4568 002B     		cmp	r3, #0
 17403 456a 52D1     		bne	.L720
1408:Src/main.c    ****         {
1409:Src/main.c    ****           foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 17404              		.loc 20 1409 35
 17405 456c A84B     		ldr	r3, .L856+4
 17406 456e 1B68     		ldr	r3, [r3]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 843


 17407              		.loc 20 1409 41
 17408 4570 07EE903A 		vmov	s15, r3	@ int
 17409 4574 F8EEE77A 		vcvt.f32.s32	s15, s15
 17410 4578 9FEDA67A 		vldr.32	s14, .L856+8
 17411 457c 27EE877A 		vmul.f32	s14, s15, s14
 17412              		.loc 20 1409 67
 17413 4580 A24B     		ldr	r3, .L856
 17414 4582 D3EDBE7A 		vldr.32	s15, [r3, #760]
 17415              		.loc 20 1409 54
 17416 4586 27EE277A 		vmul.f32	s14, s14, s15
 17417              		.loc 20 1409 100
 17418 458a A04B     		ldr	r3, .L856
 17419 458c D3ED317A 		vldr.32	s15, [r3, #196]
 17420              		.loc 20 1409 89
 17421 4590 77EE677A 		vsub.f32	s15, s14, s15
 17422              		.loc 20 1409 25
 17423 4594 9D4B     		ldr	r3, .L856
 17424 4596 C3ED117A 		vstr.32	s15, [r3, #68]
1410:Src/main.c    ****           foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.
 17425              		.loc 20 1410 39
 17426 459a 9D4B     		ldr	r3, .L856+4
 17427 459c 5B68     		ldr	r3, [r3, #4]
 17428              		.loc 20 1410 45
 17429 459e 07EE903A 		vmov	s15, r3	@ int
 17430 45a2 F8EEE77A 		vcvt.f32.s32	s15, s15
 17431 45a6 9FED9B7A 		vldr.32	s14, .L856+8
 17432 45aa 27EE877A 		vmul.f32	s14, s15, s14
 17433              		.loc 20 1410 71
 17434 45ae 974B     		ldr	r3, .L856
 17435 45b0 D3EDBE7A 		vldr.32	s15, [r3, #760]
 17436              		.loc 20 1410 58
 17437 45b4 27EE277A 		vmul.f32	s14, s14, s15
 17438              		.loc 20 1410 104
 17439 45b8 944B     		ldr	r3, .L856
 17440 45ba D3ED327A 		vldr.32	s15, [r3, #200]
 17441              		.loc 20 1410 93
 17442 45be 77EE677A 		vsub.f32	s15, s14, s15
 17443              		.loc 20 1410 29
 17444 45c2 924B     		ldr	r3, .L856
 17445 45c4 C3ED197A 		vstr.32	s15, [r3, #100]
1411:Src/main.c    ****           foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 17446              		.loc 20 1411 50
 17447 45c8 904B     		ldr	r3, .L856
 17448 45ca D3ED117A 		vldr.32	s15, [r3, #68]
 17449              		.loc 20 1411 39
 17450 45ce 9FED927A 		vldr.32	s14, .L856+12
 17451 45d2 27EE877A 		vmul.f32	s14, s15, s14
 17452              		.loc 20 1411 80
 17453 45d6 8D4B     		ldr	r3, .L856
 17454 45d8 D3ED197A 		vldr.32	s15, [r3, #100]
 17455              		.loc 20 1411 69
 17456 45dc DFED8F6A 		vldr.32	s13, .L856+16
 17457 45e0 67EEA67A 		vmul.f32	s15, s15, s13
 17458              		.loc 20 1411 55
 17459 45e4 77EE277A 		vadd.f32	s15, s14, s15
 17460              		.loc 20 1411 25
 17461 45e8 884B     		ldr	r3, .L856
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 844


 17462 45ea C3ED127A 		vstr.32	s15, [r3, #72]
1412:Src/main.c    ****           foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 17463              		.loc 20 1412 47
 17464 45ee 884B     		ldr	r3, .L856+4
 17465 45f0 9B69     		ldr	r3, [r3, #24]
 17466              		.loc 20 1412 33
 17467 45f2 07EE903A 		vmov	s15, r3	@ int
 17468 45f6 F8EEE77A 		vcvt.f32.s32	s15, s15
 17469              		.loc 20 1412 53
 17470 45fa 9FED867A 		vldr.32	s14, .L856+8
 17471 45fe 27EE877A 		vmul.f32	s14, s15, s14
 17472              		.loc 20 1412 79
 17473 4602 824B     		ldr	r3, .L856
 17474 4604 D3EDBF7A 		vldr.32	s15, [r3, #764]
 17475              		.loc 20 1412 66
 17476 4608 67EE277A 		vmul.f32	s15, s14, s15
 17477              		.loc 20 1412 31
 17478 460c 7F4B     		ldr	r3, .L856
 17479 460e C3EDA97A 		vstr.32	s15, [r3, #676]
 17480              	.L720:
1413:Src/main.c    ****         }
1414:Src/main.c    ****         // Filtered data
1415:Src/main.c    ****         foc1.lpf_id.in = foc1.data.isd;
 17481              		.loc 20 1415 35
 17482 4612 7E4B     		ldr	r3, .L856
 17483 4614 DB6C     		ldr	r3, [r3, #76]	@ float
 17484              		.loc 20 1415 24
 17485 4616 7D4A     		ldr	r2, .L856
 17486 4618 C2F8D033 		str	r3, [r2, #976]	@ float
1416:Src/main.c    ****         foc1.lpf_iq.in = foc1.data.isq;
 17487              		.loc 20 1416 35
 17488 461c 7B4B     		ldr	r3, .L856
 17489 461e 1B6D     		ldr	r3, [r3, #80]	@ float
 17490              		.loc 20 1416 24
 17491 4620 7A4A     		ldr	r2, .L856
 17492 4622 C2F8E033 		str	r3, [r2, #992]	@ float
1417:Src/main.c    ****         foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 17493              		.loc 20 1417 36
 17494 4626 794B     		ldr	r3, .L856
 17495 4628 D3F8A432 		ldr	r3, [r3, #676]	@ float
 17496              		.loc 20 1417 25
 17497 462c 774A     		ldr	r2, .L856
 17498 462e C2F8F033 		str	r3, [r2, #1008]	@ float
1418:Src/main.c    ****         LPF_calc(&foc1.lpf_id);
 17499              		.loc 20 1418 9
 17500 4632 7B48     		ldr	r0, .L856+20
 17501 4634 FFF7FEFF 		bl	LPF_calc
1419:Src/main.c    ****         LPF_calc(&foc1.lpf_iq);
 17502              		.loc 20 1419 9
 17503 4638 7A48     		ldr	r0, .L856+24
 17504 463a FFF7FEFF 		bl	LPF_calc
1420:Src/main.c    ****         LPF_calc(&foc1.lpf_vdc);
 17505              		.loc 20 1420 9
 17506 463e 7A48     		ldr	r0, .L856+28
 17507 4640 FFF7FEFF 		bl	LPF_calc
1421:Src/main.c    ****         foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 17508              		.loc 20 1421 43
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 845


 17509 4644 714B     		ldr	r3, .L856
 17510 4646 D3F8F833 		ldr	r3, [r3, #1016]	@ float
 17511              		.loc 20 1421 29
 17512 464a 704A     		ldr	r2, .L856
 17513 464c C2F8A432 		str	r3, [r2, #676]	@ float
1422:Src/main.c    ****         // PARK transform for phase currents
1423:Src/main.c    ****         foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 17514              		.loc 20 1423 34
 17515 4650 6E4B     		ldr	r3, .L856
 17516 4652 93ED117A 		vldr.32	s14, [r3, #68]
 17517              		.loc 20 1423 50
 17518 4656 6D4B     		ldr	r3, .L856
 17519 4658 D3ED1B7A 		vldr.32	s15, [r3, #108]
 17520              		.loc 20 1423 39
 17521 465c 27EE277A 		vmul.f32	s14, s14, s15
 17522              		.loc 20 1423 71
 17523 4660 6A4B     		ldr	r3, .L856
 17524 4662 D3ED126A 		vldr.32	s13, [r3, #72]
 17525              		.loc 20 1423 87
 17526 4666 694B     		ldr	r3, .L856
 17527 4668 D3ED1A7A 		vldr.32	s15, [r3, #104]
 17528              		.loc 20 1423 76
 17529 466c 66EEA77A 		vmul.f32	s15, s13, s15
 17530              		.loc 20 1423 60
 17531 4670 77EE277A 		vadd.f32	s15, s14, s15
 17532              		.loc 20 1423 23
 17533 4674 654B     		ldr	r3, .L856
 17534 4676 C3ED137A 		vstr.32	s15, [r3, #76]
1424:Src/main.c    ****         foc1.data.isq = -foc1.data.isa * foc1.data.sinTheta + foc1.data.isb * foc1.data.cosTheta;
 17535              		.loc 20 1424 35
 17536 467a 644B     		ldr	r3, .L856
 17537 467c D3ED117A 		vldr.32	s15, [r3, #68]
 17538              		.loc 20 1424 25
 17539 4680 B1EE677A 		vneg.f32	s14, s15
 17540              		.loc 20 1424 51
 17541 4684 614B     		ldr	r3, .L856
 17542 4686 D3ED1A7A 		vldr.32	s15, [r3, #104]
 17543              		.loc 20 1424 40
 17544 468a 27EE277A 		vmul.f32	s14, s14, s15
 17545              		.loc 20 1424 72
 17546 468e 5F4B     		ldr	r3, .L856
 17547 4690 D3ED126A 		vldr.32	s13, [r3, #72]
 17548              		.loc 20 1424 88
 17549 4694 5D4B     		ldr	r3, .L856
 17550 4696 D3ED1B7A 		vldr.32	s15, [r3, #108]
 17551              		.loc 20 1424 77
 17552 469a 66EEA77A 		vmul.f32	s15, s13, s15
 17553              		.loc 20 1424 61
 17554 469e 77EE277A 		vadd.f32	s15, s14, s15
 17555              		.loc 20 1424 23
 17556 46a2 5A4B     		ldr	r3, .L856
 17557 46a4 C3ED147A 		vstr.32	s15, [r3, #80]
1425:Src/main.c    ****         // Saturation
1426:Src/main.c    ****         foc1.volt.usd = foc1.data.id_Ud;
 17558              		.loc 20 1426 34
 17559 46a8 584B     		ldr	r3, .L856
 17560 46aa D3F88830 		ldr	r3, [r3, #136]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 846


 17561              		.loc 20 1426 23
 17562 46ae 574A     		ldr	r2, .L856
 17563 46b0 C2F8CC32 		str	r3, [r2, #716]	@ float
1427:Src/main.c    ****         foc1.volt.usq = foc1.data.id_Uq;
 17564              		.loc 20 1427 34
 17565 46b4 554B     		ldr	r3, .L856
 17566 46b6 D3F88C30 		ldr	r3, [r3, #140]	@ float
 17567              		.loc 20 1427 23
 17568 46ba 544A     		ldr	r2, .L856
 17569 46bc C2F8D032 		str	r3, [r2, #720]	@ float
1428:Src/main.c    ****         foc1.volt.vMagMax = foc1.volt.dutyMax * SQRT3_BY_2 * foc1.volt.DcBusVolt; // 0.66666 => 2/3
 17570              		.loc 20 1428 38
 17571 46c0 524B     		ldr	r3, .L856
 17572 46c2 D3EDB67A 		vldr.32	s15, [r3, #728]
 17573              		.loc 20 1428 47
 17574 46c6 9FED597A 		vldr.32	s14, .L856+32
 17575 46ca 27EE877A 		vmul.f32	s14, s15, s14
 17576              		.loc 20 1428 71
 17577 46ce 4F4B     		ldr	r3, .L856
 17578 46d0 D3EDA97A 		vldr.32	s15, [r3, #676]
 17579              		.loc 20 1428 60
 17580 46d4 67EE277A 		vmul.f32	s15, s14, s15
 17581              		.loc 20 1428 27
 17582 46d8 4C4B     		ldr	r3, .L856
 17583 46da C3EDB57A 		vstr.32	s15, [r3, #724]
1429:Src/main.c    ****         utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMa
 17584              		.loc 20 1429 9
 17585 46de 4B4B     		ldr	r3, .L856
 17586 46e0 D3EDB57A 		vldr.32	s15, [r3, #724]
 17587 46e4 B0EE670A 		vmov.f32	s0, s15
 17588 46e8 5149     		ldr	r1, .L856+36
 17589 46ea 5248     		ldr	r0, .L856+40
 17590 46ec FFF7FEFF 		bl	utils_saturate_vector_2d
1430:Src/main.c    ****         foc1.volt.usd = foc1.volt.usd / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 17591              		.loc 20 1430 34
 17592 46f0 464B     		ldr	r3, .L856
 17593 46f2 D3EDB36A 		vldr.32	s13, [r3, #716]
 17594              		.loc 20 1430 51
 17595 46f6 454B     		ldr	r3, .L856
 17596 46f8 D3EDA97A 		vldr.32	s15, [r3, #676]
 17597              		.loc 20 1430 62
 17598 46fc 9FED477A 		vldr.32	s14, .L856+16
 17599 4700 27EE877A 		vmul.f32	s14, s15, s14
 17600              		.loc 20 1430 39
 17601 4704 C6EE877A 		vdiv.f32	s15, s13, s14
 17602              		.loc 20 1430 23
 17603 4708 404B     		ldr	r3, .L856
 17604 470a C3EDB37A 		vstr.32	s15, [r3, #716]
1431:Src/main.c    ****         foc1.volt.usq = foc1.volt.usq / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 17605              		.loc 20 1431 34
 17606 470e 3F4B     		ldr	r3, .L856
 17607 4710 D3EDB46A 		vldr.32	s13, [r3, #720]
 17608              		.loc 20 1431 51
 17609 4714 3D4B     		ldr	r3, .L856
 17610 4716 D3EDA97A 		vldr.32	s15, [r3, #676]
 17611              		.loc 20 1431 62
 17612 471a 9FED407A 		vldr.32	s14, .L856+16
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 847


 17613 471e 27EE877A 		vmul.f32	s14, s15, s14
 17614              		.loc 20 1431 39
 17615 4722 C6EE877A 		vdiv.f32	s15, s13, s14
 17616              		.loc 20 1431 23
 17617 4726 394B     		ldr	r3, .L856
 17618 4728 C3EDB47A 		vstr.32	s15, [r3, #720]
1432:Src/main.c    ****         // calc voltages
1433:Src/main.c    ****         foc1.volt.MfuncV1 = foc1.svgen.Ta;
 17619              		.loc 20 1433 39
 17620 472c 374B     		ldr	r3, .L856
 17621 472e D3F8FC30 		ldr	r3, [r3, #252]	@ float
 17622              		.loc 20 1433 27
 17623 4732 364A     		ldr	r2, .L856
 17624 4734 C2F8A832 		str	r3, [r2, #680]	@ float
1434:Src/main.c    ****         foc1.volt.MfuncV2 = foc1.svgen.Tb;
 17625              		.loc 20 1434 39
 17626 4738 344B     		ldr	r3, .L856
 17627 473a D3F80031 		ldr	r3, [r3, #256]	@ float
 17628              		.loc 20 1434 27
 17629 473e 334A     		ldr	r2, .L856
 17630 4740 C2F8AC32 		str	r3, [r2, #684]	@ float
1435:Src/main.c    ****         foc1.volt.MfuncV3 = foc1.svgen.Tc;
 17631              		.loc 20 1435 39
 17632 4744 314B     		ldr	r3, .L856
 17633 4746 D3F80431 		ldr	r3, [r3, #260]	@ float
 17634              		.loc 20 1435 27
 17635 474a 304A     		ldr	r2, .L856
 17636 474c C2F8B032 		str	r3, [r2, #688]	@ float
1436:Src/main.c    ****         foc1.calc.volt(&foc1.volt);
 17637              		.loc 20 1436 18
 17638 4750 2E4B     		ldr	r3, .L856
 17639 4752 D3F80C34 		ldr	r3, [r3, #1036]
 17640              		.loc 20 1436 9
 17641 4756 3848     		ldr	r0, .L856+44
 17642 4758 9847     		blx	r3
 17643              	.LVL54:
1437:Src/main.c    ****         //calc IPARK transform (IPARK output -> SVGEN input)
1438:Src/main.c    ****         foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 17644              		.loc 20 1438 35
 17645 475a 2C4B     		ldr	r3, .L856
 17646 475c 93EDB37A 		vldr.32	s14, [r3, #716]
 17647              		.loc 20 1438 51
 17648 4760 2A4B     		ldr	r3, .L856
 17649 4762 D3ED1B7A 		vldr.32	s15, [r3, #108]
 17650              		.loc 20 1438 40
 17651 4766 27EE277A 		vmul.f32	s14, s14, s15
 17652              		.loc 20 1438 72
 17653 476a 284B     		ldr	r3, .L856
 17654 476c D3EDB46A 		vldr.32	s13, [r3, #720]
 17655              		.loc 20 1438 88
 17656 4770 264B     		ldr	r3, .L856
 17657 4772 D3ED1A7A 		vldr.32	s15, [r3, #104]
 17658              		.loc 20 1438 77
 17659 4776 66EEA77A 		vmul.f32	s15, s13, s15
 17660              		.loc 20 1438 61
 17661 477a 77EE677A 		vsub.f32	s15, s14, s15
 17662              		.loc 20 1438 24
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 848


 17663 477e 234B     		ldr	r3, .L856
 17664 4780 C3ED3D7A 		vstr.32	s15, [r3, #244]
1439:Src/main.c    ****         foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 17665              		.loc 20 1439 35
 17666 4784 214B     		ldr	r3, .L856
 17667 4786 93EDB47A 		vldr.32	s14, [r3, #720]
 17668              		.loc 20 1439 51
 17669 478a 204B     		ldr	r3, .L856
 17670 478c D3ED1B7A 		vldr.32	s15, [r3, #108]
 17671              		.loc 20 1439 40
 17672 4790 27EE277A 		vmul.f32	s14, s14, s15
 17673              		.loc 20 1439 72
 17674 4794 1D4B     		ldr	r3, .L856
 17675 4796 D3EDB36A 		vldr.32	s13, [r3, #716]
 17676              		.loc 20 1439 88
 17677 479a 1C4B     		ldr	r3, .L856
 17678 479c D3ED1A7A 		vldr.32	s15, [r3, #104]
 17679              		.loc 20 1439 77
 17680 47a0 66EEA77A 		vmul.f32	s15, s13, s15
 17681              		.loc 20 1439 61
 17682 47a4 77EE277A 		vadd.f32	s15, s14, s15
 17683              		.loc 20 1439 24
 17684 47a8 184B     		ldr	r3, .L856
 17685 47aa C3ED3E7A 		vstr.32	s15, [r3, #248]
1440:Src/main.c    ****         // calc space-vector generator
1441:Src/main.c    ****         foc1.calc.svgen(&foc1.svgen);
 17686              		.loc 20 1441 18
 17687 47ae 174B     		ldr	r3, .L856
 17688 47b0 D3F80434 		ldr	r3, [r3, #1028]
 17689              		.loc 20 1441 9
 17690 47b4 2148     		ldr	r0, .L856+48
 17691 47b6 9847     		blx	r3
 17692              	.LVL55:
1442:Src/main.c    ****         // identify Ls
1443:Src/main.c    ****         if (foc1.data.isrCntr2 >= 50000)
 17693              		.loc 20 1443 22
 17694 47b8 144B     		ldr	r3, .L856
 17695 47ba D3F8BC30 		ldr	r3, [r3, #188]
 17696              		.loc 20 1443 12
 17697 47be 4CF24F32 		movw	r2, #49999
 17698 47c2 9342     		cmp	r3, r2
 17699 47c4 7ED9     		bls	.L721
1444:Src/main.c    ****         {
1445:Src/main.c    ****           foc1.data.id_UdAmpl = (foc1.data.id_Ud > foc1.data.id_UdAmpl) ? foc1.data.id_Ud : foc1.da
 17700              		.loc 20 1445 43
 17701 47c6 114B     		ldr	r3, .L856
 17702 47c8 93ED227A 		vldr.32	s14, [r3, #136]
 17703              		.loc 20 1445 61
 17704 47cc 0F4B     		ldr	r3, .L856
 17705 47ce D3ED247A 		vldr.32	s15, [r3, #144]
 17706              		.loc 20 1445 91
 17707 47d2 B4EEE77A 		vcmpe.f32	s14, s15
 17708 47d6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 17709 47da 03DD     		ble	.L791
 17710              		.loc 20 1445 91 is_stmt 0 discriminator 1
 17711 47dc 0B4B     		ldr	r3, .L856
 17712 47de D3F88830 		ldr	r3, [r3, #136]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 849


 17713 47e2 02E0     		b	.L724
 17714              	.L791:
 17715              		.loc 20 1445 91 discriminator 2
 17716 47e4 094B     		ldr	r3, .L856
 17717 47e6 D3F89030 		ldr	r3, [r3, #144]	@ float
 17718              	.L724:
 17719              		.loc 20 1445 31 is_stmt 1 discriminator 4
 17720 47ea 084A     		ldr	r2, .L856
 17721 47ec C2F89030 		str	r3, [r2, #144]	@ float
1446:Src/main.c    ****           foc1.data.id_IdAmpl = (foc1.data.isd > foc1.data.id_IdAmpl) ? foc1.data.isd : foc1.data.i
 17722              		.loc 20 1446 43 discriminator 4
 17723 47f0 064B     		ldr	r3, .L856
 17724 47f2 93ED137A 		vldr.32	s14, [r3, #76]
 17725              		.loc 20 1446 59 discriminator 4
 17726 47f6 054B     		ldr	r3, .L856
 17727 47f8 D3ED267A 		vldr.32	s15, [r3, #152]
 17728              		.loc 20 1446 87 discriminator 4
 17729 47fc B4EEE77A 		vcmpe.f32	s14, s15
 17730 4800 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 17731 4804 1CDD     		ble	.L792
 17732              		.loc 20 1446 87 is_stmt 0 discriminator 1
 17733 4806 014B     		ldr	r3, .L856
 17734 4808 DB6C     		ldr	r3, [r3, #76]	@ float
 17735 480a 1CE0     		b	.L727
 17736              	.L857:
 17737              		.align	2
 17738              	.L856:
 17739 480c 00000000 		.word	foc1
 17740 4810 00000000 		.word	adcData
 17741 4814 F8078039 		.word	964691960
 17742 4818 3ACD133F 		.word	1058262330
 17743 481c 3ACD933F 		.word	1066650938
 17744 4820 D0030000 		.word	foc1+976
 17745 4824 E0030000 		.word	foc1+992
 17746 4828 F0030000 		.word	foc1+1008
 17747 482c D7B35D3F 		.word	1063105495
 17748 4830 D0020000 		.word	foc1+720
 17749 4834 CC020000 		.word	foc1+716
 17750 4838 A4020000 		.word	foc1+676
 17751 483c F4000000 		.word	foc1+244
 17752              	.L792:
 17753              		.loc 20 1446 87 discriminator 2
 17754 4840 694B     		ldr	r3, .L858
 17755 4842 D3F89830 		ldr	r3, [r3, #152]	@ float
 17756              	.L727:
 17757              		.loc 20 1446 31 is_stmt 1 discriminator 4
 17758 4846 684A     		ldr	r2, .L858
 17759 4848 C2F89830 		str	r3, [r2, #152]	@ float
1447:Src/main.c    ****           //foc1.data.id_UdErr = foc1.config.Rds_on * fabsf(foc1.data.id_IdAmpl) + (foc1.config.dea
1448:Src/main.c    ****           dataLog.trigger = 1;
 17760              		.loc 20 1448 27 discriminator 4
 17761 484c 674B     		ldr	r3, .L858+4
 17762 484e 0122     		movs	r2, #1
 17763 4850 1A70     		strb	r2, [r3]
1449:Src/main.c    ****           foc1.data.id_Zs = foc1.data.id_UdAmpl / foc1.data.id_IdAmpl;                             
 17764              		.loc 20 1449 38 discriminator 4
 17765 4852 654B     		ldr	r3, .L858
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 850


 17766 4854 D3ED246A 		vldr.32	s13, [r3, #144]
 17767              		.loc 20 1449 60 discriminator 4
 17768 4858 634B     		ldr	r3, .L858
 17769 485a 93ED267A 		vldr.32	s14, [r3, #152]
 17770              		.loc 20 1449 49 discriminator 4
 17771 485e C6EE877A 		vdiv.f32	s15, s13, s14
 17772              		.loc 20 1449 27 discriminator 4
 17773 4862 614B     		ldr	r3, .L858
 17774 4864 C3ED207A 		vstr.32	s15, [r3, #128]
1450:Src/main.c    ****           foc1.data.id_Xs = sqrtf(foc1.data.id_Zs * foc1.data.id_Zs - foc1.data.id_Rs * foc1.data.i
 17775              		.loc 20 1450 44 discriminator 4
 17776 4868 5F4B     		ldr	r3, .L858
 17777 486a 93ED207A 		vldr.32	s14, [r3, #128]
 17778              		.loc 20 1450 62 discriminator 4
 17779 486e 5E4B     		ldr	r3, .L858
 17780 4870 D3ED207A 		vldr.32	s15, [r3, #128]
 17781              		.loc 20 1450 51 discriminator 4
 17782 4874 27EE277A 		vmul.f32	s14, s14, s15
 17783              		.loc 20 1450 80 discriminator 4
 17784 4878 5B4B     		ldr	r3, .L858
 17785 487a D3ED1C6A 		vldr.32	s13, [r3, #112]
 17786              		.loc 20 1450 98 discriminator 4
 17787 487e 5A4B     		ldr	r3, .L858
 17788 4880 D3ED1C7A 		vldr.32	s15, [r3, #112]
 17789              		.loc 20 1450 87 discriminator 4
 17790 4884 66EEA77A 		vmul.f32	s15, s13, s15
 17791              		.loc 20 1450 29 discriminator 4
 17792 4888 77EE677A 		vsub.f32	s15, s14, s15
 17793 488c B0EE670A 		vmov.f32	s0, s15
 17794 4890 FFF7FEFF 		bl	sqrtf
 17795 4894 F0EE407A 		vmov.f32	s15, s0
 17796              		.loc 20 1450 27 discriminator 4
 17797 4898 534B     		ldr	r3, .L858
 17798 489a C3ED217A 		vstr.32	s15, [r3, #132]
1451:Src/main.c    ****           foc1.data.id_Ls = foc1.data.id_Xs / (M_2PI * foc1.data.freq);                            
 17799              		.loc 20 1451 38 discriminator 4
 17800 489e 524B     		ldr	r3, .L858
 17801 48a0 D3ED216A 		vldr.32	s13, [r3, #132]
 17802              		.loc 20 1451 65 discriminator 4
 17803 48a4 504B     		ldr	r3, .L858
 17804 48a6 D3ED347A 		vldr.32	s15, [r3, #208]
 17805              		.loc 20 1451 54 discriminator 4
 17806 48aa 9FED517A 		vldr.32	s14, .L858+8
 17807 48ae 27EE877A 		vmul.f32	s14, s15, s14
 17808              		.loc 20 1451 45 discriminator 4
 17809 48b2 C6EE877A 		vdiv.f32	s15, s13, s14
 17810              		.loc 20 1451 27 discriminator 4
 17811 48b6 4C4B     		ldr	r3, .L858
 17812 48b8 C3ED1D7A 		vstr.32	s15, [r3, #116]
1452:Src/main.c    ****           foc1.data.id_Ld = foc1.data.id_Ls;
 17813              		.loc 20 1452 38 discriminator 4
 17814 48bc 4A4B     		ldr	r3, .L858
 17815 48be 5B6F     		ldr	r3, [r3, #116]	@ float
 17816              		.loc 20 1452 27 discriminator 4
 17817 48c0 494A     		ldr	r2, .L858
 17818 48c2 9367     		str	r3, [r2, #120]	@ float
 17819              	.L721:
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 851


1453:Src/main.c    ****         }
1454:Src/main.c    ****         if (foc1.data.isrCntr2 >= 70000)
 17820              		.loc 20 1454 22
 17821 48c4 484B     		ldr	r3, .L858
 17822 48c6 D3F8BC30 		ldr	r3, [r3, #188]
 17823              		.loc 20 1454 12
 17824 48ca 4A4A     		ldr	r2, .L858+12
 17825 48cc 9342     		cmp	r3, r2
 17826 48ce 0AD9     		bls	.L718
1455:Src/main.c    ****         {
1456:Src/main.c    ****           foc1.paramIdState = Lq;
 17827              		.loc 20 1456 29
 17828 48d0 454B     		ldr	r3, .L858
 17829 48d2 0322     		movs	r2, #3
 17830 48d4 9A70     		strb	r2, [r3, #2]
1457:Src/main.c    ****           foc1.data.id_UdAmpl = foc1.data.id_IdAmpl = 0.f;
 17831              		.loc 20 1457 53
 17832 48d6 4FF00003 		mov	r3, #0
 17833 48da 434A     		ldr	r2, .L858
 17834 48dc C2F89830 		str	r3, [r2, #152]	@ float
 17835              		.loc 20 1457 31
 17836 48e0 414A     		ldr	r2, .L858
 17837 48e2 C2F89030 		str	r3, [r2, #144]	@ float
 17838              	.L718:
1458:Src/main.c    ****         }
1459:Src/main.c    ****       }
1460:Src/main.c    ****       if (foc1.paramIdState == Lq)
 17839              		.loc 20 1460 15
 17840 48e6 404B     		ldr	r3, .L858
 17841 48e8 9B78     		ldrb	r3, [r3, #2]
 17842 48ea DBB2     		uxtb	r3, r3
 17843              		.loc 20 1460 10
 17844 48ec 032B     		cmp	r3, #3
 17845 48ee 40F05282 		bne	.L728
1461:Src/main.c    ****       {
1462:Src/main.c    ****         //foc1.data.udRef = (10.0f * foc1.data.id_Rs) / (foc1.volt.DcBusVolt * _2DIV_SQRT3); // (Im
1463:Src/main.c    ****         foc1.data.udRef = (foc1.data.idRef * foc1.data.id_Rs * 1.05f);
 17846              		.loc 20 1463 37
 17847 48f2 3D4B     		ldr	r3, .L858
 17848 48f4 93ED047A 		vldr.32	s14, [r3, #16]
 17849              		.loc 20 1463 55
 17850 48f8 3B4B     		ldr	r3, .L858
 17851 48fa D3ED1C7A 		vldr.32	s15, [r3, #112]
 17852              		.loc 20 1463 44
 17853 48fe 67EE277A 		vmul.f32	s15, s14, s15
 17854              		.loc 20 1463 62
 17855 4902 9FED3D7A 		vldr.32	s14, .L858+16
 17856 4906 67EE877A 		vmul.f32	s15, s15, s14
 17857              		.loc 20 1463 25
 17858 490a 374B     		ldr	r3, .L858
 17859 490c C3ED027A 		vstr.32	s15, [r3, #8]
1464:Src/main.c    ****         // calc sin/cos
1465:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(0.f)));
 17860              		.loc 20 1465 30
 17861 4910 0020     		movs	r0, #0
 17862 4912 FFF7FEFF 		bl	utSinAbs
 17863 4916 07EE900A 		vmov	s15, r0	@ int
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 852


 17864 491a F8EEE77A 		vcvt.f32.s32	s15, s15
 17865 491e 9FED377A 		vldr.32	s14, .L858+20
 17866 4922 67EE877A 		vmul.f32	s15, s15, s14
 17867              		.loc 20 1465 28
 17868 4926 304B     		ldr	r3, .L858
 17869 4928 C3ED1A7A 		vstr.32	s15, [r3, #104]
1466:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(0.f)));
 17870              		.loc 20 1466 30
 17871 492c 0020     		movs	r0, #0
 17872 492e FFF7FEFF 		bl	utCosAbs
 17873 4932 07EE900A 		vmov	s15, r0	@ int
 17874 4936 F8EEE77A 		vcvt.f32.s32	s15, s15
 17875 493a 9FED307A 		vldr.32	s14, .L858+20
 17876 493e 67EE877A 		vmul.f32	s15, s15, s14
 17877              		.loc 20 1466 28
 17878 4942 294B     		ldr	r3, .L858
 17879 4944 C3ED1B7A 		vstr.32	s15, [r3, #108]
1467:Src/main.c    ****         // calc UdRef
1468:Src/main.c    ****         foc1.data.id_Ud = 0.f;
 17880              		.loc 20 1468 25
 17881 4948 274B     		ldr	r3, .L858
 17882 494a 4FF00002 		mov	r2, #0
 17883 494e C3F88820 		str	r2, [r3, #136]	@ float
1469:Src/main.c    ****         foc1.data.id_Uq = (foc1.data.isrCntr2 >= 75000) ? _IQtoF(utSinAbs(_IQ(foc1.data.angle))) * 
 17884              		.loc 20 1469 37
 17885 4952 254B     		ldr	r3, .L858
 17886 4954 D3F8BC30 		ldr	r3, [r3, #188]
 17887              		.loc 20 1469 116
 17888 4958 294A     		ldr	r2, .L858+24
 17889 495a 9342     		cmp	r3, r2
 17890 495c 1AD9     		bls	.L729
 17891              		.loc 20 1469 59 discriminator 1
 17892 495e 224B     		ldr	r3, .L858
 17893 4960 D3ED367A 		vldr.32	s15, [r3, #216]
 17894 4964 9FED277A 		vldr.32	s14, .L858+28
 17895 4968 67EE877A 		vmul.f32	s15, s15, s14
 17896 496c FDEEE77A 		vcvt.s32.f32	s15, s15
 17897 4970 17EE900A 		vmov	r0, s15	@ int
 17898 4974 FFF7FEFF 		bl	utSinAbs
 17899 4978 07EE900A 		vmov	s15, r0	@ int
 17900 497c F8EEE77A 		vcvt.f32.s32	s15, s15
 17901 4980 9FED1E7A 		vldr.32	s14, .L858+20
 17902 4984 27EE877A 		vmul.f32	s14, s15, s14
 17903              		.loc 20 1469 109 discriminator 1
 17904 4988 174B     		ldr	r3, .L858
 17905 498a D3ED027A 		vldr.32	s15, [r3, #8]
 17906              		.loc 20 1469 116 discriminator 1
 17907 498e 67EE277A 		vmul.f32	s15, s14, s15
 17908 4992 01E0     		b	.L730
 17909              	.L729:
 17910              		.loc 20 1469 116 is_stmt 0 discriminator 2
 17911 4994 DFED1C7A 		vldr.32	s15, .L858+32
 17912              	.L730:
 17913              		.loc 20 1469 25 is_stmt 1 discriminator 4
 17914 4998 134B     		ldr	r3, .L858
 17915 499a C3ED237A 		vstr.32	s15, [r3, #140]
1470:Src/main.c    ****         // clarke transform for phase currents
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 853


1471:Src/main.c    ****         if (foc1.config.sim == 1)
 17916              		.loc 20 1471 24 discriminator 4
 17917 499e 124B     		ldr	r3, .L858
 17918 49a0 93F8E132 		ldrb	r3, [r3, #737]
 17919 49a4 DBB2     		uxtb	r3, r3
 17920              		.loc 20 1471 12 discriminator 4
 17921 49a6 012B     		cmp	r3, #1
 17922 49a8 36D1     		bne	.L731
1472:Src/main.c    ****         {
1473:Src/main.c    ****           foc1.data.isa = bldc1.isPhaseA;
 17923              		.loc 20 1473 32
 17924 49aa 184B     		ldr	r3, .L858+36
 17925 49ac D3F8B030 		ldr	r3, [r3, #176]	@ float
 17926              		.loc 20 1473 25
 17927 49b0 0D4A     		ldr	r2, .L858
 17928 49b2 5364     		str	r3, [r2, #68]	@ float
1474:Src/main.c    ****           foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 17929              		.loc 20 1474 46
 17930 49b4 154B     		ldr	r3, .L858+36
 17931 49b6 D3ED2C7A 		vldr.32	s15, [r3, #176]
 17932              		.loc 20 1474 39
 17933 49ba 9FED157A 		vldr.32	s14, .L858+40
 17934 49be 27EE877A 		vmul.f32	s14, s15, s14
 17935              		.loc 20 1474 77
 17936 49c2 124B     		ldr	r3, .L858+36
 17937 49c4 D3ED2D7A 		vldr.32	s15, [r3, #180]
 17938              		.loc 20 1474 70
 17939 49c8 DFED126A 		vldr.32	s13, .L858+44
 17940 49cc 67EEA67A 		vmul.f32	s15, s15, s13
 17941              		.loc 20 1474 56
 17942 49d0 77EE277A 		vadd.f32	s15, s14, s15
 17943              		.loc 20 1474 25
 17944 49d4 044B     		ldr	r3, .L858
 17945 49d6 C3ED127A 		vstr.32	s15, [r3, #72]
1475:Src/main.c    ****           foc1.volt.DcBusVolt = bldc1.udc;
 17946              		.loc 20 1475 38
 17947 49da 0C4B     		ldr	r3, .L858+36
 17948 49dc 9B6C     		ldr	r3, [r3, #72]	@ float
 17949              		.loc 20 1475 31
 17950 49de 024A     		ldr	r2, .L858
 17951 49e0 C2F8A432 		str	r3, [r2, #676]	@ float
 17952 49e4 71E0     		b	.L732
 17953              	.L859:
 17954 49e6 00BF     		.align	2
 17955              	.L858:
 17956 49e8 00000000 		.word	foc1
 17957 49ec 00000000 		.word	dataLog
 17958 49f0 DB0FC940 		.word	1086918619
 17959 49f4 6F110100 		.word	69999
 17960 49f8 6666863F 		.word	1065772646
 17961 49fc 00008033 		.word	864026624
 17962 4a00 F7240100 		.word	74999
 17963 4a04 0000804B 		.word	1266679808
 17964 4a08 00000000 		.word	0
 17965 4a0c 00000000 		.word	bldc1
 17966 4a10 3ACD133F 		.word	1058262330
 17967 4a14 3ACD933F 		.word	1066650938
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 854


 17968              	.L731:
1476:Src/main.c    ****         }
1477:Src/main.c    ****         else if (foc1.config.sim == 0)
 17969              		.loc 20 1477 29
 17970 4a18 AA4B     		ldr	r3, .L860
 17971 4a1a 93F8E132 		ldrb	r3, [r3, #737]
 17972 4a1e DBB2     		uxtb	r3, r3
 17973              		.loc 20 1477 17
 17974 4a20 002B     		cmp	r3, #0
 17975 4a22 52D1     		bne	.L732
1478:Src/main.c    ****         {
1479:Src/main.c    ****           foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 17976              		.loc 20 1479 35
 17977 4a24 A84B     		ldr	r3, .L860+4
 17978 4a26 1B68     		ldr	r3, [r3]
 17979              		.loc 20 1479 41
 17980 4a28 07EE903A 		vmov	s15, r3	@ int
 17981 4a2c F8EEE77A 		vcvt.f32.s32	s15, s15
 17982 4a30 9FEDA67A 		vldr.32	s14, .L860+8
 17983 4a34 27EE877A 		vmul.f32	s14, s15, s14
 17984              		.loc 20 1479 67
 17985 4a38 A24B     		ldr	r3, .L860
 17986 4a3a D3EDBE7A 		vldr.32	s15, [r3, #760]
 17987              		.loc 20 1479 54
 17988 4a3e 27EE277A 		vmul.f32	s14, s14, s15
 17989              		.loc 20 1479 100
 17990 4a42 A04B     		ldr	r3, .L860
 17991 4a44 D3ED317A 		vldr.32	s15, [r3, #196]
 17992              		.loc 20 1479 89
 17993 4a48 77EE677A 		vsub.f32	s15, s14, s15
 17994              		.loc 20 1479 25
 17995 4a4c 9D4B     		ldr	r3, .L860
 17996 4a4e C3ED117A 		vstr.32	s15, [r3, #68]
1480:Src/main.c    ****           foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.
 17997              		.loc 20 1480 39
 17998 4a52 9D4B     		ldr	r3, .L860+4
 17999 4a54 5B68     		ldr	r3, [r3, #4]
 18000              		.loc 20 1480 45
 18001 4a56 07EE903A 		vmov	s15, r3	@ int
 18002 4a5a F8EEE77A 		vcvt.f32.s32	s15, s15
 18003 4a5e 9FED9B7A 		vldr.32	s14, .L860+8
 18004 4a62 27EE877A 		vmul.f32	s14, s15, s14
 18005              		.loc 20 1480 71
 18006 4a66 974B     		ldr	r3, .L860
 18007 4a68 D3EDBE7A 		vldr.32	s15, [r3, #760]
 18008              		.loc 20 1480 58
 18009 4a6c 27EE277A 		vmul.f32	s14, s14, s15
 18010              		.loc 20 1480 104
 18011 4a70 944B     		ldr	r3, .L860
 18012 4a72 D3ED327A 		vldr.32	s15, [r3, #200]
 18013              		.loc 20 1480 93
 18014 4a76 77EE677A 		vsub.f32	s15, s14, s15
 18015              		.loc 20 1480 29
 18016 4a7a 924B     		ldr	r3, .L860
 18017 4a7c C3ED197A 		vstr.32	s15, [r3, #100]
1481:Src/main.c    ****           foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 18018              		.loc 20 1481 50
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 855


 18019 4a80 904B     		ldr	r3, .L860
 18020 4a82 D3ED117A 		vldr.32	s15, [r3, #68]
 18021              		.loc 20 1481 39
 18022 4a86 9FED927A 		vldr.32	s14, .L860+12
 18023 4a8a 27EE877A 		vmul.f32	s14, s15, s14
 18024              		.loc 20 1481 80
 18025 4a8e 8D4B     		ldr	r3, .L860
 18026 4a90 D3ED197A 		vldr.32	s15, [r3, #100]
 18027              		.loc 20 1481 69
 18028 4a94 DFED8F6A 		vldr.32	s13, .L860+16
 18029 4a98 67EEA67A 		vmul.f32	s15, s15, s13
 18030              		.loc 20 1481 55
 18031 4a9c 77EE277A 		vadd.f32	s15, s14, s15
 18032              		.loc 20 1481 25
 18033 4aa0 884B     		ldr	r3, .L860
 18034 4aa2 C3ED127A 		vstr.32	s15, [r3, #72]
1482:Src/main.c    ****           foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 18035              		.loc 20 1482 47
 18036 4aa6 884B     		ldr	r3, .L860+4
 18037 4aa8 9B69     		ldr	r3, [r3, #24]
 18038              		.loc 20 1482 33
 18039 4aaa 07EE903A 		vmov	s15, r3	@ int
 18040 4aae F8EEE77A 		vcvt.f32.s32	s15, s15
 18041              		.loc 20 1482 53
 18042 4ab2 9FED867A 		vldr.32	s14, .L860+8
 18043 4ab6 27EE877A 		vmul.f32	s14, s15, s14
 18044              		.loc 20 1482 79
 18045 4aba 824B     		ldr	r3, .L860
 18046 4abc D3EDBF7A 		vldr.32	s15, [r3, #764]
 18047              		.loc 20 1482 66
 18048 4ac0 67EE277A 		vmul.f32	s15, s14, s15
 18049              		.loc 20 1482 31
 18050 4ac4 7F4B     		ldr	r3, .L860
 18051 4ac6 C3EDA97A 		vstr.32	s15, [r3, #676]
 18052              	.L732:
1483:Src/main.c    ****         }
1484:Src/main.c    ****         // Filtered data
1485:Src/main.c    ****         foc1.lpf_id.in = foc1.data.isd;
 18053              		.loc 20 1485 35
 18054 4aca 7E4B     		ldr	r3, .L860
 18055 4acc DB6C     		ldr	r3, [r3, #76]	@ float
 18056              		.loc 20 1485 24
 18057 4ace 7D4A     		ldr	r2, .L860
 18058 4ad0 C2F8D033 		str	r3, [r2, #976]	@ float
1486:Src/main.c    ****         foc1.lpf_iq.in = foc1.data.isq;
 18059              		.loc 20 1486 35
 18060 4ad4 7B4B     		ldr	r3, .L860
 18061 4ad6 1B6D     		ldr	r3, [r3, #80]	@ float
 18062              		.loc 20 1486 24
 18063 4ad8 7A4A     		ldr	r2, .L860
 18064 4ada C2F8E033 		str	r3, [r2, #992]	@ float
1487:Src/main.c    ****         foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 18065              		.loc 20 1487 36
 18066 4ade 794B     		ldr	r3, .L860
 18067 4ae0 D3F8A432 		ldr	r3, [r3, #676]	@ float
 18068              		.loc 20 1487 25
 18069 4ae4 774A     		ldr	r2, .L860
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 856


 18070 4ae6 C2F8F033 		str	r3, [r2, #1008]	@ float
1488:Src/main.c    ****         LPF_calc(&foc1.lpf_id);
 18071              		.loc 20 1488 9
 18072 4aea 7B48     		ldr	r0, .L860+20
 18073 4aec FFF7FEFF 		bl	LPF_calc
1489:Src/main.c    ****         LPF_calc(&foc1.lpf_iq);
 18074              		.loc 20 1489 9
 18075 4af0 7A48     		ldr	r0, .L860+24
 18076 4af2 FFF7FEFF 		bl	LPF_calc
1490:Src/main.c    ****         LPF_calc(&foc1.lpf_vdc);
 18077              		.loc 20 1490 9
 18078 4af6 7A48     		ldr	r0, .L860+28
 18079 4af8 FFF7FEFF 		bl	LPF_calc
1491:Src/main.c    ****         foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 18080              		.loc 20 1491 43
 18081 4afc 714B     		ldr	r3, .L860
 18082 4afe D3F8F833 		ldr	r3, [r3, #1016]	@ float
 18083              		.loc 20 1491 29
 18084 4b02 704A     		ldr	r2, .L860
 18085 4b04 C2F8A432 		str	r3, [r2, #676]	@ float
1492:Src/main.c    ****         // PARK transform for phase currents
1493:Src/main.c    ****         foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 18086              		.loc 20 1493 34
 18087 4b08 6E4B     		ldr	r3, .L860
 18088 4b0a 93ED117A 		vldr.32	s14, [r3, #68]
 18089              		.loc 20 1493 50
 18090 4b0e 6D4B     		ldr	r3, .L860
 18091 4b10 D3ED1B7A 		vldr.32	s15, [r3, #108]
 18092              		.loc 20 1493 39
 18093 4b14 27EE277A 		vmul.f32	s14, s14, s15
 18094              		.loc 20 1493 71
 18095 4b18 6A4B     		ldr	r3, .L860
 18096 4b1a D3ED126A 		vldr.32	s13, [r3, #72]
 18097              		.loc 20 1493 87
 18098 4b1e 694B     		ldr	r3, .L860
 18099 4b20 D3ED1A7A 		vldr.32	s15, [r3, #104]
 18100              		.loc 20 1493 76
 18101 4b24 66EEA77A 		vmul.f32	s15, s13, s15
 18102              		.loc 20 1493 60
 18103 4b28 77EE277A 		vadd.f32	s15, s14, s15
 18104              		.loc 20 1493 23
 18105 4b2c 654B     		ldr	r3, .L860
 18106 4b2e C3ED137A 		vstr.32	s15, [r3, #76]
1494:Src/main.c    ****         foc1.data.isq = -foc1.data.isa * foc1.data.sinTheta + foc1.data.isb * foc1.data.cosTheta;
 18107              		.loc 20 1494 35
 18108 4b32 644B     		ldr	r3, .L860
 18109 4b34 D3ED117A 		vldr.32	s15, [r3, #68]
 18110              		.loc 20 1494 25
 18111 4b38 B1EE677A 		vneg.f32	s14, s15
 18112              		.loc 20 1494 51
 18113 4b3c 614B     		ldr	r3, .L860
 18114 4b3e D3ED1A7A 		vldr.32	s15, [r3, #104]
 18115              		.loc 20 1494 40
 18116 4b42 27EE277A 		vmul.f32	s14, s14, s15
 18117              		.loc 20 1494 72
 18118 4b46 5F4B     		ldr	r3, .L860
 18119 4b48 D3ED126A 		vldr.32	s13, [r3, #72]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 857


 18120              		.loc 20 1494 88
 18121 4b4c 5D4B     		ldr	r3, .L860
 18122 4b4e D3ED1B7A 		vldr.32	s15, [r3, #108]
 18123              		.loc 20 1494 77
 18124 4b52 66EEA77A 		vmul.f32	s15, s13, s15
 18125              		.loc 20 1494 61
 18126 4b56 77EE277A 		vadd.f32	s15, s14, s15
 18127              		.loc 20 1494 23
 18128 4b5a 5A4B     		ldr	r3, .L860
 18129 4b5c C3ED147A 		vstr.32	s15, [r3, #80]
1495:Src/main.c    ****         // Saturation
1496:Src/main.c    ****         foc1.volt.usd = foc1.data.id_Ud;
 18130              		.loc 20 1496 34
 18131 4b60 584B     		ldr	r3, .L860
 18132 4b62 D3F88830 		ldr	r3, [r3, #136]	@ float
 18133              		.loc 20 1496 23
 18134 4b66 574A     		ldr	r2, .L860
 18135 4b68 C2F8CC32 		str	r3, [r2, #716]	@ float
1497:Src/main.c    ****         foc1.volt.usq = foc1.data.id_Uq;
 18136              		.loc 20 1497 34
 18137 4b6c 554B     		ldr	r3, .L860
 18138 4b6e D3F88C30 		ldr	r3, [r3, #140]	@ float
 18139              		.loc 20 1497 23
 18140 4b72 544A     		ldr	r2, .L860
 18141 4b74 C2F8D032 		str	r3, [r2, #720]	@ float
1498:Src/main.c    ****         foc1.volt.vMagMax = foc1.volt.dutyMax * SQRT3_BY_2 * foc1.volt.DcBusVolt; // 0.66666 => 2/3
 18142              		.loc 20 1498 38
 18143 4b78 524B     		ldr	r3, .L860
 18144 4b7a D3EDB67A 		vldr.32	s15, [r3, #728]
 18145              		.loc 20 1498 47
 18146 4b7e 9FED597A 		vldr.32	s14, .L860+32
 18147 4b82 27EE877A 		vmul.f32	s14, s15, s14
 18148              		.loc 20 1498 71
 18149 4b86 4F4B     		ldr	r3, .L860
 18150 4b88 D3EDA97A 		vldr.32	s15, [r3, #676]
 18151              		.loc 20 1498 60
 18152 4b8c 67EE277A 		vmul.f32	s15, s14, s15
 18153              		.loc 20 1498 27
 18154 4b90 4C4B     		ldr	r3, .L860
 18155 4b92 C3EDB57A 		vstr.32	s15, [r3, #724]
1499:Src/main.c    ****         utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMa
 18156              		.loc 20 1499 9
 18157 4b96 4B4B     		ldr	r3, .L860
 18158 4b98 D3EDB57A 		vldr.32	s15, [r3, #724]
 18159 4b9c B0EE670A 		vmov.f32	s0, s15
 18160 4ba0 5149     		ldr	r1, .L860+36
 18161 4ba2 5248     		ldr	r0, .L860+40
 18162 4ba4 FFF7FEFF 		bl	utils_saturate_vector_2d
1500:Src/main.c    ****         foc1.volt.usd = foc1.volt.usd / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 18163              		.loc 20 1500 34
 18164 4ba8 464B     		ldr	r3, .L860
 18165 4baa D3EDB36A 		vldr.32	s13, [r3, #716]
 18166              		.loc 20 1500 51
 18167 4bae 454B     		ldr	r3, .L860
 18168 4bb0 D3EDA97A 		vldr.32	s15, [r3, #676]
 18169              		.loc 20 1500 62
 18170 4bb4 9FED477A 		vldr.32	s14, .L860+16
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 858


 18171 4bb8 27EE877A 		vmul.f32	s14, s15, s14
 18172              		.loc 20 1500 39
 18173 4bbc C6EE877A 		vdiv.f32	s15, s13, s14
 18174              		.loc 20 1500 23
 18175 4bc0 404B     		ldr	r3, .L860
 18176 4bc2 C3EDB37A 		vstr.32	s15, [r3, #716]
1501:Src/main.c    ****         foc1.volt.usq = foc1.volt.usq / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 18177              		.loc 20 1501 34
 18178 4bc6 3F4B     		ldr	r3, .L860
 18179 4bc8 D3EDB46A 		vldr.32	s13, [r3, #720]
 18180              		.loc 20 1501 51
 18181 4bcc 3D4B     		ldr	r3, .L860
 18182 4bce D3EDA97A 		vldr.32	s15, [r3, #676]
 18183              		.loc 20 1501 62
 18184 4bd2 9FED407A 		vldr.32	s14, .L860+16
 18185 4bd6 27EE877A 		vmul.f32	s14, s15, s14
 18186              		.loc 20 1501 39
 18187 4bda C6EE877A 		vdiv.f32	s15, s13, s14
 18188              		.loc 20 1501 23
 18189 4bde 394B     		ldr	r3, .L860
 18190 4be0 C3EDB47A 		vstr.32	s15, [r3, #720]
1502:Src/main.c    ****         // calc voltages
1503:Src/main.c    ****         foc1.volt.MfuncV1 = foc1.svgen.Ta;
 18191              		.loc 20 1503 39
 18192 4be4 374B     		ldr	r3, .L860
 18193 4be6 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 18194              		.loc 20 1503 27
 18195 4bea 364A     		ldr	r2, .L860
 18196 4bec C2F8A832 		str	r3, [r2, #680]	@ float
1504:Src/main.c    ****         foc1.volt.MfuncV2 = foc1.svgen.Tb;
 18197              		.loc 20 1504 39
 18198 4bf0 344B     		ldr	r3, .L860
 18199 4bf2 D3F80031 		ldr	r3, [r3, #256]	@ float
 18200              		.loc 20 1504 27
 18201 4bf6 334A     		ldr	r2, .L860
 18202 4bf8 C2F8AC32 		str	r3, [r2, #684]	@ float
1505:Src/main.c    ****         foc1.volt.MfuncV3 = foc1.svgen.Tc;
 18203              		.loc 20 1505 39
 18204 4bfc 314B     		ldr	r3, .L860
 18205 4bfe D3F80431 		ldr	r3, [r3, #260]	@ float
 18206              		.loc 20 1505 27
 18207 4c02 304A     		ldr	r2, .L860
 18208 4c04 C2F8B032 		str	r3, [r2, #688]	@ float
1506:Src/main.c    ****         foc1.calc.volt(&foc1.volt);
 18209              		.loc 20 1506 18
 18210 4c08 2E4B     		ldr	r3, .L860
 18211 4c0a D3F80C34 		ldr	r3, [r3, #1036]
 18212              		.loc 20 1506 9
 18213 4c0e 3848     		ldr	r0, .L860+44
 18214 4c10 9847     		blx	r3
 18215              	.LVL56:
1507:Src/main.c    ****         // foc1.volt.usd = foc1.volt.usa * foc1.data.cosTheta + foc1.volt.usb * foc1.data.sinTheta;
1508:Src/main.c    ****         // foc1.volt.usq = -foc1.volt.usa * foc1.data.sinTheta + foc1.volt.usb * foc1.data.cosTheta
1509:Src/main.c    ****         //calc IPARK transform (IPARK output -> SVGEN input)
1510:Src/main.c    ****         foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 18216              		.loc 20 1510 35
 18217 4c12 2C4B     		ldr	r3, .L860
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 859


 18218 4c14 93EDB37A 		vldr.32	s14, [r3, #716]
 18219              		.loc 20 1510 51
 18220 4c18 2A4B     		ldr	r3, .L860
 18221 4c1a D3ED1B7A 		vldr.32	s15, [r3, #108]
 18222              		.loc 20 1510 40
 18223 4c1e 27EE277A 		vmul.f32	s14, s14, s15
 18224              		.loc 20 1510 72
 18225 4c22 284B     		ldr	r3, .L860
 18226 4c24 D3EDB46A 		vldr.32	s13, [r3, #720]
 18227              		.loc 20 1510 88
 18228 4c28 264B     		ldr	r3, .L860
 18229 4c2a D3ED1A7A 		vldr.32	s15, [r3, #104]
 18230              		.loc 20 1510 77
 18231 4c2e 66EEA77A 		vmul.f32	s15, s13, s15
 18232              		.loc 20 1510 61
 18233 4c32 77EE677A 		vsub.f32	s15, s14, s15
 18234              		.loc 20 1510 24
 18235 4c36 234B     		ldr	r3, .L860
 18236 4c38 C3ED3D7A 		vstr.32	s15, [r3, #244]
1511:Src/main.c    ****         foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 18237              		.loc 20 1511 35
 18238 4c3c 214B     		ldr	r3, .L860
 18239 4c3e 93EDB47A 		vldr.32	s14, [r3, #720]
 18240              		.loc 20 1511 51
 18241 4c42 204B     		ldr	r3, .L860
 18242 4c44 D3ED1B7A 		vldr.32	s15, [r3, #108]
 18243              		.loc 20 1511 40
 18244 4c48 27EE277A 		vmul.f32	s14, s14, s15
 18245              		.loc 20 1511 72
 18246 4c4c 1D4B     		ldr	r3, .L860
 18247 4c4e D3EDB36A 		vldr.32	s13, [r3, #716]
 18248              		.loc 20 1511 88
 18249 4c52 1C4B     		ldr	r3, .L860
 18250 4c54 D3ED1A7A 		vldr.32	s15, [r3, #104]
 18251              		.loc 20 1511 77
 18252 4c58 66EEA77A 		vmul.f32	s15, s13, s15
 18253              		.loc 20 1511 61
 18254 4c5c 77EE277A 		vadd.f32	s15, s14, s15
 18255              		.loc 20 1511 24
 18256 4c60 184B     		ldr	r3, .L860
 18257 4c62 C3ED3E7A 		vstr.32	s15, [r3, #248]
1512:Src/main.c    ****         // calc space-vector generator
1513:Src/main.c    ****         foc1.calc.svgen(&foc1.svgen);
 18258              		.loc 20 1513 18
 18259 4c66 174B     		ldr	r3, .L860
 18260 4c68 D3F80434 		ldr	r3, [r3, #1028]
 18261              		.loc 20 1513 9
 18262 4c6c 2148     		ldr	r0, .L860+48
 18263 4c6e 9847     		blx	r3
 18264              	.LVL57:
1514:Src/main.c    ****         // identify Ls
1515:Src/main.c    ****         if (foc1.data.isrCntr2 >= 90000)
 18265              		.loc 20 1515 22
 18266 4c70 144B     		ldr	r3, .L860
 18267 4c72 D3F8BC30 		ldr	r3, [r3, #188]
 18268              		.loc 20 1515 12
 18269 4c76 204A     		ldr	r2, .L860+52
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 860


 18270 4c78 9342     		cmp	r3, r2
 18271 4c7a 40F28180 		bls	.L733
1516:Src/main.c    ****         {
1517:Src/main.c    ****           //foc1.data.id_UdAmpl = foc1.data.udRef * bldc1.udc * 1.154700538f;                      
1518:Src/main.c    ****           foc1.data.id_UdAmpl = (foc1.data.id_Uq > foc1.data.id_UdAmpl) ? foc1.data.id_Uq : foc1.da
 18272              		.loc 20 1518 43
 18273 4c7e 114B     		ldr	r3, .L860
 18274 4c80 93ED237A 		vldr.32	s14, [r3, #140]
 18275              		.loc 20 1518 61
 18276 4c84 0F4B     		ldr	r3, .L860
 18277 4c86 D3ED247A 		vldr.32	s15, [r3, #144]
 18278              		.loc 20 1518 91
 18279 4c8a B4EEE77A 		vcmpe.f32	s14, s15
 18280 4c8e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 18281 4c92 03DD     		ble	.L793
 18282              		.loc 20 1518 91 is_stmt 0 discriminator 1
 18283 4c94 0B4B     		ldr	r3, .L860
 18284 4c96 D3F88C30 		ldr	r3, [r3, #140]	@ float
 18285 4c9a 02E0     		b	.L736
 18286              	.L793:
 18287              		.loc 20 1518 91 discriminator 2
 18288 4c9c 094B     		ldr	r3, .L860
 18289 4c9e D3F89030 		ldr	r3, [r3, #144]	@ float
 18290              	.L736:
 18291              		.loc 20 1518 31 is_stmt 1 discriminator 4
 18292 4ca2 084A     		ldr	r2, .L860
 18293 4ca4 C2F89030 		str	r3, [r2, #144]	@ float
1519:Src/main.c    ****           foc1.data.id_IdAmpl = (foc1.data.isq > foc1.data.id_IdAmpl) ? foc1.data.isq : foc1.data.i
 18294              		.loc 20 1519 43 discriminator 4
 18295 4ca8 064B     		ldr	r3, .L860
 18296 4caa 93ED147A 		vldr.32	s14, [r3, #80]
 18297              		.loc 20 1519 59 discriminator 4
 18298 4cae 054B     		ldr	r3, .L860
 18299 4cb0 D3ED267A 		vldr.32	s15, [r3, #152]
 18300              		.loc 20 1519 87 discriminator 4
 18301 4cb4 B4EEE77A 		vcmpe.f32	s14, s15
 18302 4cb8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 18303 4cbc 1EDD     		ble	.L794
 18304              		.loc 20 1519 87 is_stmt 0 discriminator 1
 18305 4cbe 014B     		ldr	r3, .L860
 18306 4cc0 1B6D     		ldr	r3, [r3, #80]	@ float
 18307 4cc2 1EE0     		b	.L739
 18308              	.L861:
 18309              		.align	2
 18310              	.L860:
 18311 4cc4 00000000 		.word	foc1
 18312 4cc8 00000000 		.word	adcData
 18313 4ccc F8078039 		.word	964691960
 18314 4cd0 3ACD133F 		.word	1058262330
 18315 4cd4 3ACD933F 		.word	1066650938
 18316 4cd8 D0030000 		.word	foc1+976
 18317 4cdc E0030000 		.word	foc1+992
 18318 4ce0 F0030000 		.word	foc1+1008
 18319 4ce4 D7B35D3F 		.word	1063105495
 18320 4ce8 D0020000 		.word	foc1+720
 18321 4cec CC020000 		.word	foc1+716
 18322 4cf0 A4020000 		.word	foc1+676
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 861


 18323 4cf4 F4000000 		.word	foc1+244
 18324 4cf8 8F5F0100 		.word	89999
 18325              	.L794:
 18326              		.loc 20 1519 87 discriminator 2
 18327 4cfc 9D4B     		ldr	r3, .L862
 18328 4cfe D3F89830 		ldr	r3, [r3, #152]	@ float
 18329              	.L739:
 18330              		.loc 20 1519 31 is_stmt 1 discriminator 4
 18331 4d02 9C4A     		ldr	r2, .L862
 18332 4d04 C2F89830 		str	r3, [r2, #152]	@ float
1520:Src/main.c    ****           //foc1.data.id_UdErr = foc1.config.Rds_on * fabsf(foc1.data.id_IdAmpl) + (foc1.config.dea
1521:Src/main.c    ****           dataLog.trigger = 1;
 18333              		.loc 20 1521 27 discriminator 4
 18334 4d08 9B4B     		ldr	r3, .L862+4
 18335 4d0a 0122     		movs	r2, #1
 18336 4d0c 1A70     		strb	r2, [r3]
1522:Src/main.c    ****           //foc1.data.id_Zs = (foc1.data.id_UdAmpl - foc1.data.id_UdErr) / foc1.data.id_IdAmpl;    
1523:Src/main.c    ****           foc1.data.id_Zs = foc1.data.id_UdAmpl / foc1.data.id_IdAmpl;                             
 18337              		.loc 20 1523 38 discriminator 4
 18338 4d0e 994B     		ldr	r3, .L862
 18339 4d10 D3ED246A 		vldr.32	s13, [r3, #144]
 18340              		.loc 20 1523 60 discriminator 4
 18341 4d14 974B     		ldr	r3, .L862
 18342 4d16 93ED267A 		vldr.32	s14, [r3, #152]
 18343              		.loc 20 1523 49 discriminator 4
 18344 4d1a C6EE877A 		vdiv.f32	s15, s13, s14
 18345              		.loc 20 1523 27 discriminator 4
 18346 4d1e 954B     		ldr	r3, .L862
 18347 4d20 C3ED207A 		vstr.32	s15, [r3, #128]
1524:Src/main.c    ****           foc1.data.id_Xs = sqrtf(foc1.data.id_Zs * foc1.data.id_Zs - foc1.data.id_Rs * foc1.data.i
 18348              		.loc 20 1524 44 discriminator 4
 18349 4d24 934B     		ldr	r3, .L862
 18350 4d26 93ED207A 		vldr.32	s14, [r3, #128]
 18351              		.loc 20 1524 62 discriminator 4
 18352 4d2a 924B     		ldr	r3, .L862
 18353 4d2c D3ED207A 		vldr.32	s15, [r3, #128]
 18354              		.loc 20 1524 51 discriminator 4
 18355 4d30 27EE277A 		vmul.f32	s14, s14, s15
 18356              		.loc 20 1524 80 discriminator 4
 18357 4d34 8F4B     		ldr	r3, .L862
 18358 4d36 D3ED1C6A 		vldr.32	s13, [r3, #112]
 18359              		.loc 20 1524 98 discriminator 4
 18360 4d3a 8E4B     		ldr	r3, .L862
 18361 4d3c D3ED1C7A 		vldr.32	s15, [r3, #112]
 18362              		.loc 20 1524 87 discriminator 4
 18363 4d40 66EEA77A 		vmul.f32	s15, s13, s15
 18364              		.loc 20 1524 29 discriminator 4
 18365 4d44 77EE677A 		vsub.f32	s15, s14, s15
 18366 4d48 B0EE670A 		vmov.f32	s0, s15
 18367 4d4c FFF7FEFF 		bl	sqrtf
 18368 4d50 F0EE407A 		vmov.f32	s15, s0
 18369              		.loc 20 1524 27 discriminator 4
 18370 4d54 874B     		ldr	r3, .L862
 18371 4d56 C3ED217A 		vstr.32	s15, [r3, #132]
1525:Src/main.c    ****           foc1.data.id_Ls = foc1.data.id_Xs / (M_2PI * foc1.data.freq);                            
 18372              		.loc 20 1525 38 discriminator 4
 18373 4d5a 864B     		ldr	r3, .L862
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 862


 18374 4d5c D3ED216A 		vldr.32	s13, [r3, #132]
 18375              		.loc 20 1525 65 discriminator 4
 18376 4d60 844B     		ldr	r3, .L862
 18377 4d62 D3ED347A 		vldr.32	s15, [r3, #208]
 18378              		.loc 20 1525 54 discriminator 4
 18379 4d66 9FED857A 		vldr.32	s14, .L862+8
 18380 4d6a 27EE877A 		vmul.f32	s14, s15, s14
 18381              		.loc 20 1525 45 discriminator 4
 18382 4d6e C6EE877A 		vdiv.f32	s15, s13, s14
 18383              		.loc 20 1525 27 discriminator 4
 18384 4d72 804B     		ldr	r3, .L862
 18385 4d74 C3ED1D7A 		vstr.32	s15, [r3, #116]
1526:Src/main.c    ****           foc1.data.id_Lq = foc1.data.id_Ls;
 18386              		.loc 20 1526 38 discriminator 4
 18387 4d78 7E4B     		ldr	r3, .L862
 18388 4d7a 5B6F     		ldr	r3, [r3, #116]	@ float
 18389              		.loc 20 1526 27 discriminator 4
 18390 4d7c 7D4A     		ldr	r2, .L862
 18391 4d7e D367     		str	r3, [r2, #124]	@ float
 18392              	.L733:
1527:Src/main.c    ****         }
1528:Src/main.c    ****         foc1.paramIdState = (foc1.data.isrCntr2 >= 110000) ? Cmplt : Lq;
 18393              		.loc 20 1528 39
 18394 4d80 7C4B     		ldr	r3, .L862
 18395 4d82 D3F8BC30 		ldr	r3, [r3, #188]
 18396              		.loc 20 1528 68
 18397 4d86 7E4A     		ldr	r2, .L862+12
 18398 4d88 9342     		cmp	r3, r2
 18399 4d8a 01D9     		bls	.L740
 18400              		.loc 20 1528 68 is_stmt 0 discriminator 1
 18401 4d8c 0422     		movs	r2, #4
 18402 4d8e 00E0     		b	.L741
 18403              	.L740:
 18404              		.loc 20 1528 68 discriminator 2
 18405 4d90 0322     		movs	r2, #3
 18406              	.L741:
 18407              		.loc 20 1528 27 is_stmt 1 discriminator 4
 18408 4d92 784B     		ldr	r3, .L862
 18409 4d94 9A70     		strb	r2, [r3, #2]
 18410              	.L728:
1529:Src/main.c    ****       }
1530:Src/main.c    ****       if (foc1.paramIdState == Cmplt)
 18411              		.loc 20 1530 15
 18412 4d96 774B     		ldr	r3, .L862
 18413 4d98 9B78     		ldrb	r3, [r3, #2]
 18414 4d9a DBB2     		uxtb	r3, r3
 18415              		.loc 20 1530 10
 18416 4d9c 042B     		cmp	r3, #4
 18417 4d9e 40F0C580 		bne	.L742
 18418              	.LBB20:
1531:Src/main.c    ****       {
1532:Src/main.c    ****         /* Clear PWM signals, calc DQ-cureents PI gains, calc observer gains */
1533:Src/main.c    ****         foc1.svgen.Ta = 0.0f;
 18419              		.loc 20 1533 23
 18420 4da2 744B     		ldr	r3, .L862
 18421 4da4 4FF00002 		mov	r2, #0
 18422 4da8 C3F8FC20 		str	r2, [r3, #252]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 863


1534:Src/main.c    ****         foc1.svgen.Tb = 0.0f;
 18423              		.loc 20 1534 23
 18424 4dac 714B     		ldr	r3, .L862
 18425 4dae 4FF00002 		mov	r2, #0
 18426 4db2 C3F80021 		str	r2, [r3, #256]	@ float
1535:Src/main.c    ****         foc1.svgen.Tc = 0.0f;
 18427              		.loc 20 1535 23
 18428 4db6 6F4B     		ldr	r3, .L862
 18429 4db8 4FF00002 		mov	r2, #0
 18430 4dbc C3F80421 		str	r2, [r3, #260]	@ float
1536:Src/main.c    ****         foc1.data.idRef = 0.f;
 18431              		.loc 20 1536 25
 18432 4dc0 6C4B     		ldr	r3, .L862
 18433 4dc2 4FF00002 		mov	r2, #0
 18434 4dc6 1A61     		str	r2, [r3, #16]	@ float
1537:Src/main.c    ****         foc1.data.freq = 0.1f;
 18435              		.loc 20 1537 24
 18436 4dc8 6A4B     		ldr	r3, .L862
 18437 4dca 6E4A     		ldr	r2, .L862+16
 18438 4dcc C3F8D020 		str	r2, [r3, #208]	@ float
1538:Src/main.c    ****         foc1.data.udRef = 0.f;
 18439              		.loc 20 1538 25
 18440 4dd0 684B     		ldr	r3, .L862
 18441 4dd2 4FF00002 		mov	r2, #0
 18442 4dd6 9A60     		str	r2, [r3, #8]	@ float
1539:Src/main.c    ****         // calc D-Q axis current PI controllers gains
1540:Src/main.c    ****         // float tc = 0.001f; // sec
1541:Src/main.c    ****         // foc1.pi_id.Kp = foc1.pi_iq.Kp = foc1.data.id_Ls * (1.f / tc); // Ls * bw
1542:Src/main.c    ****         // foc1.pi_id.Ki = foc1.pi_iq.Ki = foc1.data.id_Rs * (1.f / tc) * foc1.config.tS; // Rs * b
1543:Src/main.c    ****         float wcc = (0.05f * foc1.config.pwmFreq) * M_2PI;
 18443              		.loc 20 1543 41
 18444 4dd8 664B     		ldr	r3, .L862
 18445 4dda D3EDBC7A 		vldr.32	s15, [r3, #752]
 18446              		.loc 20 1543 28
 18447 4dde 9FED6A7A 		vldr.32	s14, .L862+20
 18448 4de2 67EE877A 		vmul.f32	s15, s15, s14
 18449              		.loc 20 1543 51
 18450 4de6 9FED697A 		vldr.32	s14, .L862+24
 18451 4dea 67EE877A 		vmul.f32	s15, s15, s14
 18452              		.loc 20 1543 15
 18453 4dee 77EEA77A 		vadd.f32	s15, s15, s15
 18454 4df2 C7ED017A 		vstr.32	s15, [r7, #4]
1544:Src/main.c    ****         foc1.pi_id.Kp = foc1.pi_iq.Kp = (foc1.data.id_Ld * wcc) * 0.5f;
 18455              		.loc 20 1544 51
 18456 4df6 5F4B     		ldr	r3, .L862
 18457 4df8 93ED1E7A 		vldr.32	s14, [r3, #120]
 18458              		.loc 20 1544 58
 18459 4dfc D7ED017A 		vldr.32	s15, [r7, #4]
 18460 4e00 67EE277A 		vmul.f32	s15, s14, s15
 18461              		.loc 20 1544 65
 18462 4e04 B6EE007A 		vmov.f32	s14, #5.0e-1
 18463 4e08 67EE877A 		vmul.f32	s15, s15, s14
 18464              		.loc 20 1544 39
 18465 4e0c 594B     		ldr	r3, .L862
 18466 4e0e C3ED597A 		vstr.32	s15, [r3, #356]
 18467              		.loc 20 1544 23
 18468 4e12 584B     		ldr	r3, .L862
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 864


 18469 4e14 C3ED497A 		vstr.32	s15, [r3, #292]
1545:Src/main.c    ****         foc1.pi_id.Ki = foc1.pi_iq.Ki = foc1.data.id_Rs * wcc * foc1.config.tS * 0.5f; // Rs * bw, 
 18470              		.loc 20 1545 50
 18471 4e18 564B     		ldr	r3, .L862
 18472 4e1a 93ED1C7A 		vldr.32	s14, [r3, #112]
 18473              		.loc 20 1545 57
 18474 4e1e D7ED017A 		vldr.32	s15, [r7, #4]
 18475 4e22 27EE277A 		vmul.f32	s14, s14, s15
 18476              		.loc 20 1545 76
 18477 4e26 534B     		ldr	r3, .L862
 18478 4e28 D3EDBD7A 		vldr.32	s15, [r3, #756]
 18479              		.loc 20 1545 63
 18480 4e2c 67EE277A 		vmul.f32	s15, s14, s15
 18481              		.loc 20 1545 80
 18482 4e30 B6EE007A 		vmov.f32	s14, #5.0e-1
 18483 4e34 67EE877A 		vmul.f32	s15, s15, s14
 18484              		.loc 20 1545 39
 18485 4e38 4E4B     		ldr	r3, .L862
 18486 4e3a C3ED627A 		vstr.32	s15, [r3, #392]
 18487              		.loc 20 1545 23
 18488 4e3e 4D4B     		ldr	r3, .L862
 18489 4e40 C3ED527A 		vstr.32	s15, [r3, #328]
1546:Src/main.c    ****         foc1.pi_id.Kc = 1.f / foc1.pi_id.Kp;
 18490              		.loc 20 1546 41
 18491 4e44 4B4B     		ldr	r3, .L862
 18492 4e46 93ED497A 		vldr.32	s14, [r3, #292]
 18493              		.loc 20 1546 29
 18494 4e4a F7EE006A 		vmov.f32	s13, #1.0e+0
 18495 4e4e C6EE877A 		vdiv.f32	s15, s13, s14
 18496              		.loc 20 1546 23
 18497 4e52 484B     		ldr	r3, .L862
 18498 4e54 C3ED537A 		vstr.32	s15, [r3, #332]
1547:Src/main.c    ****         foc1.pi_iq.Kc = 1.f / foc1.pi_iq.Kp;
 18499              		.loc 20 1547 41
 18500 4e58 464B     		ldr	r3, .L862
 18501 4e5a 93ED597A 		vldr.32	s14, [r3, #356]
 18502              		.loc 20 1547 29
 18503 4e5e F7EE006A 		vmov.f32	s13, #1.0e+0
 18504 4e62 C6EE877A 		vdiv.f32	s15, s13, s14
 18505              		.loc 20 1547 23
 18506 4e66 434B     		ldr	r3, .L862
 18507 4e68 C3ED637A 		vstr.32	s15, [r3, #396]
1548:Src/main.c    ****         /* z = 0.707, bw=500 rad/s, Kp = (2*z*bw*Ld-Rs), taui = Kp/(Ld*bw*bw), Ki = Kp/taui  */
1549:Src/main.c    ****         // float zeta = 0.707f; // -3db
1550:Src/main.c    ****         // float bw = 500.f;    // rad/s
1551:Src/main.c    ****         // foc1.pi_id.Kp = foc1.pi_iq.Kp = 2.f * zeta * bw * foc1.data.id_Ld - foc1.data.id_Rs;
1552:Src/main.c    ****         // foc1.pi_id.Ki = foc1.pi_iq.Ki = foc1.pi_id.Kp / (foc1.pi_id.Kp * foc1.config.tS / (foc1.
1553:Src/main.c    ****         // observer gains calc
1554:Src/main.c    ****         foc1.smo.Fsmopos = exp((-foc1.data.id_Rs / foc1.data.id_Ld) * foc1.config.tS);
 18508              		.loc 20 1554 43
 18509 4e6c 414B     		ldr	r3, .L862
 18510 4e6e D3ED1C7A 		vldr.32	s15, [r3, #112]
 18511              		.loc 20 1554 33
 18512 4e72 F1EE676A 		vneg.f32	s13, s15
 18513              		.loc 20 1554 61
 18514 4e76 3F4B     		ldr	r3, .L862
 18515 4e78 D3ED1E7A 		vldr.32	s15, [r3, #120]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 865


 18516              		.loc 20 1554 50
 18517 4e7c 86EEA77A 		vdiv.f32	s14, s13, s15
 18518              		.loc 20 1554 82
 18519 4e80 3C4B     		ldr	r3, .L862
 18520 4e82 D3EDBD7A 		vldr.32	s15, [r3, #756]
 18521              		.loc 20 1554 69
 18522 4e86 67EE277A 		vmul.f32	s15, s14, s15
 18523              		.loc 20 1554 28
 18524 4e8a 17EE900A 		vmov	r0, s15
 18525 4e8e FFF7FEFF 		bl	__aeabi_f2d
 18526              	.LVL58:
 18527 4e92 0346     		mov	r3, r0
 18528 4e94 0C46     		mov	r4, r1
 18529 4e96 44EC103B 		vmov	d0, r3, r4
 18530 4e9a FFF7FEFF 		bl	exp
 18531 4e9e 54EC103B 		vmov	r3, r4, d0
 18532 4ea2 1846     		mov	r0, r3
 18533 4ea4 2146     		mov	r1, r4
 18534 4ea6 FFF7FEFF 		bl	__aeabi_d2f
 18535              	.LVL59:
 18536 4eaa 0246     		mov	r2, r0	@ float
 18537              		.loc 20 1554 26
 18538 4eac 314B     		ldr	r3, .L862
 18539 4eae C3F8EC21 		str	r2, [r3, #492]	@ float
1555:Src/main.c    ****         foc1.smo.Gsmopos = (1.0f / foc1.data.id_Rs) * (1.0f - foc1.smo.Fsmopos);
 18540              		.loc 20 1555 45
 18541 4eb2 304B     		ldr	r3, .L862
 18542 4eb4 D3ED1C7A 		vldr.32	s15, [r3, #112]
 18543              		.loc 20 1555 34
 18544 4eb8 F7EE006A 		vmov.f32	s13, #1.0e+0
 18545 4ebc 86EEA77A 		vdiv.f32	s14, s13, s15
 18546              		.loc 20 1555 71
 18547 4ec0 2C4B     		ldr	r3, .L862
 18548 4ec2 D3ED7B7A 		vldr.32	s15, [r3, #492]
 18549              		.loc 20 1555 61
 18550 4ec6 F7EE006A 		vmov.f32	s13, #1.0e+0
 18551 4eca 76EEE77A 		vsub.f32	s15, s13, s15
 18552              		.loc 20 1555 53
 18553 4ece 67EE277A 		vmul.f32	s15, s14, s15
 18554              		.loc 20 1555 26
 18555 4ed2 284B     		ldr	r3, .L862
 18556 4ed4 C3ED797A 		vstr.32	s15, [r3, #484]
1556:Src/main.c    ****         foc1.smo.Kslide = 0.55f;
 18557              		.loc 20 1556 25
 18558 4ed8 264B     		ldr	r3, .L862
 18559 4eda 2D4A     		ldr	r2, .L862+28
 18560 4edc C3F80822 		str	r2, [r3, #520]	@ float
1557:Src/main.c    ****         foc1.flux.R = foc1.data.id_Rs * 1.5f;
 18561              		.loc 20 1557 32
 18562 4ee0 244B     		ldr	r3, .L862
 18563 4ee2 D3ED1C7A 		vldr.32	s15, [r3, #112]
 18564              		.loc 20 1557 39
 18565 4ee6 B7EE087A 		vmov.f32	s14, #1.5e+0
 18566 4eea 67EE877A 		vmul.f32	s15, s15, s14
 18567              		.loc 20 1557 21
 18568 4eee 214B     		ldr	r3, .L862
 18569 4ef0 C3EDA27A 		vstr.32	s15, [r3, #648]
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 866


1558:Src/main.c    ****         foc1.flux.L = foc1.data.id_Ld * 1.5f;
 18570              		.loc 20 1558 32
 18571 4ef4 1F4B     		ldr	r3, .L862
 18572 4ef6 D3ED1E7A 		vldr.32	s15, [r3, #120]
 18573              		.loc 20 1558 39
 18574 4efa B7EE087A 		vmov.f32	s14, #1.5e+0
 18575 4efe 67EE877A 		vmul.f32	s15, s15, s14
 18576              		.loc 20 1558 21
 18577 4f02 1C4B     		ldr	r3, .L862
 18578 4f04 C3EDA37A 		vstr.32	s15, [r3, #652]
1559:Src/main.c    ****         foc1.config.Rs = foc1.data.id_Rs;
 18579              		.loc 20 1559 35
 18580 4f08 1A4B     		ldr	r3, .L862
 18581 4f0a 1B6F     		ldr	r3, [r3, #112]	@ float
 18582              		.loc 20 1559 24
 18583 4f0c 194A     		ldr	r2, .L862
 18584 4f0e C2F80833 		str	r3, [r2, #776]	@ float
1560:Src/main.c    ****         foc1.config.Ld = foc1.data.id_Ld;
 18585              		.loc 20 1560 35
 18586 4f12 184B     		ldr	r3, .L862
 18587 4f14 9B6F     		ldr	r3, [r3, #120]	@ float
 18588              		.loc 20 1560 24
 18589 4f16 174A     		ldr	r2, .L862
 18590 4f18 C2F80C33 		str	r3, [r2, #780]	@ float
1561:Src/main.c    ****         foc1.config.Lq = foc1.data.id_Lq;
 18591              		.loc 20 1561 35
 18592 4f1c 154B     		ldr	r3, .L862
 18593 4f1e DB6F     		ldr	r3, [r3, #124]	@ float
 18594              		.loc 20 1561 24
 18595 4f20 144A     		ldr	r2, .L862
 18596 4f22 C2F81033 		str	r3, [r2, #784]	@ float
1562:Src/main.c    **** 
1563:Src/main.c    ****         /**
1564:Src/main.c    ****          * TODO: ADD BEEP */
1565:Src/main.c    ****         foc1.driveState = STOP;
 18597              		.loc 20 1565 25
 18598 4f26 134B     		ldr	r3, .L862
 18599 4f28 0022     		movs	r2, #0
 18600 4f2a 1A70     		strb	r2, [r3]
 18601              	.L742:
 18602              	.LBE20:
1566:Src/main.c    ****       }
1567:Src/main.c    ****       // Check protection
1568:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 18603              		.loc 20 1568 36
 18604 4f2c 114B     		ldr	r3, .L862
 18605 4f2e 5B6C     		ldr	r3, [r3, #68]	@ float
 18606              		.loc 20 1568 25
 18607 4f30 104A     		ldr	r2, .L862
 18608 4f32 C2F83033 		str	r3, [r2, #816]	@ float
1569:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 18609              		.loc 20 1569 36
 18610 4f36 0F4B     		ldr	r3, .L862
 18611 4f38 5B6E     		ldr	r3, [r3, #100]	@ float
 18612              		.loc 20 1569 25
 18613 4f3a 0E4A     		ldr	r2, .L862
 18614 4f3c C2F83433 		str	r3, [r2, #820]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 867


1570:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 18615              		.loc 20 1570 32
 18616 4f40 0C4B     		ldr	r3, .L862
 18617 4f42 D3F8A432 		ldr	r3, [r3, #676]	@ float
 18618              		.loc 20 1570 21
 18619 4f46 0B4A     		ldr	r2, .L862
 18620 4f48 C2F83833 		str	r3, [r2, #824]	@ float
1571:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 18621              		.loc 20 1571 33
 18622 4f4c 114B     		ldr	r3, .L862+32
 18623 4f4e 1B69     		ldr	r3, [r3, #16]	@ float
 18624              		.loc 20 1571 25
 18625 4f50 084A     		ldr	r2, .L862
 18626 4f52 C2F83C33 		str	r3, [r2, #828]	@ float
1572:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 18627              		.loc 20 1572 16
 18628 4f56 074B     		ldr	r3, .L862
 18629 4f58 D3F81034 		ldr	r3, [r3, #1040]
 18630              		.loc 20 1572 7
 18631 4f5c 0E48     		ldr	r0, .L862+36
 18632 4f5e 9847     		blx	r3
 18633              	.LVL60:
1573:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 18634              		.loc 20 1573 35
 18635 4f60 044B     		ldr	r3, .L862
 18636 4f62 93F84033 		ldrb	r3, [r3, #832]
 18637 4f66 DBB2     		uxtb	r3, r3
 18638              		.loc 20 1573 59
 18639 4f68 002B     		cmp	r3, #0
 18640 4f6a 17D1     		bne	.L743
 18641              		.loc 20 1573 59 is_stmt 0 discriminator 1
 18642 4f6c 014B     		ldr	r3, .L862
 18643 4f6e 1B78     		ldrb	r3, [r3]
 18644 4f70 DBB2     		uxtb	r3, r3
 18645 4f72 14E0     		b	.L744
 18646              	.L863:
 18647              		.align	2
 18648              	.L862:
 18649 4f74 00000000 		.word	foc1
 18650 4f78 00000000 		.word	dataLog
 18651 4f7c DB0FC940 		.word	1086918619
 18652 4f80 AFAD0100 		.word	109999
 18653 4f84 CDCCCC3D 		.word	1036831949
 18654 4f88 CDCC4C3D 		.word	1028443341
 18655 4f8c DB0F4940 		.word	1078530011
 18656 4f90 CDCC0C3F 		.word	1057803469
 18657 4f94 00000000 		.word	ntcPcb
 18658 4f98 1C030000 		.word	foc1+796
 18659              	.L743:
 18660              		.loc 20 1573 59 discriminator 2
 18661 4f9c 0723     		movs	r3, #7
 18662              	.L744:
 18663              		.loc 20 1573 23 is_stmt 1 discriminator 4
 18664 4f9e 4F4A     		ldr	r2, .L864
 18665 4fa0 1370     		strb	r3, [r2]
1574:Src/main.c    ****       // apply voltage to motor
1575:Src/main.c    ****       bldc1.cmpr0 = foc1.svgen.Ta;
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 868


 18666              		.loc 20 1575 31 discriminator 4
 18667 4fa2 4E4B     		ldr	r3, .L864
 18668 4fa4 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 18669              		.loc 20 1575 19 discriminator 4
 18670 4fa8 4D4A     		ldr	r2, .L864+4
 18671 4faa D361     		str	r3, [r2, #28]	@ float
1576:Src/main.c    ****       bldc1.cmpr1 = foc1.svgen.Tb;
 18672              		.loc 20 1576 31 discriminator 4
 18673 4fac 4B4B     		ldr	r3, .L864
 18674 4fae D3F80031 		ldr	r3, [r3, #256]	@ float
 18675              		.loc 20 1576 19 discriminator 4
 18676 4fb2 4B4A     		ldr	r2, .L864+4
 18677 4fb4 1362     		str	r3, [r2, #32]	@ float
1577:Src/main.c    ****       bldc1.cmpr2 = foc1.svgen.Tc;
 18678              		.loc 20 1577 31 discriminator 4
 18679 4fb6 494B     		ldr	r3, .L864
 18680 4fb8 D3F80431 		ldr	r3, [r3, #260]	@ float
 18681              		.loc 20 1577 19 discriminator 4
 18682 4fbc 484A     		ldr	r2, .L864+4
 18683 4fbe 5362     		str	r3, [r2, #36]	@ float
1578:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, (uint32_t)(foc1.svgen.Ta * foc1.data.halfP
 18684              		.loc 20 1578 79 discriminator 4
 18685 4fc0 464B     		ldr	r3, .L864
 18686 4fc2 93ED3F7A 		vldr.32	s14, [r3, #252]
 18687              		.loc 20 1578 94 discriminator 4
 18688 4fc6 454B     		ldr	r3, .L864
 18689 4fc8 D3ED377A 		vldr.32	s15, [r3, #220]
 18690              		.loc 20 1578 83 discriminator 4
 18691 4fcc 27EE277A 		vmul.f32	s14, s14, s15
 18692              		.loc 20 1578 120 discriminator 4
 18693 4fd0 424B     		ldr	r3, .L864
 18694 4fd2 D3ED377A 		vldr.32	s15, [r3, #220]
 18695              		.loc 20 1578 109 discriminator 4
 18696 4fd6 77EE277A 		vadd.f32	s15, s14, s15
 18697              		.loc 20 1578 7 discriminator 4
 18698 4fda FCEEE77A 		vcvt.u32.f32	s15, s15
 18699 4fde 17EE902A 		vmov	r2, s15	@ int
 18700 4fe2 4FF40031 		mov	r1, #131072
 18701 4fe6 3F48     		ldr	r0, .L864+8
 18702 4fe8 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1579:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, (uint32_t)(foc1.svgen.Tb * foc1.data.halfP
 18703              		.loc 20 1579 79 discriminator 4
 18704 4fec 3B4B     		ldr	r3, .L864
 18705 4fee 93ED407A 		vldr.32	s14, [r3, #256]
 18706              		.loc 20 1579 94 discriminator 4
 18707 4ff2 3A4B     		ldr	r3, .L864
 18708 4ff4 D3ED377A 		vldr.32	s15, [r3, #220]
 18709              		.loc 20 1579 83 discriminator 4
 18710 4ff8 27EE277A 		vmul.f32	s14, s14, s15
 18711              		.loc 20 1579 120 discriminator 4
 18712 4ffc 374B     		ldr	r3, .L864
 18713 4ffe D3ED377A 		vldr.32	s15, [r3, #220]
 18714              		.loc 20 1579 109 discriminator 4
 18715 5002 77EE277A 		vadd.f32	s15, s14, s15
 18716              		.loc 20 1579 7 discriminator 4
 18717 5006 FCEEE77A 		vcvt.u32.f32	s15, s15
 18718 500a 17EE902A 		vmov	r2, s15	@ int
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 869


 18719 500e 4FF40021 		mov	r1, #524288
 18720 5012 3448     		ldr	r0, .L864+8
 18721 5014 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1580:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, (uint32_t)(foc1.svgen.Tc * foc1.data.halfP
 18722              		.loc 20 1580 79 discriminator 4
 18723 5018 304B     		ldr	r3, .L864
 18724 501a 93ED417A 		vldr.32	s14, [r3, #260]
 18725              		.loc 20 1580 94 discriminator 4
 18726 501e 2F4B     		ldr	r3, .L864
 18727 5020 D3ED377A 		vldr.32	s15, [r3, #220]
 18728              		.loc 20 1580 83 discriminator 4
 18729 5024 27EE277A 		vmul.f32	s14, s14, s15
 18730              		.loc 20 1580 120 discriminator 4
 18731 5028 2C4B     		ldr	r3, .L864
 18732 502a D3ED377A 		vldr.32	s15, [r3, #220]
 18733              		.loc 20 1580 109 discriminator 4
 18734 502e 77EE277A 		vadd.f32	s15, s14, s15
 18735              		.loc 20 1580 7 discriminator 4
 18736 5032 FCEEE77A 		vcvt.u32.f32	s15, s15
 18737 5036 17EE902A 		vmov	r2, s15	@ int
 18738 503a 4FF48011 		mov	r1, #1048576
 18739 503e 2948     		ldr	r0, .L864+8
 18740 5040 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1581:Src/main.c    ****       // calc BLDC motor model
1582:Src/main.c    ****       ModelBLDC_Calc(&bldc1);
 18741              		.loc 20 1582 7 discriminator 4
 18742 5044 2648     		ldr	r0, .L864+4
 18743 5046 FFF7FEFF 		bl	ModelBLDC_Calc
1583:Src/main.c    ****       // call datalogger
1584:Src/main.c    ****       dataLog.in1 = foc1.data.id_Ud;
 18744              		.loc 20 1584 30 discriminator 4
 18745 504a 244B     		ldr	r3, .L864
 18746 504c D3F88820 		ldr	r2, [r3, #136]	@ float
 18747              		.loc 20 1584 19 discriminator 4
 18748 5050 254B     		ldr	r3, .L864+12
 18749 5052 03F58153 		add	r3, r3, #4128
 18750 5056 1A60     		str	r2, [r3]	@ float
1585:Src/main.c    ****       dataLog.in2 = foc1.data.id_Uq;
 18751              		.loc 20 1585 30 discriminator 4
 18752 5058 204B     		ldr	r3, .L864
 18753 505a D3F88C20 		ldr	r2, [r3, #140]	@ float
 18754              		.loc 20 1585 19 discriminator 4
 18755 505e 224B     		ldr	r3, .L864+12
 18756 5060 03F58153 		add	r3, r3, #4128
 18757 5064 0433     		adds	r3, r3, #4
 18758 5066 1A60     		str	r2, [r3]	@ float
1586:Src/main.c    ****       dataLog.in3 = foc1.data.isd;
 18759              		.loc 20 1586 30 discriminator 4
 18760 5068 1C4B     		ldr	r3, .L864
 18761 506a DA6C     		ldr	r2, [r3, #76]	@ float
 18762              		.loc 20 1586 19 discriminator 4
 18763 506c 1E4B     		ldr	r3, .L864+12
 18764 506e 03F58153 		add	r3, r3, #4128
 18765 5072 0833     		adds	r3, r3, #8
 18766 5074 1A60     		str	r2, [r3]	@ float
1587:Src/main.c    ****       dataLog.in4 = foc1.data.isq;
 18767              		.loc 20 1587 30 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 870


 18768 5076 194B     		ldr	r3, .L864
 18769 5078 1A6D     		ldr	r2, [r3, #80]	@ float
 18770              		.loc 20 1587 19 discriminator 4
 18771 507a 1B4B     		ldr	r3, .L864+12
 18772 507c 03F58153 		add	r3, r3, #4128
 18773 5080 0C33     		adds	r3, r3, #12
 18774 5082 1A60     		str	r2, [r3]	@ float
1588:Src/main.c    ****       datalogCalc(&dataLog);
 18775              		.loc 20 1588 7 discriminator 4
 18776 5084 1848     		ldr	r0, .L864+12
 18777 5086 FFF7FEFF 		bl	datalogCalc
1589:Src/main.c    ****       break;
 18778              		.loc 20 1589 7 discriminator 4
 18779 508a 17E0     		b	.L608
 18780              	.L610:
1590:Src/main.c    **** 
1591:Src/main.c    ****     case FAULT:
1592:Src/main.c    ****       // Disable PWM and blink fault LED
1593:Src/main.c    ****       LL_HRTIM_DisableOutput(HRTIM1, LL_HRTIM_OUTPUT_TA1 | LL_HRTIM_OUTPUT_TA2 | LL_HRTIM_OUTPUT_TC
 18781              		.loc 20 1593 7
 18782 508c F321     		movs	r1, #243
 18783 508e 1548     		ldr	r0, .L864+8
 18784 5090 FFF7FEFF 		bl	LL_HRTIM_DisableOutput
1594:Src/main.c    ****                                          LL_HRTIM_OUTPUT_TC2 | LL_HRTIM_OUTPUT_TD1 | LL_HRTIM_OUTPU
1595:Src/main.c    **** 
1596:Src/main.c    ****       if (foc1.data.isrCntr0 == 1)
 18785              		.loc 20 1596 20
 18786 5094 114B     		ldr	r3, .L864
 18787 5096 D3F8B430 		ldr	r3, [r3, #180]
 18788              		.loc 20 1596 10
 18789 509a 012B     		cmp	r3, #1
 18790 509c 0DD1     		bne	.L799
1597:Src/main.c    ****         LL_GPIO_TogglePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin);
 18791              		.loc 20 1597 9
 18792 509e 4FF40051 		mov	r1, #8192
 18793 50a2 1248     		ldr	r0, .L864+16
 18794 50a4 FFF7FEFF 		bl	LL_GPIO_TogglePin
1598:Src/main.c    ****       break;
 18795              		.loc 20 1598 7
 18796 50a8 07E0     		b	.L799
 18797              	.L795:
 562:Src/main.c    ****     }
 18798              		.loc 20 562 7
 18799 50aa 00BF     		nop
 18800 50ac 06E0     		b	.L608
 18801              	.L796:
 560:Src/main.c    ****     default:
 18802              		.loc 20 560 7
 18803 50ae 00BF     		nop
 18804 50b0 04E0     		b	.L608
 18805              	.L797:
1599:Src/main.c    **** 
1600:Src/main.c    ****     default:
1601:Src/main.c    ****       break;
1602:Src/main.c    ****     }
1603:Src/main.c    ****   }
 18806              		.loc 20 1603 3
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 871


 18807 50b2 00BF     		nop
 18808 50b4 02E0     		b	.L608
 18809              	.L798:
1601:Src/main.c    ****     }
 18810              		.loc 20 1601 7
 18811 50b6 00BF     		nop
 18812 50b8 00E0     		b	.L608
 18813              	.L799:
1598:Src/main.c    **** 
 18814              		.loc 20 1598 7
 18815 50ba 00BF     		nop
 18816              	.L608:
1604:Src/main.c    ****   stop_cc = DWT->CYCCNT;          /* hold CPU cycles counter */
 18817              		.loc 20 1604 16
 18818 50bc 0C4B     		ldr	r3, .L864+20
 18819 50be 5B68     		ldr	r3, [r3, #4]
 18820              		.loc 20 1604 11
 18821 50c0 0C4A     		ldr	r2, .L864+24
 18822 50c2 1360     		str	r3, [r2]
1605:Src/main.c    ****   execTime1 = stop_cc - start_cc; /* calc CPU utilization time */
 18823              		.loc 20 1605 23
 18824 50c4 0B4B     		ldr	r3, .L864+24
 18825 50c6 1A68     		ldr	r2, [r3]
 18826 50c8 0B4B     		ldr	r3, .L864+28
 18827 50ca 1B68     		ldr	r3, [r3]
 18828 50cc D31A     		subs	r3, r2, r3
 18829              		.loc 20 1605 13
 18830 50ce 0B4A     		ldr	r2, .L864+32
 18831 50d0 1360     		str	r3, [r2]
1606:Src/main.c    **** }
 18832              		.loc 20 1606 1
 18833 50d2 00BF     		nop
 18834 50d4 1437     		adds	r7, r7, #20
 18835              	.LCFI323:
 18836              		.cfi_def_cfa_offset 12
 18837 50d6 BD46     		mov	sp, r7
 18838              	.LCFI324:
 18839              		.cfi_def_cfa_register 13
 18840              		@ sp needed
 18841 50d8 90BD     		pop	{r4, r7, pc}
 18842              	.L865:
 18843 50da 00BF     		.align	2
 18844              	.L864:
 18845 50dc 00000000 		.word	foc1
 18846 50e0 00000000 		.word	bldc1
 18847 50e4 00680140 		.word	1073833984
 18848 50e8 00000000 		.word	dataLog
 18849 50ec 00080048 		.word	1207961600
 18850 50f0 001000E0 		.word	-536866816
 18851 50f4 00000000 		.word	stop_cc
 18852 50f8 00000000 		.word	start_cc
 18853 50fc 00000000 		.word	execTime1
 18854              		.cfi_endproc
 18855              	.LFE1992:
 18857              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 18858              		.align	1
 18859              		.global	TIM2_IRQHandler
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 872


 18860              		.syntax unified
 18861              		.thumb
 18862              		.thumb_func
 18863              		.fpu fpv4-sp-d16
 18865              	TIM2_IRQHandler:
 18866              	.LFB1993:
1607:Src/main.c    **** 
1608:Src/main.c    **** /* ISR for PWM-input signal */
1609:Src/main.c    **** void TIM2_IRQHandler(void)
1610:Src/main.c    **** {
 18867              		.loc 20 1610 1
 18868              		.cfi_startproc
 18869              		@ args = 0, pretend = 0, frame = 0
 18870              		@ frame_needed = 1, uses_anonymous_args = 0
 18871 0000 98B5     		push	{r3, r4, r7, lr}
 18872              	.LCFI325:
 18873              		.cfi_def_cfa_offset 16
 18874              		.cfi_offset 3, -16
 18875              		.cfi_offset 4, -12
 18876              		.cfi_offset 7, -8
 18877              		.cfi_offset 14, -4
 18878 0002 00AF     		add	r7, sp, #0
 18879              	.LCFI326:
 18880              		.cfi_def_cfa_register 7
1611:Src/main.c    ****   /* USER CODE BEGIN TIM2_IRQn 0 */
1612:Src/main.c    ****   if (LL_TIM_IsActiveFlag_CC1(TIM2) == 1)
 18881              		.loc 20 1612 7
 18882 0004 4FF08040 		mov	r0, #1073741824
 18883 0008 FFF7FEFF 		bl	LL_TIM_IsActiveFlag_CC1
 18884 000c 0346     		mov	r3, r0
 18885              		.loc 20 1612 6
 18886 000e 012B     		cmp	r3, #1
 18887 0010 17D1     		bne	.L867
1613:Src/main.c    ****   {
1614:Src/main.c    ****     LL_TIM_ClearFlag_CC1(TIM2);
 18888              		.loc 20 1614 5
 18889 0012 4FF08040 		mov	r0, #1073741824
 18890 0016 FFF7FEFF 		bl	LL_TIM_ClearFlag_CC1
1615:Src/main.c    ****     /* Get the Input Capture value */
1616:Src/main.c    ****     pwmInputPeriod = LL_TIM_IC_GetCaptureCH2(TIM2);
 18891              		.loc 20 1616 22
 18892 001a 4FF08040 		mov	r0, #1073741824
 18893 001e FFF7FEFF 		bl	LL_TIM_IC_GetCaptureCH2
 18894 0022 0246     		mov	r2, r0
 18895              		.loc 20 1616 20
 18896 0024 094B     		ldr	r3, .L870
 18897 0026 1A60     		str	r2, [r3]
1617:Src/main.c    **** 
1618:Src/main.c    ****     /* Duty cycle computation */
1619:Src/main.c    ****     pwmInputValue = (pwmInputPeriod * 1024) / LL_TIM_IC_GetCaptureCH1(TIM2);
 18898              		.loc 20 1619 37
 18899 0028 084B     		ldr	r3, .L870
 18900 002a 1B68     		ldr	r3, [r3]
 18901 002c 9C02     		lsls	r4, r3, #10
 18902              		.loc 20 1619 47
 18903 002e 4FF08040 		mov	r0, #1073741824
 18904 0032 FFF7FEFF 		bl	LL_TIM_IC_GetCaptureCH1
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 873


 18905 0036 0346     		mov	r3, r0
 18906              		.loc 20 1619 45
 18907 0038 B4FBF3F3 		udiv	r3, r4, r3
 18908              		.loc 20 1619 19
 18909 003c 044A     		ldr	r2, .L870+4
 18910 003e 1360     		str	r3, [r2]
1620:Src/main.c    ****     //((HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1)) * 100) / uwIC2Value;
1621:Src/main.c    **** 
1622:Src/main.c    ****     //     /* uwFrequency computation
1623:Src/main.c    ****     //     TIM1 counter clock = (System Clock) */
1624:Src/main.c    ****     //     uwFrequency = ( HAL_RCC_GetSysClockFreq()  ) / uwIC2Value;
1625:Src/main.c    ****   }
1626:Src/main.c    ****   else
1627:Src/main.c    ****   {
1628:Src/main.c    ****     pwmInputValue = 0;
1629:Src/main.c    ****   }
1630:Src/main.c    **** }
 18911              		.loc 20 1630 1
 18912 0040 02E0     		b	.L869
 18913              	.L867:
1628:Src/main.c    ****   }
 18914              		.loc 20 1628 19
 18915 0042 034B     		ldr	r3, .L870+4
 18916 0044 0022     		movs	r2, #0
 18917 0046 1A60     		str	r2, [r3]
 18918              	.L869:
 18919              		.loc 20 1630 1
 18920 0048 00BF     		nop
 18921 004a 98BD     		pop	{r3, r4, r7, pc}
 18922              	.L871:
 18923              		.align	2
 18924              	.L870:
 18925 004c 00000000 		.word	pwmInputPeriod
 18926 0050 00000000 		.word	pwmInputValue
 18927              		.cfi_endproc
 18928              	.LFE1993:
 18930              		.section	.text.Error_Handler,"ax",%progbits
 18931              		.align	1
 18932              		.global	Error_Handler
 18933              		.syntax unified
 18934              		.thumb
 18935              		.thumb_func
 18936              		.fpu fpv4-sp-d16
 18938              	Error_Handler:
 18939              	.LFB1994:
1631:Src/main.c    **** 
1632:Src/main.c    **** void Error_Handler(void)
1633:Src/main.c    **** {
 18940              		.loc 20 1633 1
 18941              		.cfi_startproc
 18942              		@ args = 0, pretend = 0, frame = 0
 18943              		@ frame_needed = 1, uses_anonymous_args = 0
 18944              		@ link register save eliminated.
 18945 0000 80B4     		push	{r7}
 18946              	.LCFI327:
 18947              		.cfi_def_cfa_offset 4
 18948              		.cfi_offset 7, -4
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 874


 18949 0002 00AF     		add	r7, sp, #0
 18950              	.LCFI328:
 18951              		.cfi_def_cfa_register 7
1634:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
1635:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
1636:Src/main.c    **** 
1637:Src/main.c    ****   /* USER CODE END Error_Handler_Debug */
1638:Src/main.c    **** }...
 18952              		.loc 20 1638 1
 18953 0004 00BF     		nop
 18954 0006 BD46     		mov	sp, r7
 18955              	.LCFI329:
 18956              		.cfi_def_cfa_register 13
 18957              		@ sp needed
 18958 0008 5DF8047B 		ldr	r7, [sp], #4
 18959              	.LCFI330:
 18960              		.cfi_restore 7
 18961              		.cfi_def_cfa_offset 0
 18962 000c 7047     		bx	lr
 18963              		.cfi_endproc
 18964              	.LFE1994:
 18966              		.section	.rodata.qN.15481,"a"
 18967              		.align	2
 18970              	qN.15481:
 18971 0000 0D000000 		.word	13
 18972              		.section	.rodata.B.15483,"a"
 18973              		.align	2
 18976              	B.15483:
 18977 0000 BC4D0000 		.word	19900
 18978              		.section	.rodata.C.15484,"a"
 18979              		.align	2
 18982              	C.15484:
 18983 0000 BC0D0000 		.word	3516
 18984              		.section	.rodata.qA.15482,"a"
 18985              		.align	2
 18988              	qA.15482:
 18989 0000 0C000000 		.word	12
 18990              		.text
 18991              	.Letext0:
 18992              		.file 21 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 18993              		.file 22 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 18994              		.file 23 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 18995              		.file 24 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 18996              		.file 25 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 18997              		.file 26 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 18998              		.file 27 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\lock.h"
 18999              		.file 28 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_types.h"
 19000              		.file 29 "d:\\apps\\embedded_gcc\\arm_gcc\\lib\\gcc\\arm-none-eabi\\8.2.1\\include\\stddef.h"
 19001              		.file 30 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\reent.h"
 19002              		.file 31 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\math.h"
 19003              		.file 32 "Inc/adc.h"
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 875


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18     .text.__NVIC_SetPriorityGrouping:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:25     .text.__NVIC_SetPriorityGrouping:0000000000000000 __NVIC_SetPriorityGrouping
D:\apps\VSCode\data\tmp\ccOsJnzo.s:90     .text.__NVIC_SetPriorityGrouping:0000000000000044 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:95     .text.__NVIC_SystemReset:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:101    .text.__NVIC_SystemReset:0000000000000000 __NVIC_SystemReset
D:\apps\VSCode\data\tmp\ccOsJnzo.s:162    .text.__NVIC_SystemReset:0000000000000020 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:168    .text.LL_ADC_INJ_StartConversion:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:174    .text.LL_ADC_INJ_StartConversion:0000000000000000 LL_ADC_INJ_StartConversion
D:\apps\VSCode\data\tmp\ccOsJnzo.s:219    .text.LL_ADC_ClearFlag_JEOS:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:225    .text.LL_ADC_ClearFlag_JEOS:0000000000000000 LL_ADC_ClearFlag_JEOS
D:\apps\VSCode\data\tmp\ccOsJnzo.s:265    .rodata.REG_OFFSET_TAB_TIMER:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:268    .rodata.REG_OFFSET_TAB_TIMER:0000000000000000 REG_OFFSET_TAB_TIMER
D:\apps\VSCode\data\tmp\ccOsJnzo.s:277    .rodata.REG_OFFSET_TAB_ADCER:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:280    .rodata.REG_OFFSET_TAB_ADCER:0000000000000000 REG_OFFSET_TAB_ADCER
D:\apps\VSCode\data\tmp\ccOsJnzo.s:292    .rodata.REG_OFFSET_TAB_ADCUR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:295    .rodata.REG_OFFSET_TAB_ADCUR:0000000000000000 REG_OFFSET_TAB_ADCUR
D:\apps\VSCode\data\tmp\ccOsJnzo.s:307    .rodata.REG_SHIFT_TAB_ADCER:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:310    .rodata.REG_SHIFT_TAB_ADCER:0000000000000000 REG_SHIFT_TAB_ADCER
D:\apps\VSCode\data\tmp\ccOsJnzo.s:322    .rodata.REG_SHIFT_TAB_ADCUR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:325    .rodata.REG_SHIFT_TAB_ADCUR:0000000000000000 REG_SHIFT_TAB_ADCUR
D:\apps\VSCode\data\tmp\ccOsJnzo.s:337    .rodata.REG_MASK_TAB_ADCER:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:340    .rodata.REG_MASK_TAB_ADCER:0000000000000000 REG_MASK_TAB_ADCER
D:\apps\VSCode\data\tmp\ccOsJnzo.s:352    .rodata.REG_MASK_TAB_ADCUR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:355    .rodata.REG_MASK_TAB_ADCUR:0000000000000000 REG_MASK_TAB_ADCUR
D:\apps\VSCode\data\tmp\ccOsJnzo.s:367    .rodata.REG_OFFSET_TAB_ADCPSx:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:370    .rodata.REG_OFFSET_TAB_ADCPSx:0000000000000000 REG_OFFSET_TAB_ADCPSx
D:\apps\VSCode\data\tmp\ccOsJnzo.s:382    .rodata.REG_OFFSET_TAB_SETxR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:385    .rodata.REG_OFFSET_TAB_SETxR:0000000000000000 REG_OFFSET_TAB_SETxR
D:\apps\VSCode\data\tmp\ccOsJnzo.s:399    .rodata.REG_OFFSET_TAB_OUTxR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:402    .rodata.REG_OFFSET_TAB_OUTxR:0000000000000000 REG_OFFSET_TAB_OUTxR
D:\apps\VSCode\data\tmp\ccOsJnzo.s:416    .rodata.REG_OFFSET_TAB_EECR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:419    .rodata.REG_OFFSET_TAB_EECR:0000000000000000 REG_OFFSET_TAB_EECR
D:\apps\VSCode\data\tmp\ccOsJnzo.s:431    .rodata.REG_OFFSET_TAB_FLTINR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:434    .rodata.REG_OFFSET_TAB_FLTINR:0000000000000000 REG_OFFSET_TAB_FLTINR
D:\apps\VSCode\data\tmp\ccOsJnzo.s:442    .rodata.REG_MASK_TAB_UPDATETRIG:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:445    .rodata.REG_MASK_TAB_UPDATETRIG:0000000000000000 REG_MASK_TAB_UPDATETRIG
D:\apps\VSCode\data\tmp\ccOsJnzo.s:455    .rodata.REG_SHIFT_TAB_UPDATETRIG:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:458    .rodata.REG_SHIFT_TAB_UPDATETRIG:0000000000000000 REG_SHIFT_TAB_UPDATETRIG
D:\apps\VSCode\data\tmp\ccOsJnzo.s:467    .rodata.REG_SHIFT_TAB_EExSRC:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:470    .rodata.REG_SHIFT_TAB_EExSRC:0000000000000000 REG_SHIFT_TAB_EExSRC
D:\apps\VSCode\data\tmp\ccOsJnzo.s:482    .rodata.REG_MASK_TAB_UPDATEGATING:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:485    .rodata.REG_MASK_TAB_UPDATEGATING:0000000000000000 REG_MASK_TAB_UPDATEGATING
D:\apps\VSCode\data\tmp\ccOsJnzo.s:494    .rodata.REG_SHIFT_TAB_UPDATEGATING:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:497    .rodata.REG_SHIFT_TAB_UPDATEGATING:0000000000000000 REG_SHIFT_TAB_UPDATEGATING
D:\apps\VSCode\data\tmp\ccOsJnzo.s:506    .rodata.REG_SHIFT_TAB_OUTxR:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:509    .rodata.REG_SHIFT_TAB_OUTxR:0000000000000000 REG_SHIFT_TAB_OUTxR
D:\apps\VSCode\data\tmp\ccOsJnzo.s:523    .rodata.REG_SHIFT_TAB_OxSTAT:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:526    .rodata.REG_SHIFT_TAB_OxSTAT:0000000000000000 REG_SHIFT_TAB_OxSTAT
D:\apps\VSCode\data\tmp\ccOsJnzo.s:540    .rodata.REG_SHIFT_TAB_FLTxE:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:543    .rodata.REG_SHIFT_TAB_FLTxE:0000000000000000 REG_SHIFT_TAB_FLTxE
D:\apps\VSCode\data\tmp\ccOsJnzo.s:551    .rodata.REG_SHIFT_TAB_FLTxF:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:554    .rodata.REG_SHIFT_TAB_FLTxF:0000000000000000 REG_SHIFT_TAB_FLTxF
D:\apps\VSCode\data\tmp\ccOsJnzo.s:562    .rodata.REG_SHIFT_TAB_FLTx:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:565    .rodata.REG_SHIFT_TAB_FLTx:0000000000000000 REG_SHIFT_TAB_FLTx
D:\apps\VSCode\data\tmp\ccOsJnzo.s:573    .rodata.REG_SHIFT_TAB_INTLVD:0000000000000000 $d
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 876


D:\apps\VSCode\data\tmp\ccOsJnzo.s:576    .rodata.REG_SHIFT_TAB_INTLVD:0000000000000000 REG_SHIFT_TAB_INTLVD
D:\apps\VSCode\data\tmp\ccOsJnzo.s:585    .rodata.REG_MASK_TAB_INTLVD:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:588    .rodata.REG_MASK_TAB_INTLVD:0000000000000000 REG_MASK_TAB_INTLVD
D:\apps\VSCode\data\tmp\ccOsJnzo.s:597    .rodata.REG_SHIFT_TAB_CPT:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:600    .rodata.REG_SHIFT_TAB_CPT:0000000000000000 REG_SHIFT_TAB_CPT
D:\apps\VSCode\data\tmp\ccOsJnzo.s:608    .rodata.REG_MASK_TAB_CPT:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:611    .rodata.REG_MASK_TAB_CPT:0000000000000000 REG_MASK_TAB_CPT
D:\apps\VSCode\data\tmp\ccOsJnzo.s:619    .text.LL_HRTIM_EnableOutput:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:625    .text.LL_HRTIM_EnableOutput:0000000000000000 LL_HRTIM_EnableOutput
D:\apps\VSCode\data\tmp\ccOsJnzo.s:671    .text.LL_HRTIM_DisableOutput:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:677    .text.LL_HRTIM_DisableOutput:0000000000000000 LL_HRTIM_DisableOutput
D:\apps\VSCode\data\tmp\ccOsJnzo.s:722    .text.LL_HRTIM_TIM_GetPeriod:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:728    .text.LL_HRTIM_TIM_GetPeriod:0000000000000000 LL_HRTIM_TIM_GetPeriod
D:\apps\VSCode\data\tmp\ccOsJnzo.s:806    .text.LL_HRTIM_TIM_GetPeriod:0000000000000044 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:811    .text.LL_HRTIM_TIM_SetCompare1:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:817    .text.LL_HRTIM_TIM_SetCompare1:0000000000000000 LL_HRTIM_TIM_SetCompare1
D:\apps\VSCode\data\tmp\ccOsJnzo.s:900    .text.LL_HRTIM_TIM_SetCompare1:000000000000004c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:905    .text.LL_RCC_HSE_Enable:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:911    .text.LL_RCC_HSE_Enable:0000000000000000 LL_RCC_HSE_Enable
D:\apps\VSCode\data\tmp\ccOsJnzo.s:946    .text.LL_RCC_HSE_Enable:000000000000001c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:951    .text.LL_RCC_HSE_IsReady:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:957    .text.LL_RCC_HSE_IsReady:0000000000000000 LL_RCC_HSE_IsReady
D:\apps\VSCode\data\tmp\ccOsJnzo.s:999    .text.LL_RCC_HSE_IsReady:0000000000000024 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1004   .text.LL_RCC_SetSysClkSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1010   .text.LL_RCC_SetSysClkSource:0000000000000000 LL_RCC_SetSysClkSource
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1053   .text.LL_RCC_SetSysClkSource:0000000000000024 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1058   .text.LL_RCC_GetSysClkSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1064   .text.LL_RCC_GetSysClkSource:0000000000000000 LL_RCC_GetSysClkSource
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1097   .text.LL_RCC_GetSysClkSource:0000000000000018 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1102   .text.LL_RCC_SetAHBPrescaler:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1108   .text.LL_RCC_SetAHBPrescaler:0000000000000000 LL_RCC_SetAHBPrescaler
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1151   .text.LL_RCC_SetAHBPrescaler:0000000000000024 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1156   .text.LL_RCC_SetAPB1Prescaler:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1162   .text.LL_RCC_SetAPB1Prescaler:0000000000000000 LL_RCC_SetAPB1Prescaler
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1205   .text.LL_RCC_SetAPB1Prescaler:0000000000000024 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1210   .text.LL_RCC_SetAPB2Prescaler:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1216   .text.LL_RCC_SetAPB2Prescaler:0000000000000000 LL_RCC_SetAPB2Prescaler
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1259   .text.LL_RCC_SetAPB2Prescaler:0000000000000024 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1264   .text.LL_RCC_SetUSARTClockSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1270   .text.LL_RCC_SetUSARTClockSource:0000000000000000 LL_RCC_SetUSARTClockSource
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1317   .text.LL_RCC_SetUSARTClockSource:0000000000000030 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1322   .text.LL_RCC_SetLPTIMClockSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1328   .text.LL_RCC_SetLPTIMClockSource:0000000000000000 LL_RCC_SetLPTIMClockSource
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1371   .text.LL_RCC_SetLPTIMClockSource:0000000000000028 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1376   .text.LL_RCC_SetADCClockSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1382   .text.LL_RCC_SetADCClockSource:0000000000000000 LL_RCC_SetADCClockSource
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1436   .text.LL_RCC_SetADCClockSource:0000000000000044 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1441   .text.LL_RCC_PLL_Enable:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1447   .text.LL_RCC_PLL_Enable:0000000000000000 LL_RCC_PLL_Enable
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1481   .text.LL_RCC_PLL_Enable:000000000000001c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1486   .text.LL_RCC_PLL_IsReady:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1492   .text.LL_RCC_PLL_IsReady:0000000000000000 LL_RCC_PLL_IsReady
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1534   .text.LL_RCC_PLL_IsReady:0000000000000024 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1539   .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1545   .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000000 LL_RCC_PLL_ConfigDomain_SYS
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1599   .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000038 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1605   .text.LL_RCC_PLL_ConfigDomain_ADC:0000000000000000 $t
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 877


D:\apps\VSCode\data\tmp\ccOsJnzo.s:1611   .text.LL_RCC_PLL_ConfigDomain_ADC:0000000000000000 LL_RCC_PLL_ConfigDomain_ADC
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1665   .text.LL_RCC_PLL_ConfigDomain_ADC:0000000000000038 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1671   .text.LL_RCC_PLL_EnableDomain_ADC:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1677   .text.LL_RCC_PLL_EnableDomain_ADC:0000000000000000 LL_RCC_PLL_EnableDomain_ADC
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1711   .text.LL_RCC_PLL_EnableDomain_ADC:000000000000001c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1716   .text.LL_RCC_PLL_EnableDomain_SYS:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1722   .text.LL_RCC_PLL_EnableDomain_SYS:0000000000000000 LL_RCC_PLL_EnableDomain_SYS
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1756   .text.LL_RCC_PLL_EnableDomain_SYS:000000000000001c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1761   .text.LL_APB1_GRP1_EnableClock:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1767   .text.LL_APB1_GRP1_EnableClock:0000000000000000 LL_APB1_GRP1_EnableClock
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1819   .text.LL_APB1_GRP1_EnableClock:000000000000002c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1824   .text.LL_APB2_GRP1_EnableClock:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1830   .text.LL_APB2_GRP1_EnableClock:0000000000000000 LL_APB2_GRP1_EnableClock
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1881   .text.LL_APB2_GRP1_EnableClock:000000000000002c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1886   .text.LL_FLASH_SetLatency:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1892   .text.LL_FLASH_SetLatency:0000000000000000 LL_FLASH_SetLatency
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1936   .text.LL_FLASH_SetLatency:0000000000000024 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1941   .text.LL_SYSTICK_SetClkSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:1947   .text.LL_SYSTICK_SetClkSource:0000000000000000 LL_SYSTICK_SetClkSource
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2003   .text.LL_SYSTICK_SetClkSource:0000000000000034 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2008   .text.LL_PWR_EnableRange1BoostMode:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2014   .text.LL_PWR_EnableRange1BoostMode:0000000000000000 LL_PWR_EnableRange1BoostMode
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2049   .text.LL_PWR_EnableRange1BoostMode:0000000000000020 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2054   .text.LL_PWR_DisableDeadBatteryPD:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2060   .text.LL_PWR_DisableDeadBatteryPD:0000000000000000 LL_PWR_DisableDeadBatteryPD
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2094   .text.LL_PWR_DisableDeadBatteryPD:000000000000001c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2099   .rodata.CHANNEL_OFFSET_TAB:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2102   .rodata.CHANNEL_OFFSET_TAB:0000000000000000 CHANNEL_OFFSET_TAB
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2112   .rodata.OFFSET_TAB_CCMRx:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2115   .rodata.OFFSET_TAB_CCMRx:0000000000000000 OFFSET_TAB_CCMRx
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2127   .rodata.SHIFT_TAB_OCxx:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2130   .rodata.SHIFT_TAB_OCxx:0000000000000000 SHIFT_TAB_OCxx
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2142   .rodata.SHIFT_TAB_ICxx:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2145   .rodata.SHIFT_TAB_ICxx:0000000000000000 SHIFT_TAB_ICxx
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2157   .rodata.SHIFT_TAB_CCxP:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2160   .rodata.SHIFT_TAB_CCxP:0000000000000000 SHIFT_TAB_CCxP
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2172   .rodata.SHIFT_TAB_OISx:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2175   .rodata.SHIFT_TAB_OISx:0000000000000000 SHIFT_TAB_OISx
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2187   .text.LL_TIM_IC_GetCaptureCH1:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2193   .text.LL_TIM_IC_GetCaptureCH1:0000000000000000 LL_TIM_IC_GetCaptureCH1
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2233   .text.LL_TIM_IC_GetCaptureCH2:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2239   .text.LL_TIM_IC_GetCaptureCH2:0000000000000000 LL_TIM_IC_GetCaptureCH2
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2278   .text.LL_TIM_ClearFlag_CC1:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2284   .text.LL_TIM_ClearFlag_CC1:0000000000000000 LL_TIM_ClearFlag_CC1
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2324   .text.LL_TIM_IsActiveFlag_CC1:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2330   .text.LL_TIM_IsActiveFlag_CC1:0000000000000000 LL_TIM_IsActiveFlag_CC1
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2380   .rodata.USART_PRESCALER_TAB:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2383   .rodata.USART_PRESCALER_TAB:0000000000000000 USART_PRESCALER_TAB
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2397   .text.LL_GPIO_IsInputPinSet:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2403   .text.LL_GPIO_IsInputPinSet:0000000000000000 LL_GPIO_IsInputPinSet
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2457   .text.LL_GPIO_ResetOutputPin:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2463   .text.LL_GPIO_ResetOutputPin:0000000000000000 LL_GPIO_ResetOutputPin
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2504   .text.LL_GPIO_TogglePin:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2510   .text.LL_GPIO_TogglePin:0000000000000000 LL_GPIO_TogglePin
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2554   .text.LPF_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2560   .text.LPF_calc:0000000000000000 LPF_calc
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2618   .text.HPF_calc:0000000000000000 $t
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 878


D:\apps\VSCode\data\tmp\ccOsJnzo.s:2624   .text.HPF_calc:0000000000000000 HPF_calc
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2687   .text.utSinPU:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2693   .text.utSinPU:0000000000000000 utSinPU
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2821   .text.utSinPU:00000000000000b0 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18970  .rodata.qN.15481:0000000000000000 qN.15481
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18976  .rodata.B.15483:0000000000000000 B.15483
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18982  .rodata.C.15484:0000000000000000 C.15484
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18988  .rodata.qA.15482:0000000000000000 qA.15482
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2829   .text.utSinAbs:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2835   .text.utSinAbs:0000000000000000 utSinAbs
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2891   .text.utSinAbs:000000000000004c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2896   .text.utCosAbs:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2902   .text.utCosAbs:0000000000000000 utCosAbs
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2960   .text.utCosAbs:0000000000000050 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2965   .text.ModelBLDC_Init:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:2971   .text.ModelBLDC_Init:0000000000000000 ModelBLDC_Init
D:\apps\VSCode\data\tmp\ccOsJnzo.s:3100   .text.ModelBLDC_Init:00000000000000cc $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:3115   .text.ModelBLDC_Calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:3121   .text.ModelBLDC_Calc:0000000000000000 ModelBLDC_Calc
D:\apps\VSCode\data\tmp\ccOsJnzo.s:3585   .text.ModelBLDC_Calc:00000000000003a4 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:3592   .text.ModelBLDC_Calc:00000000000003b8 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:3914   .text.ModelBLDC_Calc:0000000000000648 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:3925   .text.bldcpwm_update:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:3931   .text.bldcpwm_update:0000000000000000 bldcpwm_update
D:\apps\VSCode\data\tmp\ccOsJnzo.s:3960   .text.bldcpwm_update:000000000000001c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:3966   .text.bldcpwm_update:0000000000000034 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4146   .text.bldcpwm_update:0000000000000184 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4151   .text.Svgen_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4157   .text.Svgen_calc:0000000000000000 Svgen_calc
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4415   .text.Svgen_calc:00000000000001a8 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4420   .text.PI_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4426   .text.PI_calc:0000000000000000 PI_calc
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4569   .text.Volt_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4575   .text.Volt_calc:0000000000000000 Volt_calc
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4712   .text.Volt_calc:00000000000000dc $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4719   .text.FluxObs_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4725   .text.FluxObs_calc:0000000000000000 FluxObs_calc
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4916   .text.Smopos_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:4922   .text.Smopos_calc:0000000000000000 Smopos_calc
D:\apps\VSCode\data\tmp\ccOsJnzo.s:5310   .text.Smopos_calc:0000000000000300 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:5317   .text.Prot_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:5323   .text.Prot_calc:0000000000000000 Prot_calc
D:\apps\VSCode\data\tmp\ccOsJnzo.s:5504   .text.Pll_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:5510   .text.Pll_calc:0000000000000000 Pll_calc
D:\apps\VSCode\data\tmp\ccOsJnzo.s:5676   .text.Pll_calc:0000000000000134 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:5684   .text.CMTN_run:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:5690   .text.CMTN_run:0000000000000000 CMTN_run
D:\apps\VSCode\data\tmp\ccOsJnzo.s:5782   .text.CMTN_run:000000000000009c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:5788   .text.CMTN_run:00000000000000b4 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:6092   .text.CMTN_run:0000000000000300 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:6095   .text.CMTN_run:0000000000000304 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:6163   .text.CMTN_run:0000000000000388 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:6169   .text.CMTN_run:00000000000003a0 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:6541   .text.Foc_Init:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:6547   .text.Foc_Init:0000000000000000 Foc_Init
D:\apps\VSCode\data\tmp\ccOsJnzo.s:6973   .text.Foc_Init:0000000000000328 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:6993   .text.Foc_Init:0000000000000370 $t
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 879


D:\apps\VSCode\data\tmp\ccOsJnzo.s:7118   .text.Foc_Init:0000000000000460 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:7128   .text.datalogCalc:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:7134   .text.datalogCalc:0000000000000000 datalogCalc
D:\apps\VSCode\data\tmp\ccOsJnzo.s:7381   .text.ntc_temperature:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:7387   .text.ntc_temperature:0000000000000000 ntc_temperature
D:\apps\VSCode\data\tmp\ccOsJnzo.s:7486   .text.ntc_temperature:0000000000000098 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:7491   .text.Hall_update:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:7497   .text.Hall_update:0000000000000000 Hall_update
D:\apps\VSCode\data\tmp\ccOsJnzo.s:7976   .text.Hall_update:00000000000002ec $d
                            *COM*:0000000000001030 dataLog
                            *COM*:0000000000000020 adcData
                            *COM*:000000000000001c ntcPcb
                            *COM*:00000000000000c8 bldc1
D:\apps\VSCode\data\tmp\ccOsJnzo.s:7993   .bss.hall:0000000000000000 hall
D:\apps\VSCode\data\tmp\ccOsJnzo.s:7990   .bss.hall:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8000   .data.foc1:0000000000000000 foc1
D:\apps\VSCode\data\tmp\ccOsJnzo.s:7997   .data.foc1:0000000000000000 $d
                            *COM*:0000000000000004 start_cc
                            *COM*:0000000000000004 stop_cc
                            *COM*:0000000000000004 execTime0
                            *COM*:0000000000000004 execTime1
                            *COM*:0000000000000004 cpuLoad
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8292   .bss.e:0000000000000000 e
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8293   .bss.e:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8298   .bss.systemReset:0000000000000000 systemReset
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8299   .bss.systemReset:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8305   .bss.ledDelay:0000000000000000 ledDelay
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8302   .bss.ledDelay:0000000000000000 $d
                            *COM*:0000000000000004 pwmInputPeriod
                            *COM*:0000000000000004 pwmInputValue
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8310   .text.main:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8317   .text.main:0000000000000000 main
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8542   .text.CoreInit:0000000000000000 CoreInit
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8703   .text.CoreStart:0000000000000000 CoreStart
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8504   .text.main:0000000000000144 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8535   .text.CoreInit:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8687   .text.CoreInit:00000000000000ec $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8696   .text.CoreStart:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8781   .text.CoreStart:0000000000000074 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8786   .text.ADC1_2_IRQHandler:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8793   .text.ADC1_2_IRQHandler:0000000000000000 ADC1_2_IRQHandler
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8987   .text.ADC1_2_IRQHandler:0000000000000140 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:8997   .text.ADC1_2_IRQHandler:0000000000000158 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:9009   .text.ADC1_2_IRQHandler:0000000000000180 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:9229   .text.ADC1_2_IRQHandler:0000000000000354 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:9242   .text.ADC1_2_IRQHandler:0000000000000380 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:9556   .text.ADC1_2_IRQHandler:0000000000000614 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:9573   .text.ADC1_2_IRQHandler:0000000000000650 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:9798   .text.ADC1_2_IRQHandler:00000000000007fc $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:9803   .text.ADC1_2_IRQHandler:0000000000000808 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:10183  .text.ADC1_2_IRQHandler:0000000000000b18 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:10201  .text.ADC1_2_IRQHandler:0000000000000b58 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:10578  .text.ADC1_2_IRQHandler:0000000000000e6c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:10596  .text.ADC1_2_IRQHandler:0000000000000eac $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:10894  .text.ADC1_2_IRQHandler:00000000000010d0 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:10900  .text.ADC1_2_IRQHandler:00000000000010e0 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:11193  .text.ADC1_2_IRQHandler:0000000000001354 $d
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 880


D:\apps\VSCode\data\tmp\ccOsJnzo.s:11211  .text.ADC1_2_IRQHandler:0000000000001394 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:11535  .text.ADC1_2_IRQHandler:00000000000015fc $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:11547  .text.ADC1_2_IRQHandler:000000000000161c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:11557  .text.ADC1_2_IRQHandler:000000000000163c $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:11943  .text.ADC1_2_IRQHandler:000000000000194c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:11959  .text.ADC1_2_IRQHandler:0000000000001984 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:12079  .text.ADC1_2_IRQHandler:0000000000001aa0 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:12090  .text.ADC1_2_IRQHandler:0000000000001ac4 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:12370  .text.ADC1_2_IRQHandler:0000000000001ce0 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:12384  .text.ADC1_2_IRQHandler:0000000000001d10 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:12630  .text.ADC1_2_IRQHandler:0000000000001f24 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:12646  .text.ADC1_2_IRQHandler:0000000000001f5c $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:13038  .text.ADC1_2_IRQHandler:0000000000002254 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:13058  .text.ADC1_2_IRQHandler:000000000000229c $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:13446  .text.ADC1_2_IRQHandler:0000000000002524 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:13455  .text.ADC1_2_IRQHandler:0000000000002540 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:13774  .text.ADC1_2_IRQHandler:00000000000027a0 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:13788  .text.ADC1_2_IRQHandler:00000000000027d0 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:14148  .text.ADC1_2_IRQHandler:0000000000002abc $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:14165  .text.ADC1_2_IRQHandler:0000000000002af8 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:14433  .text.ADC1_2_IRQHandler:0000000000002ce8 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:14448  .text.ADC1_2_IRQHandler:0000000000002d1c $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:14709  .text.ADC1_2_IRQHandler:0000000000002f50 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:14722  .text.ADC1_2_IRQHandler:0000000000002f7c $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:15082  .text.ADC1_2_IRQHandler:0000000000003274 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:15096  .text.ADC1_2_IRQHandler:00000000000032a4 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:15471  .text.ADC1_2_IRQHandler:0000000000003580 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:15486  .text.ADC1_2_IRQHandler:00000000000035b4 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:15724  .text.ADC1_2_IRQHandler:00000000000037bc $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:15737  .text.ADC1_2_IRQHandler:00000000000037e8 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:16073  .text.ADC1_2_IRQHandler:0000000000003ab0 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:16087  .text.ADC1_2_IRQHandler:0000000000003ae0 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:16209  .text.ADC1_2_IRQHandler:0000000000003bc4 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:16214  .text.ADC1_2_IRQHandler:0000000000003bd0 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:16551  .text.ADC1_2_IRQHandler:0000000000003e58 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:16565  .text.ADC1_2_IRQHandler:0000000000003e88 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:16847  .text.ADC1_2_IRQHandler:00000000000040c4 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:16863  .text.ADC1_2_IRQHandler:00000000000040fc $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:17255  .text.ADC1_2_IRQHandler:0000000000004404 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:17273  .text.ADC1_2_IRQHandler:0000000000004444 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:17388  .text.ADC1_2_IRQHandler:0000000000004540 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:17398  .text.ADC1_2_IRQHandler:0000000000004560 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:17739  .text.ADC1_2_IRQHandler:000000000000480c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:17754  .text.ADC1_2_IRQHandler:0000000000004840 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:17956  .text.ADC1_2_IRQHandler:00000000000049e8 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:17970  .text.ADC1_2_IRQHandler:0000000000004a18 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18311  .text.ADC1_2_IRQHandler:0000000000004cc4 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18327  .text.ADC1_2_IRQHandler:0000000000004cfc $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18649  .text.ADC1_2_IRQHandler:0000000000004f74 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18661  .text.ADC1_2_IRQHandler:0000000000004f9c $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18845  .text.ADC1_2_IRQHandler:00000000000050dc $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18858  .text.TIM2_IRQHandler:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18865  .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18925  .text.TIM2_IRQHandler:000000000000004c $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18931  .text.Error_Handler:0000000000000000 $t
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18938  .text.Error_Handler:0000000000000000 Error_Handler
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18967  .rodata.qN.15481:0000000000000000 $d
ARM GAS  D:\apps\VSCode\data\tmp\ccOsJnzo.s 			page 881


D:\apps\VSCode\data\tmp\ccOsJnzo.s:18973  .rodata.B.15483:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18979  .rodata.C.15484:0000000000000000 $d
D:\apps\VSCode\data\tmp\ccOsJnzo.s:18985  .rodata.qA.15482:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_f2d
__aeabi_dmul
__aeabi_d2f
utils_fast_atan2
exp
logf
FLASH_LoadConfig
FLASH_UpdateConfig
LL_Init1msTick
LL_SetSystemCoreClock
MX_GPIO_Init
MX_ADC1_Init
MX_ADC2_Init
MX_ADC3_Init
MX_HRTIM1_Init
MX_USART2_UART_Init
MX_TIM7_Init
MX_TIM2_Init
hrtim_start
tim2_start
adc_start
ADC1_Init_BLDC
ADC2_Init_BLDC
MX_HRTIM1_Init_BLDC
adc_start_bldc
sqrtf
utils_saturate_vector_2d
utils_angle_difference_rad
