

================================================================
== Vivado HLS Report for 'batch_norm'
================================================================
* Date:           Tue Dec  3 11:19:04 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.851|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3977|  3977|  3977|  3977|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |  3976|  3976|       142|          -|          -|    28|    no    |
        | + col    |   140|   140|         5|          -|          -|    28|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     120|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      17|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      78|
|Register         |        -|      -|     152|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     152|     215|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+-------+---+----+
    |         Instance        |       Module       | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+--------------------+---------+-------+---+----+
    |CNN_mux_732_25_2_1_U117  |CNN_mux_732_25_2_1  |        0|      0|  0|  17|
    +-------------------------+--------------------+---------+-------+---+----+
    |Total                    |                    |        0|      0|  0|  17|
    +-------------------------+--------------------+---------+-------+---+----+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |CNN_mac_muladd_25dEe_U118  |CNN_mac_muladd_25dEe  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |j_fu_240_p2         |     +    |      0|  0|  15|           5|           1|
    |k_fu_330_p2         |     +    |      0|  0|  15|           5|           1|
    |tmp_82_fu_344_p2    |     +    |      0|  0|  15|           8|           8|
    |tmp_83_fu_360_p2    |     +    |      0|  0|  18|          11|          11|
    |tmp_78_fu_270_p2    |     -    |      0|  0|  18|          11|          11|
    |tmp_81_fu_318_p2    |     -    |      0|  0|  15|           8|           8|
    |tmp_53_i_fu_324_p2  |   icmp   |      0|  0|  11|           5|           4|
    |tmp_i_fu_234_p2     |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 120|          59|          49|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |A_V_blk_n    |   9|          2|    1|          2|
    |B_V_blk_n    |   9|          2|    1|          2|
    |ap_NS_fsm    |  33|          8|    1|          8|
    |ap_done      |   9|          2|    1|          2|
    |j_i_reg_196  |   9|          2|    5|         10|
    |k_i_reg_207  |   9|          2|    5|         10|
    +-------------+----+-----------+-----+-----------+
    |Total        |  78|         18|   14|         34|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |OP2_V_i_reg_406         |  37|   0|   37|          0|
    |ap_CS_fsm               |   7|   0|    7|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |arrayNo_cast_i_reg_429  |   3|   0|   32|         29|
    |j_i_reg_196             |   5|   0|    5|          0|
    |j_reg_419               |   5|   0|    5|          0|
    |k_i_reg_207             |   5|   0|    5|          0|
    |k_reg_442               |   5|   0|    5|          0|
    |p_Val2_i_74_reg_527     |  37|   0|   37|          0|
    |tmp_56_cast_i_reg_411   |  21|   0|   37|         16|
    |tmp_78_reg_424          |   9|   0|   11|          2|
    |tmp_81_reg_434          |   6|   0|    8|          2|
    |tmp_83_reg_482          |  11|   0|   11|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 152|   0|  201|         49|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  batch_norm  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  batch_norm  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  batch_norm  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  batch_norm  | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |  batch_norm  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  batch_norm  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  batch_norm  | return value |
|in_image_0_V_address0  | out |    7|  ap_memory | in_image_0_V |     array    |
|in_image_0_V_ce0       | out |    1|  ap_memory | in_image_0_V |     array    |
|in_image_0_V_q0        |  in |   25|  ap_memory | in_image_0_V |     array    |
|in_image_1_V_address0  | out |    7|  ap_memory | in_image_1_V |     array    |
|in_image_1_V_ce0       | out |    1|  ap_memory | in_image_1_V |     array    |
|in_image_1_V_q0        |  in |   25|  ap_memory | in_image_1_V |     array    |
|in_image_2_V_address0  | out |    7|  ap_memory | in_image_2_V |     array    |
|in_image_2_V_ce0       | out |    1|  ap_memory | in_image_2_V |     array    |
|in_image_2_V_q0        |  in |   25|  ap_memory | in_image_2_V |     array    |
|in_image_3_V_address0  | out |    7|  ap_memory | in_image_3_V |     array    |
|in_image_3_V_ce0       | out |    1|  ap_memory | in_image_3_V |     array    |
|in_image_3_V_q0        |  in |   25|  ap_memory | in_image_3_V |     array    |
|in_image_4_V_address0  | out |    7|  ap_memory | in_image_4_V |     array    |
|in_image_4_V_ce0       | out |    1|  ap_memory | in_image_4_V |     array    |
|in_image_4_V_q0        |  in |   25|  ap_memory | in_image_4_V |     array    |
|in_image_5_V_address0  | out |    7|  ap_memory | in_image_5_V |     array    |
|in_image_5_V_ce0       | out |    1|  ap_memory | in_image_5_V |     array    |
|in_image_5_V_q0        |  in |   25|  ap_memory | in_image_5_V |     array    |
|in_image_6_V_address0  | out |    7|  ap_memory | in_image_6_V |     array    |
|in_image_6_V_ce0       | out |    1|  ap_memory | in_image_6_V |     array    |
|in_image_6_V_q0        |  in |   25|  ap_memory | in_image_6_V |     array    |
|A_V_dout               |  in |   18|   ap_fifo  |      A_V     |    pointer   |
|A_V_empty_n            |  in |    1|   ap_fifo  |      A_V     |    pointer   |
|A_V_read               | out |    1|   ap_fifo  |      A_V     |    pointer   |
|B_V_dout               |  in |   18|   ap_fifo  |      B_V     |    pointer   |
|B_V_empty_n            |  in |    1|   ap_fifo  |      B_V     |    pointer   |
|B_V_read               | out |    1|   ap_fifo  |      B_V     |    pointer   |
|out_image_V_address0   | out |   10|  ap_memory |  out_image_V |     array    |
|out_image_V_ce0        | out |    1|  ap_memory |  out_image_V |     array    |
|out_image_V_we0        | out |    1|  ap_memory |  out_image_V |     array    |
|out_image_V_d0         | out |   48|  ap_memory |  out_image_V |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
3 --> 
	4  / (!tmp_53_i)
	2  / (tmp_53_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %B_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %A_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.18ns)   --->   "%A_V_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %A_V)"   --->   Operation 10 'read' 'A_V_read' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 11 [1/1] (2.18ns)   --->   "%p_Val2_s = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %B_V)"   --->   Operation 11 'read' 'p_Val2_s' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%OP2_V_i = sext i18 %A_V_read to i37"   --->   Operation 12 'sext' 'OP2_V_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_56_i = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %p_Val2_s, i16 0)"   --->   Operation 13 'bitconcatenate' 'tmp_56_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_56_cast_i = sext i34 %tmp_56_i to i37"   --->   Operation 14 'sext' 'tmp_56_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.87ns)   --->   "br label %0" [../src/CNN_final.cpp:227]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j_i = phi i5 [ 0, %entry ], [ %j, %4 ]"   --->   Operation 16 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%tmp_i = icmp eq i5 %j_i, -4" [../src/CNN_final.cpp:227]   --->   Operation 17 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 18 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.10ns)   --->   "%j = add i5 %j_i, 1" [../src/CNN_final.cpp:227]   --->   Operation 19 'add' 'j' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.exit, label %1" [../src/CNN_final.cpp:227]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str333) nounwind" [../src/CNN_final.cpp:228]   --->   Operation 21 'specloopname' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str333)" [../src/CNN_final.cpp:228]   --->   Operation 22 'specregionbegin' 'tmp_i_72' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %j_i, i5 0)" [../src/CNN_final.cpp:227]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %tmp_s to i11" [../src/CNN_final.cpp:227]   --->   Operation 24 'zext' 'p_shl2_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_77 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j_i, i2 0)" [../src/CNN_final.cpp:227]   --->   Operation 25 'bitconcatenate' 'tmp_77' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i7 %tmp_77 to i11" [../src/CNN_final.cpp:231]   --->   Operation 26 'zext' 'p_shl3_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "%tmp_78 = sub i11 %p_shl2_cast, %p_shl3_cast" [../src/CNN_final.cpp:231]   --->   Operation 27 'sub' 'tmp_78' <Predicate = (!tmp_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%arrayNo_i = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %j_i, i32 2, i32 4)" [../src/CNN_final.cpp:227]   --->   Operation 28 'partselect' 'arrayNo_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%arrayNo_cast_i = zext i3 %arrayNo_i to i32" [../src/CNN_final.cpp:227]   --->   Operation 29 'zext' 'arrayNo_cast_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i5 %j_i to i2" [../src/CNN_final.cpp:227]   --->   Operation 30 'trunc' 'tmp_20' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_79 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_20, i5 0)" [../src/CNN_final.cpp:227]   --->   Operation 31 'bitconcatenate' 'tmp_79' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %tmp_79 to i8" [../src/CNN_final.cpp:227]   --->   Operation 32 'zext' 'p_shl_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_80 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_20, i2 0)" [../src/CNN_final.cpp:227]   --->   Operation 33 'bitconcatenate' 'tmp_80' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_80 to i8" [../src/CNN_final.cpp:227]   --->   Operation 34 'zext' 'p_shl1_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.27ns)   --->   "%tmp_81 = sub i8 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:227]   --->   Operation 35 'sub' 'tmp_81' <Predicate = (!tmp_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.87ns)   --->   "br label %2" [../src/CNN_final.cpp:229]   --->   Operation 36 'br' <Predicate = (!tmp_i)> <Delay = 0.87>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 37 'ret' <Predicate = (tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%k_i = phi i5 [ 0, %1 ], [ %k, %3 ]"   --->   Operation 38 'phi' 'k_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.88ns)   --->   "%tmp_53_i = icmp eq i5 %k_i, -4" [../src/CNN_final.cpp:229]   --->   Operation 39 'icmp' 'tmp_53_i' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 40 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.10ns)   --->   "%k = add i5 %k_i, 1" [../src/CNN_final.cpp:229]   --->   Operation 41 'add' 'k' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_53_i, label %4, label %3" [../src/CNN_final.cpp:229]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_54_i_cast1 = zext i5 %k_i to i11" [../src/CNN_final.cpp:229]   --->   Operation 43 'zext' 'tmp_54_i_cast1' <Predicate = (!tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_54_i_cast = zext i5 %k_i to i8" [../src/CNN_final.cpp:229]   --->   Operation 44 'zext' 'tmp_54_i_cast' <Predicate = (!tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.35ns)   --->   "%tmp_82 = add i8 %tmp_54_i_cast, %tmp_81" [../src/CNN_final.cpp:229]   --->   Operation 45 'add' 'tmp_82' <Predicate = (!tmp_53_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_99_cast = sext i8 %tmp_82 to i64" [../src/CNN_final.cpp:229]   --->   Operation 46 'sext' 'tmp_99_cast' <Predicate = (!tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%in_image_0_V_addr = getelementptr [112 x i25]* %in_image_0_V, i64 0, i64 %tmp_99_cast" [../src/CNN_final.cpp:229]   --->   Operation 47 'getelementptr' 'in_image_0_V_addr' <Predicate = (!tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%in_image_1_V_addr = getelementptr [112 x i25]* %in_image_1_V, i64 0, i64 %tmp_99_cast" [../src/CNN_final.cpp:229]   --->   Operation 48 'getelementptr' 'in_image_1_V_addr' <Predicate = (!tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%in_image_2_V_addr = getelementptr [112 x i25]* %in_image_2_V, i64 0, i64 %tmp_99_cast" [../src/CNN_final.cpp:229]   --->   Operation 49 'getelementptr' 'in_image_2_V_addr' <Predicate = (!tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%in_image_3_V_addr = getelementptr [112 x i25]* %in_image_3_V, i64 0, i64 %tmp_99_cast" [../src/CNN_final.cpp:229]   --->   Operation 50 'getelementptr' 'in_image_3_V_addr' <Predicate = (!tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%in_image_4_V_addr = getelementptr [112 x i25]* %in_image_4_V, i64 0, i64 %tmp_99_cast" [../src/CNN_final.cpp:229]   --->   Operation 51 'getelementptr' 'in_image_4_V_addr' <Predicate = (!tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%in_image_5_V_addr = getelementptr [112 x i25]* %in_image_5_V, i64 0, i64 %tmp_99_cast" [../src/CNN_final.cpp:229]   --->   Operation 52 'getelementptr' 'in_image_5_V_addr' <Predicate = (!tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%in_image_6_V_addr = getelementptr [112 x i25]* %in_image_6_V, i64 0, i64 %tmp_99_cast" [../src/CNN_final.cpp:229]   --->   Operation 53 'getelementptr' 'in_image_6_V_addr' <Predicate = (!tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.35ns)   --->   "%tmp_83 = add i11 %tmp_54_i_cast1, %tmp_78" [../src/CNN_final.cpp:231]   --->   Operation 54 'add' 'tmp_83' <Predicate = (!tmp_53_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (2.26ns)   --->   "%in_image_0_V_load = load i25* %in_image_0_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 55 'load' 'in_image_0_V_load' <Predicate = (!tmp_53_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 56 [2/2] (2.26ns)   --->   "%in_image_1_V_load = load i25* %in_image_1_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 56 'load' 'in_image_1_V_load' <Predicate = (!tmp_53_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 57 [2/2] (2.26ns)   --->   "%in_image_2_V_load = load i25* %in_image_2_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 57 'load' 'in_image_2_V_load' <Predicate = (!tmp_53_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 58 [2/2] (2.26ns)   --->   "%in_image_3_V_load = load i25* %in_image_3_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 58 'load' 'in_image_3_V_load' <Predicate = (!tmp_53_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 59 [2/2] (2.26ns)   --->   "%in_image_4_V_load = load i25* %in_image_4_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 59 'load' 'in_image_4_V_load' <Predicate = (!tmp_53_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 60 [2/2] (2.26ns)   --->   "%in_image_5_V_load = load i25* %in_image_5_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 60 'load' 'in_image_5_V_load' <Predicate = (!tmp_53_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 61 [2/2] (2.26ns)   --->   "%in_image_6_V_load = load i25* %in_image_6_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 61 'load' 'in_image_6_V_load' <Predicate = (!tmp_53_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str333, i32 %tmp_i_72)" [../src/CNN_final.cpp:233]   --->   Operation 62 'specregionend' 'empty_75' <Predicate = (tmp_53_i)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %0" [../src/CNN_final.cpp:227]   --->   Operation 63 'br' <Predicate = (tmp_53_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 64 [1/2] (2.26ns)   --->   "%in_image_0_V_load = load i25* %in_image_0_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 64 'load' 'in_image_0_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 65 [1/2] (2.26ns)   --->   "%in_image_1_V_load = load i25* %in_image_1_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 65 'load' 'in_image_1_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 66 [1/2] (2.26ns)   --->   "%in_image_2_V_load = load i25* %in_image_2_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 66 'load' 'in_image_2_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 67 [1/2] (2.26ns)   --->   "%in_image_3_V_load = load i25* %in_image_3_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 67 'load' 'in_image_3_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 68 [1/2] (2.26ns)   --->   "%in_image_4_V_load = load i25* %in_image_4_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 68 'load' 'in_image_4_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 69 [1/2] (2.26ns)   --->   "%in_image_5_V_load = load i25* %in_image_5_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 69 'load' 'in_image_5_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 70 [1/2] (2.26ns)   --->   "%in_image_6_V_load = load i25* %in_image_6_V_addr, align 4" [../src/CNN_final.cpp:229]   --->   Operation 70 'load' 'in_image_6_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 71 [2/2] (0.81ns)   --->   "%tmp = call i25 @_ssdm_op_Mux.ap_auto.7i25.i32(i25 %in_image_0_V_load, i25 %in_image_1_V_load, i25 %in_image_2_V_load, i25 %in_image_3_V_load, i25 %in_image_4_V_load, i25 %in_image_5_V_load, i25 %in_image_6_V_load, i32 %arrayNo_cast_i)" [../src/CNN_final.cpp:229]   --->   Operation 71 'mux' 'tmp' <Predicate = true> <Delay = 0.81> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.85>
ST_5 : Operation 72 [1/2] (0.81ns)   --->   "%tmp = call i25 @_ssdm_op_Mux.ap_auto.7i25.i32(i25 %in_image_0_V_load, i25 %in_image_1_V_load, i25 %in_image_2_V_load, i25 %in_image_3_V_load, i25 %in_image_4_V_load, i25 %in_image_5_V_load, i25 %in_image_6_V_load, i32 %arrayNo_cast_i)" [../src/CNN_final.cpp:229]   --->   Operation 72 'mux' 'tmp' <Predicate = true> <Delay = 0.81> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%OP1_V_i = sext i25 %tmp to i37" [../src/CNN_final.cpp:229]   --->   Operation 73 'sext' 'OP1_V_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (3.04ns)   --->   "%p_Val2_i = mul i37 %OP1_V_i, %OP2_V_i" [../src/CNN_final.cpp:229]   --->   Operation 74 'mul' 'p_Val2_i' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 75 [1/2] (0.00ns)   --->   "%p_Val2_i = mul i37 %OP1_V_i, %OP2_V_i" [../src/CNN_final.cpp:229]   --->   Operation 75 'mul' 'p_Val2_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (2.70ns)   --->   "%p_Val2_i_74 = add i37 %p_Val2_i, %tmp_56_cast_i" [../src/CNN_final.cpp:231]   --->   Operation 76 'add' 'p_Val2_i_74' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str434) nounwind" [../src/CNN_final.cpp:230]   --->   Operation 77 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_100_cast = sext i11 %tmp_83 to i64" [../src/CNN_final.cpp:231]   --->   Operation 78 'sext' 'tmp_100_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%out_image_V_addr = getelementptr [784 x i48]* %out_image_V, i64 0, i64 %tmp_100_cast" [../src/CNN_final.cpp:231]   --->   Operation 79 'getelementptr' 'out_image_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_57_i = call i48 @_ssdm_op_BitConcatenate.i48.i37.i11(i37 %p_Val2_i_74, i11 0)" [../src/CNN_final.cpp:231]   --->   Operation 80 'bitconcatenate' 'tmp_57_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (2.26ns)   --->   "store i48 %tmp_57_i, i48* %out_image_V_addr, align 8" [../src/CNN_final.cpp:231]   --->   Operation 81 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "br label %2" [../src/CNN_final.cpp:229]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_image_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface    ) [ 00000000]
empty_70          (specinterface    ) [ 00000000]
A_V_read          (read             ) [ 00000000]
p_Val2_s          (read             ) [ 00000000]
OP2_V_i           (sext             ) [ 00111111]
tmp_56_i          (bitconcatenate   ) [ 00000000]
tmp_56_cast_i     (sext             ) [ 00111111]
StgValue_15       (br               ) [ 01111111]
j_i               (phi              ) [ 00100000]
tmp_i             (icmp             ) [ 00111111]
empty_71          (speclooptripcount) [ 00000000]
j                 (add              ) [ 01111111]
StgValue_20       (br               ) [ 00000000]
StgValue_21       (specloopname     ) [ 00000000]
tmp_i_72          (specregionbegin  ) [ 00011111]
tmp_s             (bitconcatenate   ) [ 00000000]
p_shl2_cast       (zext             ) [ 00000000]
tmp_77            (bitconcatenate   ) [ 00000000]
p_shl3_cast       (zext             ) [ 00000000]
tmp_78            (sub              ) [ 00011111]
arrayNo_i         (partselect       ) [ 00000000]
arrayNo_cast_i    (zext             ) [ 00011111]
tmp_20            (trunc            ) [ 00000000]
tmp_79            (bitconcatenate   ) [ 00000000]
p_shl_cast        (zext             ) [ 00000000]
tmp_80            (bitconcatenate   ) [ 00000000]
p_shl1_cast       (zext             ) [ 00000000]
tmp_81            (sub              ) [ 00011111]
StgValue_36       (br               ) [ 00111111]
StgValue_37       (ret              ) [ 00000000]
k_i               (phi              ) [ 00010000]
tmp_53_i          (icmp             ) [ 00111111]
empty_73          (speclooptripcount) [ 00000000]
k                 (add              ) [ 00111111]
StgValue_42       (br               ) [ 00000000]
tmp_54_i_cast1    (zext             ) [ 00000000]
tmp_54_i_cast     (zext             ) [ 00000000]
tmp_82            (add              ) [ 00000000]
tmp_99_cast       (sext             ) [ 00000000]
in_image_0_V_addr (getelementptr    ) [ 00001000]
in_image_1_V_addr (getelementptr    ) [ 00001000]
in_image_2_V_addr (getelementptr    ) [ 00001000]
in_image_3_V_addr (getelementptr    ) [ 00001000]
in_image_4_V_addr (getelementptr    ) [ 00001000]
in_image_5_V_addr (getelementptr    ) [ 00001000]
in_image_6_V_addr (getelementptr    ) [ 00001000]
tmp_83            (add              ) [ 00001111]
empty_75          (specregionend    ) [ 00000000]
StgValue_63       (br               ) [ 01111111]
in_image_0_V_load (load             ) [ 00000100]
in_image_1_V_load (load             ) [ 00000100]
in_image_2_V_load (load             ) [ 00000100]
in_image_3_V_load (load             ) [ 00000100]
in_image_4_V_load (load             ) [ 00000100]
in_image_5_V_load (load             ) [ 00000100]
in_image_6_V_load (load             ) [ 00000100]
tmp               (mux              ) [ 00000000]
OP1_V_i           (sext             ) [ 00000010]
p_Val2_i          (mul              ) [ 00000000]
p_Val2_i_74       (add              ) [ 00000001]
StgValue_77       (specloopname     ) [ 00000000]
tmp_100_cast      (sext             ) [ 00000000]
out_image_V_addr  (getelementptr    ) [ 00000000]
tmp_57_i          (bitconcatenate   ) [ 00000000]
StgValue_81       (store            ) [ 00000000]
StgValue_82       (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_image_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_image_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_image_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_image_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_image_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_image_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_image_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i18P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i18.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i25.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str434"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i37.i11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="A_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="18" slack="0"/>
<pin id="82" dir="0" index="1" bw="18" slack="0"/>
<pin id="83" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_Val2_s_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="18" slack="0"/>
<pin id="88" dir="0" index="1" bw="18" slack="0"/>
<pin id="89" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="in_image_0_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="25" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_0_V_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="in_image_1_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="25" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_1_V_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_image_2_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="25" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_2_V_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="in_image_3_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="25" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_3_V_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_image_4_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="25" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_4_V_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="in_image_5_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="25" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_5_V_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="in_image_6_V_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="25" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_6_V_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_0_V_load/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_1_V_load/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_2_V_load/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_3_V_load/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_4_V_load/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_5_V_load/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_6_V_load/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="out_image_V_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="48" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="11" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_81_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="48" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/7 "/>
</bind>
</comp>

<comp id="196" class="1005" name="j_i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="1"/>
<pin id="198" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_i_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="k_i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="1"/>
<pin id="209" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_i (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="k_i_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="OP2_V_i_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="18" slack="0"/>
<pin id="220" dir="1" index="1" bw="37" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_i/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_56_i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="34" slack="0"/>
<pin id="224" dir="0" index="1" bw="18" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56_i/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_56_cast_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="34" slack="0"/>
<pin id="232" dir="1" index="1" bw="37" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56_cast_i/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_i_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="j_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_shl2_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_77_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_77/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_shl3_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_78_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_78/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="arrayNo_i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="0" index="2" bw="3" slack="0"/>
<pin id="280" dir="0" index="3" bw="4" slack="0"/>
<pin id="281" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo_i/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="arrayNo_cast_i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast_i/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_20_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_79_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_79/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_shl_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_80_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_80/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_shl1_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_81_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_81/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_53_i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53_i/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="k_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_54_i_cast1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_i_cast1/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_54_i_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_i_cast/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_82_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="1"/>
<pin id="347" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_82/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_99_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_99_cast/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_83_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="11" slack="1"/>
<pin id="363" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_83/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="25" slack="0"/>
<pin id="367" dir="0" index="1" bw="25" slack="0"/>
<pin id="368" dir="0" index="2" bw="25" slack="0"/>
<pin id="369" dir="0" index="3" bw="25" slack="0"/>
<pin id="370" dir="0" index="4" bw="25" slack="0"/>
<pin id="371" dir="0" index="5" bw="25" slack="0"/>
<pin id="372" dir="0" index="6" bw="25" slack="0"/>
<pin id="373" dir="0" index="7" bw="25" slack="0"/>
<pin id="374" dir="0" index="8" bw="3" slack="2"/>
<pin id="375" dir="1" index="9" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="OP1_V_i_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="25" slack="0"/>
<pin id="386" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_i/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_100_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="4"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_100_cast/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_57_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="48" slack="0"/>
<pin id="394" dir="0" index="1" bw="37" slack="1"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57_i/7 "/>
</bind>
</comp>

<comp id="400" class="1007" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="25" slack="0"/>
<pin id="402" dir="0" index="1" bw="18" slack="4"/>
<pin id="403" dir="0" index="2" bw="34" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_i/5 p_Val2_i_74/6 "/>
</bind>
</comp>

<comp id="406" class="1005" name="OP2_V_i_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="37" slack="4"/>
<pin id="408" dir="1" index="1" bw="37" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_i "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_56_cast_i_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="37" slack="5"/>
<pin id="413" dir="1" index="1" bw="37" slack="5"/>
</pin_list>
<bind>
<opset="tmp_56_cast_i "/>
</bind>
</comp>

<comp id="419" class="1005" name="j_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_78_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="1"/>
<pin id="426" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="429" class="1005" name="arrayNo_cast_i_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="2"/>
<pin id="431" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="arrayNo_cast_i "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_81_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="1"/>
<pin id="436" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="442" class="1005" name="k_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="447" class="1005" name="in_image_0_V_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="1"/>
<pin id="449" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="in_image_1_V_addr_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="1"/>
<pin id="454" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_V_addr "/>
</bind>
</comp>

<comp id="457" class="1005" name="in_image_2_V_addr_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="1"/>
<pin id="459" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_image_2_V_addr "/>
</bind>
</comp>

<comp id="462" class="1005" name="in_image_3_V_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="1"/>
<pin id="464" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_image_3_V_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="in_image_4_V_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="1"/>
<pin id="469" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_image_4_V_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="in_image_5_V_addr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="1"/>
<pin id="474" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_image_5_V_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="in_image_6_V_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="1"/>
<pin id="479" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_image_6_V_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_83_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="4"/>
<pin id="484" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="487" class="1005" name="in_image_0_V_load_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="25" slack="1"/>
<pin id="489" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_load "/>
</bind>
</comp>

<comp id="492" class="1005" name="in_image_1_V_load_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="25" slack="1"/>
<pin id="494" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_V_load "/>
</bind>
</comp>

<comp id="497" class="1005" name="in_image_2_V_load_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="25" slack="1"/>
<pin id="499" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_2_V_load "/>
</bind>
</comp>

<comp id="502" class="1005" name="in_image_3_V_load_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="25" slack="1"/>
<pin id="504" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_3_V_load "/>
</bind>
</comp>

<comp id="507" class="1005" name="in_image_4_V_load_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="25" slack="1"/>
<pin id="509" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_4_V_load "/>
</bind>
</comp>

<comp id="512" class="1005" name="in_image_5_V_load_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="25" slack="1"/>
<pin id="514" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_5_V_load "/>
</bind>
</comp>

<comp id="517" class="1005" name="in_image_6_V_load_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="25" slack="1"/>
<pin id="519" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_6_V_load "/>
</bind>
</comp>

<comp id="522" class="1005" name="OP1_V_i_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="37" slack="1"/>
<pin id="524" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_i "/>
</bind>
</comp>

<comp id="527" class="1005" name="p_Val2_i_74_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="37" slack="1"/>
<pin id="529" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_i_74 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="68" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="68" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="68" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="68" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="68" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="92" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="99" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="106" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="113" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="120" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="127" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="134" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="68" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="80" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="86" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="200" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="200" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="200" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="200" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="58" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="254" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="200" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="276" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="200" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="64" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="290" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="302" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="211" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="40" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="211" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="211" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="211" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="364"><net_src comp="336" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="376"><net_src comp="72" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="377"><net_src comp="141" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="378"><net_src comp="147" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="379"><net_src comp="153" pin="3"/><net_sink comp="365" pin=3"/></net>

<net id="380"><net_src comp="159" pin="3"/><net_sink comp="365" pin=4"/></net>

<net id="381"><net_src comp="165" pin="3"/><net_sink comp="365" pin=5"/></net>

<net id="382"><net_src comp="171" pin="3"/><net_sink comp="365" pin=6"/></net>

<net id="383"><net_src comp="177" pin="3"/><net_sink comp="365" pin=7"/></net>

<net id="387"><net_src comp="365" pin="9"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="397"><net_src comp="76" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="78" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="399"><net_src comp="392" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="405"><net_src comp="384" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="218" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="414"><net_src comp="230" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="422"><net_src comp="240" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="427"><net_src comp="270" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="432"><net_src comp="286" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="365" pin=8"/></net>

<net id="437"><net_src comp="318" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="445"><net_src comp="330" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="450"><net_src comp="92" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="455"><net_src comp="99" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="460"><net_src comp="106" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="465"><net_src comp="113" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="470"><net_src comp="120" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="475"><net_src comp="127" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="480"><net_src comp="134" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="485"><net_src comp="360" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="490"><net_src comp="141" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="495"><net_src comp="147" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="500"><net_src comp="153" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="365" pin=3"/></net>

<net id="505"><net_src comp="159" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="365" pin=4"/></net>

<net id="510"><net_src comp="165" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="365" pin=5"/></net>

<net id="515"><net_src comp="171" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="365" pin=6"/></net>

<net id="520"><net_src comp="177" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="365" pin=7"/></net>

<net id="525"><net_src comp="384" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="530"><net_src comp="400" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="392" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_image_V | {7 }
 - Input state : 
	Port: batch_norm : in_image_0_V | {3 4 }
	Port: batch_norm : in_image_1_V | {3 4 }
	Port: batch_norm : in_image_2_V | {3 4 }
	Port: batch_norm : in_image_3_V | {3 4 }
	Port: batch_norm : in_image_4_V | {3 4 }
	Port: batch_norm : in_image_5_V | {3 4 }
	Port: batch_norm : in_image_6_V | {3 4 }
	Port: batch_norm : A_V | {1 }
	Port: batch_norm : B_V | {1 }
  - Chain level:
	State 1
		tmp_56_cast_i : 1
	State 2
		tmp_i : 1
		j : 1
		StgValue_20 : 2
		tmp_s : 1
		p_shl2_cast : 2
		tmp_77 : 1
		p_shl3_cast : 2
		tmp_78 : 3
		arrayNo_i : 1
		arrayNo_cast_i : 2
		tmp_20 : 1
		tmp_79 : 2
		p_shl_cast : 3
		tmp_80 : 2
		p_shl1_cast : 3
		tmp_81 : 4
	State 3
		tmp_53_i : 1
		k : 1
		StgValue_42 : 2
		tmp_54_i_cast1 : 1
		tmp_54_i_cast : 1
		tmp_82 : 2
		tmp_99_cast : 3
		in_image_0_V_addr : 4
		in_image_1_V_addr : 4
		in_image_2_V_addr : 4
		in_image_3_V_addr : 4
		in_image_4_V_addr : 4
		in_image_5_V_addr : 4
		in_image_6_V_addr : 4
		tmp_83 : 2
		in_image_0_V_load : 5
		in_image_1_V_load : 5
		in_image_2_V_load : 5
		in_image_3_V_load : 5
		in_image_4_V_load : 5
		in_image_5_V_load : 5
		in_image_6_V_load : 5
	State 4
		tmp : 1
	State 5
		OP1_V_i : 1
		p_Val2_i : 2
	State 6
		p_Val2_i_74 : 1
	State 7
		out_image_V_addr : 1
		StgValue_81 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |        j_fu_240       |    0    |    0    |    15   |
|    add   |        k_fu_330       |    0    |    0    |    15   |
|          |     tmp_82_fu_344     |    0    |    0    |    15   |
|          |     tmp_83_fu_360     |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|    sub   |     tmp_78_fu_270     |    0    |    0    |    17   |
|          |     tmp_81_fu_318     |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |      tmp_i_fu_234     |    0    |    0    |    11   |
|          |    tmp_53_i_fu_324    |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|    mux   |       grp_fu_365      |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_400      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   |  A_V_read_read_fu_80  |    0    |    0    |    0    |
|          |  p_Val2_s_read_fu_86  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     OP2_V_i_fu_218    |    0    |    0    |    0    |
|          |  tmp_56_cast_i_fu_230 |    0    |    0    |    0    |
|   sext   |   tmp_99_cast_fu_349  |    0    |    0    |    0    |
|          |     OP1_V_i_fu_384    |    0    |    0    |    0    |
|          |  tmp_100_cast_fu_388  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    tmp_56_i_fu_222    |    0    |    0    |    0    |
|          |      tmp_s_fu_246     |    0    |    0    |    0    |
|bitconcatenate|     tmp_77_fu_258     |    0    |    0    |    0    |
|          |     tmp_79_fu_294     |    0    |    0    |    0    |
|          |     tmp_80_fu_306     |    0    |    0    |    0    |
|          |    tmp_57_i_fu_392    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_shl2_cast_fu_254  |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_266  |    0    |    0    |    0    |
|          | arrayNo_cast_i_fu_286 |    0    |    0    |    0    |
|   zext   |   p_shl_cast_fu_302   |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_314  |    0    |    0    |    0    |
|          | tmp_54_i_cast1_fu_336 |    0    |    0    |    0    |
|          |  tmp_54_i_cast_fu_340 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    arrayNo_i_fu_276   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     tmp_20_fu_290     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   134   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     OP1_V_i_reg_522     |   37   |
|     OP2_V_i_reg_406     |   37   |
|  arrayNo_cast_i_reg_429 |   32   |
|in_image_0_V_addr_reg_447|    7   |
|in_image_0_V_load_reg_487|   25   |
|in_image_1_V_addr_reg_452|    7   |
|in_image_1_V_load_reg_492|   25   |
|in_image_2_V_addr_reg_457|    7   |
|in_image_2_V_load_reg_497|   25   |
|in_image_3_V_addr_reg_462|    7   |
|in_image_3_V_load_reg_502|   25   |
|in_image_4_V_addr_reg_467|    7   |
|in_image_4_V_load_reg_507|   25   |
|in_image_5_V_addr_reg_472|    7   |
|in_image_5_V_load_reg_512|   25   |
|in_image_6_V_addr_reg_477|    7   |
|in_image_6_V_load_reg_517|   25   |
|       j_i_reg_196       |    5   |
|        j_reg_419        |    5   |
|       k_i_reg_207       |    5   |
|        k_reg_442        |    5   |
|   p_Val2_i_74_reg_527   |   37   |
|  tmp_56_cast_i_reg_411  |   37   |
|      tmp_78_reg_424     |   11   |
|      tmp_81_reg_434     |    8   |
|      tmp_83_reg_482     |   11   |
+-------------------------+--------+
|          Total          |   454  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_153 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_159 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_165 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_171 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_365    |  p1  |   2  |  25  |   50   ||    9    |
|     grp_fu_365    |  p2  |   2  |  25  |   50   ||    9    |
|     grp_fu_365    |  p3  |   2  |  25  |   50   ||    9    |
|     grp_fu_365    |  p4  |   2  |  25  |   50   ||    9    |
|     grp_fu_365    |  p5  |   2  |  25  |   50   ||    9    |
|     grp_fu_365    |  p6  |   2  |  25  |   50   ||    9    |
|     grp_fu_365    |  p7  |   2  |  25  |   50   ||    9    |
|     grp_fu_400    |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_400    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   534  ||  13.952 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   134  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   144  |
|  Register |    -   |    -   |   454  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   13   |   454  |   278  |
+-----------+--------+--------+--------+--------+
