-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity udp_top_udp_rshiftWordByOctet_net_axis_512_512_2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_udp2shiftFifo_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    rx_udp2shiftFifo_empty_n : IN STD_LOGIC;
    rx_udp2shiftFifo_read : OUT STD_LOGIC;
    m_axis_rx_data_internal_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    m_axis_rx_data_internal_full_n : IN STD_LOGIC;
    m_axis_rx_data_internal_write : OUT STD_LOGIC );
end;


architecture behav of udp_top_udp_rshiftWordByOctet_net_axis_512_512_2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_207 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000111";
    constant ap_const_lv32_208 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001000";
    constant ap_const_lv56_0 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal fsmState_load_load_fu_134_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_nbreadreq_fu_74_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op18_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal fsmState_load_reg_266 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_280 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_firstWord_load_reg_287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op46_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal fsmState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal prevWord_data_V : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_keep_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal rs_firstWord : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal rx_udp2shiftFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal m_axis_rx_data_internal_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_Val2_s_reg_270 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Val2_1_reg_275 : STD_LOGIC_VECTOR (63 downto 0);
    signal rs_firstWord_load_load_fu_168_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_fu_172_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln674_reg_291 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_4_i_reg_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal sendWord_last_V_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sendWord_last_V_reg_301 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_sendWord_last_V_1_phi_fu_98_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_sendWord_last_V_1_reg_95 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_firstWord_new_0_i_phi_fu_108_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_105 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_last_V_fu_160_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_data_V_fu_146_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln173_1_fu_244_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln173_fu_261_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal p_Result_5_i_fu_186_p4 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_125_p4 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_116_p4 : STD_LOGIC_VECTOR (447 downto 0);
    signal tmp_2_i_fu_233_p6 : STD_LOGIC_VECTOR (576 downto 0);
    signal or_ln_fu_249_p5 : STD_LOGIC_VECTOR (576 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_143 : BOOLEAN;
    signal ap_condition_128 : BOOLEAN;
    signal ap_condition_162 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    fsmState_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_128)) then
                if ((fsmState_load_load_fu_134_p1 = ap_const_lv1_1)) then 
                    fsmState <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_143)) then 
                    fsmState <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                fsmState_load_reg_266 <= fsmState;
                p_Val2_1_reg_275 <= prevWord_keep_V;
                p_Val2_s_reg_270 <= prevWord_data_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (fsmState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (rs_firstWord_load_load_fu_168_p1 = ap_const_lv1_0))) then
                p_Result_4_i_reg_296 <= rx_udp2shiftFifo_dout(519 downto 512);
                sendWord_last_V_reg_301 <= sendWord_last_V_fu_196_p2;
                trunc_ln674_reg_291 <= trunc_ln674_fu_172_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (fsmState = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                prevWord_data_V <= currWord_data_V_fu_146_p1;
                prevWord_keep_V <= rx_udp2shiftFifo_dout(575 downto 512);
                rs_firstWord <= ap_phi_mux_rs_firstWord_new_0_i_phi_fu_108_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (fsmState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                rs_firstWord_load_reg_287 <= rs_firstWord;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (fsmState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_reg_280 <= tmp_i_nbreadreq_fu_74_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, rx_udp2shiftFifo_empty_n, ap_predicate_op18_read_state1, ap_done_reg, m_axis_rx_data_internal_full_n, fsmState_load_reg_266, ap_predicate_op46_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((fsmState_load_reg_266 = ap_const_lv1_1) and (m_axis_rx_data_internal_full_n = ap_const_logic_0)) or ((ap_predicate_op46_write_state2 = ap_const_boolean_1) and (m_axis_rx_data_internal_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (rx_udp2shiftFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, rx_udp2shiftFifo_empty_n, ap_predicate_op18_read_state1, ap_done_reg, m_axis_rx_data_internal_full_n, fsmState_load_reg_266, ap_predicate_op46_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((fsmState_load_reg_266 = ap_const_lv1_1) and (m_axis_rx_data_internal_full_n = ap_const_logic_0)) or ((ap_predicate_op46_write_state2 = ap_const_boolean_1) and (m_axis_rx_data_internal_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (rx_udp2shiftFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, rx_udp2shiftFifo_empty_n, ap_predicate_op18_read_state1, ap_done_reg, m_axis_rx_data_internal_full_n, fsmState_load_reg_266, ap_predicate_op46_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((fsmState_load_reg_266 = ap_const_lv1_1) and (m_axis_rx_data_internal_full_n = ap_const_logic_0)) or ((ap_predicate_op46_write_state2 = ap_const_boolean_1) and (m_axis_rx_data_internal_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (rx_udp2shiftFifo_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rx_udp2shiftFifo_empty_n, ap_predicate_op18_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op18_read_state1 = ap_const_boolean_1) and (rx_udp2shiftFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(m_axis_rx_data_internal_full_n, fsmState_load_reg_266, ap_predicate_op46_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((fsmState_load_reg_266 = ap_const_lv1_1) and (m_axis_rx_data_internal_full_n = ap_const_logic_0)) or ((ap_predicate_op46_write_state2 = ap_const_boolean_1) and (m_axis_rx_data_internal_full_n = ap_const_logic_0)));
    end process;


    ap_condition_128_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_128 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_143_assign_proc : process(tmp_i_nbreadreq_fu_74_p3, fsmState, ap_phi_mux_sendWord_last_V_1_phi_fu_98_p4, currWord_last_V_fu_160_p3)
    begin
                ap_condition_143 <= ((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (fsmState = ap_const_lv1_0) and (currWord_last_V_fu_160_p3 = ap_const_lv1_1) and (ap_phi_mux_sendWord_last_V_1_phi_fu_98_p4 = ap_const_lv1_0));
    end process;


    ap_condition_162_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_162 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_rs_firstWord_new_0_i_phi_fu_108_p4_assign_proc : process(tmp_i_nbreadreq_fu_74_p3, fsmState, ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_105, currWord_last_V_fu_160_p3)
    begin
        if (((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (fsmState = ap_const_lv1_0))) then
            if ((currWord_last_V_fu_160_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_rs_firstWord_new_0_i_phi_fu_108_p4 <= ap_const_lv1_0;
            elsif ((currWord_last_V_fu_160_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_rs_firstWord_new_0_i_phi_fu_108_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_rs_firstWord_new_0_i_phi_fu_108_p4 <= ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_105;
            end if;
        else 
            ap_phi_mux_rs_firstWord_new_0_i_phi_fu_108_p4 <= ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_105;
        end if; 
    end process;


    ap_phi_mux_sendWord_last_V_1_phi_fu_98_p4_assign_proc : process(tmp_i_nbreadreq_fu_74_p3, fsmState, rs_firstWord_load_load_fu_168_p1, sendWord_last_V_fu_196_p2, ap_phi_reg_pp0_iter0_sendWord_last_V_1_reg_95)
    begin
        if (((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (fsmState = ap_const_lv1_0))) then
            if ((rs_firstWord_load_load_fu_168_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_sendWord_last_V_1_phi_fu_98_p4 <= ap_const_lv1_0;
            elsif ((rs_firstWord_load_load_fu_168_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_sendWord_last_V_1_phi_fu_98_p4 <= sendWord_last_V_fu_196_p2;
            else 
                ap_phi_mux_sendWord_last_V_1_phi_fu_98_p4 <= ap_phi_reg_pp0_iter0_sendWord_last_V_1_reg_95;
            end if;
        else 
            ap_phi_mux_sendWord_last_V_1_phi_fu_98_p4 <= ap_phi_reg_pp0_iter0_sendWord_last_V_1_reg_95;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_105 <= "X";
    ap_phi_reg_pp0_iter0_sendWord_last_V_1_reg_95 <= "X";

    ap_predicate_op18_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_74_p3, fsmState)
    begin
                ap_predicate_op18_read_state1 <= ((tmp_i_nbreadreq_fu_74_p3 = ap_const_lv1_1) and (fsmState = ap_const_lv1_0));
    end process;


    ap_predicate_op46_write_state2_assign_proc : process(fsmState_load_reg_266, tmp_i_reg_280, rs_firstWord_load_reg_287)
    begin
                ap_predicate_op46_write_state2 <= ((rs_firstWord_load_reg_287 = ap_const_lv1_0) and (tmp_i_reg_280 = ap_const_lv1_1) and (fsmState_load_reg_266 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_data_V_fu_146_p1 <= rx_udp2shiftFifo_dout(512 - 1 downto 0);
    currWord_last_V_fu_160_p3 <= rx_udp2shiftFifo_dout(576 downto 576);
    fsmState_load_load_fu_134_p1 <= fsmState;
    grp_fu_116_p4 <= p_Val2_s_reg_270(511 downto 64);
    grp_fu_125_p4 <= p_Val2_1_reg_275(63 downto 8);

    m_axis_rx_data_internal_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axis_rx_data_internal_full_n, fsmState_load_reg_266, ap_predicate_op46_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (fsmState_load_reg_266 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            m_axis_rx_data_internal_blk_n <= m_axis_rx_data_internal_full_n;
        else 
            m_axis_rx_data_internal_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m_axis_rx_data_internal_din_assign_proc : process(fsmState_load_reg_266, ap_predicate_op46_write_state2, zext_ln173_1_fu_244_p1, zext_ln173_fu_261_p1, ap_condition_162)
    begin
        if ((ap_const_boolean_1 = ap_condition_162)) then
            if ((fsmState_load_reg_266 = ap_const_lv1_1)) then 
                m_axis_rx_data_internal_din <= zext_ln173_fu_261_p1;
            elsif ((ap_predicate_op46_write_state2 = ap_const_boolean_1)) then 
                m_axis_rx_data_internal_din <= zext_ln173_1_fu_244_p1;
            else 
                m_axis_rx_data_internal_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axis_rx_data_internal_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axis_rx_data_internal_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fsmState_load_reg_266, ap_predicate_op46_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (fsmState_load_reg_266 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op46_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            m_axis_rx_data_internal_write <= ap_const_logic_1;
        else 
            m_axis_rx_data_internal_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln_fu_249_p5 <= (((ap_const_lv9_100 & grp_fu_125_p4) & ap_const_lv64_0) & grp_fu_116_p4);
    p_Result_5_i_fu_186_p4 <= rx_udp2shiftFifo_dout(575 downto 520);
    rs_firstWord_load_load_fu_168_p1 <= rs_firstWord;

    rx_udp2shiftFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rx_udp2shiftFifo_empty_n, ap_predicate_op18_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (ap_predicate_op18_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_udp2shiftFifo_blk_n <= rx_udp2shiftFifo_empty_n;
        else 
            rx_udp2shiftFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_udp2shiftFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op18_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op18_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_udp2shiftFifo_read <= ap_const_logic_1;
        else 
            rx_udp2shiftFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    sendWord_last_V_fu_196_p2 <= "1" when (p_Result_5_i_fu_186_p4 = ap_const_lv56_0) else "0";
    tmp_2_i_fu_233_p6 <= ((((sendWord_last_V_reg_301 & p_Result_4_i_reg_296) & grp_fu_125_p4) & trunc_ln674_reg_291) & grp_fu_116_p4);
    tmp_i_nbreadreq_fu_74_p3 <= (0=>(rx_udp2shiftFifo_empty_n), others=>'-');
    trunc_ln674_fu_172_p1 <= rx_udp2shiftFifo_dout(64 - 1 downto 0);
    zext_ln173_1_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_i_fu_233_p6),1024));
    zext_ln173_fu_261_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_249_p5),1024));
end behav;
