{
  "module_name": "ab8500-codec.h",
  "hash_id": "a95ec8251a2c56afff27e86410ae0bccf9986959eb8c0eacf95b10ca0f8f9a71",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/ab8500-codec.h",
  "human_readable_source": " \n \n\n#ifndef AB8500_CODEC_REGISTERS_H\n#define AB8500_CODEC_REGISTERS_H\n\n#define AB8500_SUPPORTED_RATE\t\t\t(SNDRV_PCM_RATE_48000)\n#define AB8500_SUPPORTED_FMT\t\t\t(SNDRV_PCM_FMTBIT_S16_LE)\n\n \n\n#define AB8500_AD_DATA0_OFFSET\t0\n#define AB8500_DA_DATA0_OFFSET\t8\n#define AB8500_AD_DATA1_OFFSET\t16\n#define AB8500_DA_DATA1_OFFSET\t24\n\n \n\n#define AB8500_POWERUP\t\t\t\t0x00\n#define AB8500_AUDSWRESET\t\t\t0x01\n#define AB8500_ADPATHENA\t\t\t0x02\n#define AB8500_DAPATHENA\t\t\t0x03\n#define AB8500_ANACONF1\t\t\t\t0x04\n#define AB8500_ANACONF2\t\t\t\t0x05\n#define AB8500_DIGMICCONF\t\t\t0x06\n#define AB8500_ANACONF3\t\t\t\t0x07\n#define AB8500_ANACONF4\t\t\t\t0x08\n#define AB8500_DAPATHCONF\t\t\t0x09\n#define AB8500_MUTECONF\t\t\t\t0x0A\n#define AB8500_SHORTCIRCONF\t\t\t0x0B\n#define AB8500_ANACONF5\t\t\t\t0x0C\n#define AB8500_ENVCPCONF\t\t\t0x0D\n#define AB8500_SIGENVCONF\t\t\t0x0E\n#define AB8500_PWMGENCONF1\t\t\t0x0F\n#define AB8500_PWMGENCONF2\t\t\t0x10\n#define AB8500_PWMGENCONF3\t\t\t0x11\n#define AB8500_PWMGENCONF4\t\t\t0x12\n#define AB8500_PWMGENCONF5\t\t\t0x13\n#define AB8500_ANAGAIN1\t\t\t\t0x14\n#define AB8500_ANAGAIN2\t\t\t\t0x15\n#define AB8500_ANAGAIN3\t\t\t\t0x16\n#define AB8500_ANAGAIN4\t\t\t\t0x17\n#define AB8500_DIGLINHSLGAIN\t\t\t0x18\n#define AB8500_DIGLINHSRGAIN\t\t\t0x19\n#define AB8500_ADFILTCONF\t\t\t0x1A\n#define AB8500_DIGIFCONF1\t\t\t0x1B\n#define AB8500_DIGIFCONF2\t\t\t0x1C\n#define AB8500_DIGIFCONF3\t\t\t0x1D\n#define AB8500_DIGIFCONF4\t\t\t0x1E\n#define AB8500_ADSLOTSEL1\t\t\t0x1F\n#define AB8500_ADSLOTSEL2\t\t\t0x20\n#define AB8500_ADSLOTSEL3\t\t\t0x21\n#define AB8500_ADSLOTSEL4\t\t\t0x22\n#define AB8500_ADSLOTSEL5\t\t\t0x23\n#define AB8500_ADSLOTSEL6\t\t\t0x24\n#define AB8500_ADSLOTSEL7\t\t\t0x25\n#define AB8500_ADSLOTSEL8\t\t\t0x26\n#define AB8500_ADSLOTSEL9\t\t\t0x27\n#define AB8500_ADSLOTSEL10\t\t\t0x28\n#define AB8500_ADSLOTSEL11\t\t\t0x29\n#define AB8500_ADSLOTSEL12\t\t\t0x2A\n#define AB8500_ADSLOTSEL13\t\t\t0x2B\n#define AB8500_ADSLOTSEL14\t\t\t0x2C\n#define AB8500_ADSLOTSEL15\t\t\t0x2D\n#define AB8500_ADSLOTSEL16\t\t\t0x2E\n#define AB8500_ADSLOTSEL(slot)\t\t\t(AB8500_ADSLOTSEL1 + (slot >> 1))\n#define AB8500_ADSLOTHIZCTRL1\t\t\t0x2F\n#define AB8500_ADSLOTHIZCTRL2\t\t\t0x30\n#define AB8500_ADSLOTHIZCTRL3\t\t\t0x31\n#define AB8500_ADSLOTHIZCTRL4\t\t\t0x32\n#define AB8500_DASLOTCONF1\t\t\t0x33\n#define AB8500_DASLOTCONF2\t\t\t0x34\n#define AB8500_DASLOTCONF3\t\t\t0x35\n#define AB8500_DASLOTCONF4\t\t\t0x36\n#define AB8500_DASLOTCONF5\t\t\t0x37\n#define AB8500_DASLOTCONF6\t\t\t0x38\n#define AB8500_DASLOTCONF7\t\t\t0x39\n#define AB8500_DASLOTCONF8\t\t\t0x3A\n#define AB8500_CLASSDCONF1\t\t\t0x3B\n#define AB8500_CLASSDCONF2\t\t\t0x3C\n#define AB8500_CLASSDCONF3\t\t\t0x3D\n#define AB8500_DMICFILTCONF\t\t\t0x3E\n#define AB8500_DIGMULTCONF1\t\t\t0x3F\n#define AB8500_DIGMULTCONF2\t\t\t0x40\n#define AB8500_ADDIGGAIN1\t\t\t0x41\n#define AB8500_ADDIGGAIN2\t\t\t0x42\n#define AB8500_ADDIGGAIN3\t\t\t0x43\n#define AB8500_ADDIGGAIN4\t\t\t0x44\n#define AB8500_ADDIGGAIN5\t\t\t0x45\n#define AB8500_ADDIGGAIN6\t\t\t0x46\n#define AB8500_DADIGGAIN1\t\t\t0x47\n#define AB8500_DADIGGAIN2\t\t\t0x48\n#define AB8500_DADIGGAIN3\t\t\t0x49\n#define AB8500_DADIGGAIN4\t\t\t0x4A\n#define AB8500_DADIGGAIN5\t\t\t0x4B\n#define AB8500_DADIGGAIN6\t\t\t0x4C\n#define AB8500_ADDIGLOOPGAIN1\t\t\t0x4D\n#define AB8500_ADDIGLOOPGAIN2\t\t\t0x4E\n#define AB8500_HSLEARDIGGAIN\t\t\t0x4F\n#define AB8500_HSRDIGGAIN\t\t\t0x50\n#define AB8500_SIDFIRGAIN1\t\t\t0x51\n#define AB8500_SIDFIRGAIN2\t\t\t0x52\n#define AB8500_ANCCONF1\t\t\t\t0x53\n#define AB8500_ANCCONF2\t\t\t\t0x54\n#define AB8500_ANCCONF3\t\t\t\t0x55\n#define AB8500_ANCCONF4\t\t\t\t0x56\n#define AB8500_ANCCONF5\t\t\t\t0x57\n#define AB8500_ANCCONF6\t\t\t\t0x58\n#define AB8500_ANCCONF7\t\t\t\t0x59\n#define AB8500_ANCCONF8\t\t\t\t0x5A\n#define AB8500_ANCCONF9\t\t\t\t0x5B\n#define AB8500_ANCCONF10\t\t\t0x5C\n#define AB8500_ANCCONF11\t\t\t0x5D\n#define AB8500_ANCCONF12\t\t\t0x5E\n#define AB8500_ANCCONF13\t\t\t0x5F\n#define AB8500_ANCCONF14\t\t\t0x60\n#define AB8500_SIDFIRADR\t\t\t0x61\n#define AB8500_SIDFIRCOEF1\t\t\t0x62\n#define AB8500_SIDFIRCOEF2\t\t\t0x63\n#define AB8500_SIDFIRCONF\t\t\t0x64\n#define AB8500_AUDINTMASK1\t\t\t0x65\n#define AB8500_AUDINTSOURCE1\t\t\t0x66\n#define AB8500_AUDINTMASK2\t\t\t0x67\n#define AB8500_AUDINTSOURCE2\t\t\t0x68\n#define AB8500_FIFOCONF1\t\t\t0x69\n#define AB8500_FIFOCONF2\t\t\t0x6A\n#define AB8500_FIFOCONF3\t\t\t0x6B\n#define AB8500_FIFOCONF4\t\t\t0x6C\n#define AB8500_FIFOCONF5\t\t\t0x6D\n#define AB8500_FIFOCONF6\t\t\t0x6E\n#define AB8500_AUDREV\t\t\t\t0x6F\n\n#define AB8500_FIRST_REG\t\t\tAB8500_POWERUP\n#define AB8500_LAST_REG\t\t\t\tAB8500_AUDREV\n#define AB8500_CACHEREGNUM\t\t\t(AB8500_LAST_REG + 1)\n\n#define AB8500_MASK_ALL\t\t\t\t0xFF\n#define AB8500_MASK_SLOT(slot)\t\t\t((slot & 1) ? 0xF0 : 0x0F)\n#define AB8500_MASK_NONE\t\t\t0x00\n\n \n#define AB8500_POWERUP_POWERUP\t\t\t7\n#define AB8500_POWERUP_ENANA\t\t\t3\n\n \n#define AB8500_AUDSWRESET_SWRESET\t\t7\n\n \n#define AB8500_ADPATHENA_ENAD12\t\t\t7\n#define AB8500_ADPATHENA_ENAD34\t\t\t5\n#define AB8500_ADPATHENA_ENAD5768\t\t3\n\n \n#define AB8500_DAPATHENA_ENDA1\t\t\t7\n#define AB8500_DAPATHENA_ENDA2\t\t\t6\n#define AB8500_DAPATHENA_ENDA3\t\t\t5\n#define AB8500_DAPATHENA_ENDA4\t\t\t4\n#define AB8500_DAPATHENA_ENDA5\t\t\t3\n#define AB8500_DAPATHENA_ENDA6\t\t\t2\n\n \n#define AB8500_ANACONF1_HSLOWPOW\t\t7\n#define AB8500_ANACONF1_DACLOWPOW1\t\t6\n#define AB8500_ANACONF1_DACLOWPOW0\t\t5\n#define AB8500_ANACONF1_EARDACLOWPOW\t\t4\n#define AB8500_ANACONF1_EARSELCM\t\t2\n#define AB8500_ANACONF1_HSHPEN\t\t\t1\n#define AB8500_ANACONF1_EARDRVLOWPOW\t\t0\n\n \n#define AB8500_ANACONF2_ENMIC1\t\t\t7\n#define AB8500_ANACONF2_ENMIC2\t\t\t6\n#define AB8500_ANACONF2_ENLINL\t\t\t5\n#define AB8500_ANACONF2_ENLINR\t\t\t4\n#define AB8500_ANACONF2_MUTMIC1\t\t\t3\n#define AB8500_ANACONF2_MUTMIC2\t\t\t2\n#define AB8500_ANACONF2_MUTLINL\t\t\t1\n#define AB8500_ANACONF2_MUTLINR\t\t\t0\n\n \n#define AB8500_DIGMICCONF_ENDMIC1\t\t7\n#define AB8500_DIGMICCONF_ENDMIC2\t\t6\n#define AB8500_DIGMICCONF_ENDMIC3\t\t5\n#define AB8500_DIGMICCONF_ENDMIC4\t\t4\n#define AB8500_DIGMICCONF_ENDMIC5\t\t3\n#define AB8500_DIGMICCONF_ENDMIC6\t\t2\n#define AB8500_DIGMICCONF_HSFADSPEED\t\t0\n\n \n#define AB8500_ANACONF3_MIC1SEL\t\t\t7\n#define AB8500_ANACONF3_LINRSEL\t\t\t6\n#define AB8500_ANACONF3_ENDRVHSL\t\t5\n#define AB8500_ANACONF3_ENDRVHSR\t\t4\n#define AB8500_ANACONF3_ENADCMIC\t\t2\n#define AB8500_ANACONF3_ENADCLINL\t\t1\n#define AB8500_ANACONF3_ENADCLINR\t\t0\n\n \n#define AB8500_ANACONF4_DISPDVSS\t\t7\n#define AB8500_ANACONF4_ENEAR\t\t\t6\n#define AB8500_ANACONF4_ENHSL\t\t\t5\n#define AB8500_ANACONF4_ENHSR\t\t\t4\n#define AB8500_ANACONF4_ENHFL\t\t\t3\n#define AB8500_ANACONF4_ENHFR\t\t\t2\n#define AB8500_ANACONF4_ENVIB1\t\t\t1\n#define AB8500_ANACONF4_ENVIB2\t\t\t0\n\n \n#define AB8500_DAPATHCONF_ENDACEAR\t\t6\n#define AB8500_DAPATHCONF_ENDACHSL\t\t5\n#define AB8500_DAPATHCONF_ENDACHSR\t\t4\n#define AB8500_DAPATHCONF_ENDACHFL\t\t3\n#define AB8500_DAPATHCONF_ENDACHFR\t\t2\n#define AB8500_DAPATHCONF_ENDACVIB1\t\t1\n#define AB8500_DAPATHCONF_ENDACVIB2\t\t0\n\n \n#define AB8500_MUTECONF_MUTEAR\t\t\t6\n#define AB8500_MUTECONF_MUTHSL\t\t\t5\n#define AB8500_MUTECONF_MUTHSR\t\t\t4\n#define AB8500_MUTECONF_MUTDACEAR\t\t2\n#define AB8500_MUTECONF_MUTDACHSL\t\t1\n#define AB8500_MUTECONF_MUTDACHSR\t\t0\n\n \n#define AB8500_SHORTCIRCONF_ENSHORTPWD\t\t7\n#define AB8500_SHORTCIRCONF_EARSHORTDIS\t\t6\n#define AB8500_SHORTCIRCONF_HSSHORTDIS\t\t5\n#define AB8500_SHORTCIRCONF_HSPULLDEN\t\t4\n#define AB8500_SHORTCIRCONF_HSOSCEN\t\t2\n#define AB8500_SHORTCIRCONF_HSFADDIS\t\t1\n#define AB8500_SHORTCIRCONF_HSZCDDIS\t\t0\n \n\n \n#define AB8500_ANACONF5_ENCPHS\t\t\t7\n#define AB8500_ANACONF5_HSLDACTOLOL\t\t5\n#define AB8500_ANACONF5_HSRDACTOLOR\t\t4\n#define AB8500_ANACONF5_ENLOL\t\t\t3\n#define AB8500_ANACONF5_ENLOR\t\t\t2\n#define AB8500_ANACONF5_HSAUTOEN\t\t0\n\n \n#define AB8500_ENVCPCONF_ENVDETHTHRE\t\t4\n#define AB8500_ENVCPCONF_ENVDETLTHRE\t\t0\n#define AB8500_ENVCPCONF_ENVDETHTHRE_MAX\t0x0F\n#define AB8500_ENVCPCONF_ENVDETLTHRE_MAX\t0x0F\n\n \n#define AB8500_SIGENVCONF_CPLVEN\t\t5\n#define AB8500_SIGENVCONF_ENVDETCPEN\t\t4\n#define AB8500_SIGENVCONF_ENVDETTIME\t\t0\n#define AB8500_SIGENVCONF_ENVDETTIME_MAX\t0x0F\n\n \n#define AB8500_PWMGENCONF1_PWMTOVIB1\t\t7\n#define AB8500_PWMGENCONF1_PWMTOVIB2\t\t6\n#define AB8500_PWMGENCONF1_PWM1CTRL\t\t5\n#define AB8500_PWMGENCONF1_PWM2CTRL\t\t4\n#define AB8500_PWMGENCONF1_PWM1NCTRL\t\t3\n#define AB8500_PWMGENCONF1_PWM1PCTRL\t\t2\n#define AB8500_PWMGENCONF1_PWM2NCTRL\t\t1\n#define AB8500_PWMGENCONF1_PWM2PCTRL\t\t0\n\n \n \n \n \n#define AB8500_PWMGENCONFX_PWMVIBXPOL\t\t7\n#define AB8500_PWMGENCONFX_PWMVIBXDUTCYC\t0\n#define AB8500_PWMGENCONFX_PWMVIBXDUTCYC_MAX\t0x64\n\n \n \n#define AB8500_ANAGAINX_ENSEMICX\t\t7\n#define AB8500_ANAGAINX_LOWPOWMICX\t\t6\n#define AB8500_ANAGAINX_MICXGAIN\t\t0\n#define AB8500_ANAGAINX_MICXGAIN_MAX\t\t0x1F\n\n \n#define AB8500_ANAGAIN3_HSLGAIN\t\t\t4\n#define AB8500_ANAGAIN3_HSRGAIN\t\t\t0\n#define AB8500_ANAGAIN3_HSXGAIN_MAX\t\t0x0F\n\n \n#define AB8500_ANAGAIN4_LINLGAIN\t\t4\n#define AB8500_ANAGAIN4_LINRGAIN\t\t0\n#define AB8500_ANAGAIN4_LINXGAIN_MAX\t\t0x0F\n\n \n \n#define AB8500_DIGLINHSXGAIN_LINTOHSXGAIN\t0\n#define AB8500_DIGLINHSXGAIN_LINTOHSXGAIN_MAX\t0x13\n\n \n#define AB8500_ADFILTCONF_AD1NH\t\t\t7\n#define AB8500_ADFILTCONF_AD2NH\t\t\t6\n#define AB8500_ADFILTCONF_AD3NH\t\t\t5\n#define AB8500_ADFILTCONF_AD4NH\t\t\t4\n#define AB8500_ADFILTCONF_AD1VOICE\t\t3\n#define AB8500_ADFILTCONF_AD2VOICE\t\t2\n#define AB8500_ADFILTCONF_AD3VOICE\t\t1\n#define AB8500_ADFILTCONF_AD4VOICE\t\t0\n\n \n#define AB8500_DIGIFCONF1_ENMASTGEN\t\t7\n#define AB8500_DIGIFCONF1_IF1BITCLKOS1\t\t6\n#define AB8500_DIGIFCONF1_IF1BITCLKOS0\t\t5\n#define AB8500_DIGIFCONF1_ENFSBITCLK1\t\t4\n#define AB8500_DIGIFCONF1_IF0BITCLKOS1\t\t2\n#define AB8500_DIGIFCONF1_IF0BITCLKOS0\t\t1\n#define AB8500_DIGIFCONF1_ENFSBITCLK0\t\t0\n\n \n#define AB8500_DIGIFCONF2_FSYNC0P\t\t6\n#define AB8500_DIGIFCONF2_BITCLK0P\t\t5\n#define AB8500_DIGIFCONF2_IF0DEL\t\t4\n#define AB8500_DIGIFCONF2_IF0FORMAT1\t\t3\n#define AB8500_DIGIFCONF2_IF0FORMAT0\t\t2\n#define AB8500_DIGIFCONF2_IF0WL1\t\t1\n#define AB8500_DIGIFCONF2_IF0WL0\t\t0\n\n \n#define AB8500_DIGIFCONF3_IF0DATOIF1AD\t\t7\n#define AB8500_DIGIFCONF3_IF0CLKTOIF1CLK\t6\n#define AB8500_DIGIFCONF3_IF1MASTER\t\t5\n#define AB8500_DIGIFCONF3_IF1DATOIF0AD\t\t3\n#define AB8500_DIGIFCONF3_IF1CLKTOIF0CLK\t2\n#define AB8500_DIGIFCONF3_IF0MASTER\t\t1\n#define AB8500_DIGIFCONF3_IF0BFIFOEN\t\t0\n\n \n#define AB8500_DIGIFCONF4_FSYNC1P\t\t6\n#define AB8500_DIGIFCONF4_BITCLK1P\t\t5\n#define AB8500_DIGIFCONF4_IF1DEL\t\t4\n#define AB8500_DIGIFCONF4_IF1FORMAT1\t\t3\n#define AB8500_DIGIFCONF4_IF1FORMAT0\t\t2\n#define AB8500_DIGIFCONF4_IF1WL1\t\t1\n#define AB8500_DIGIFCONF4_IF1WL0\t\t0\n\n \n#define AB8500_AD_OUT1\t0x0\n#define AB8500_AD_OUT2\t0x1\n#define AB8500_AD_OUT3\t0x2\n#define AB8500_AD_OUT4\t0x3\n#define AB8500_AD_OUT5\t0x4\n#define AB8500_AD_OUT6\t0x5\n#define AB8500_AD_OUT7\t0x6\n#define AB8500_AD_OUT8\t0x7\n#define AB8500_ZEROES\t0x8\n#define AB8500_TRISTATE\t0xF\n#define AB8500_ADSLOTSELX_EVEN_SHIFT\t\t0\n#define AB8500_ADSLOTSELX_ODD_SHIFT\t\t4\n#define AB8500_ADSLOTSELX_AD_OUT_TO_SLOT(out, slot)\t\\\n\t((out) << (((slot) & 1) ? \\\n\t AB8500_ADSLOTSELX_ODD_SHIFT : AB8500_ADSLOTSELX_EVEN_SHIFT))\n\n \n \n \n \n \n#define AB8500_DASLOTCONF1_DA12VOICE\t\t7\n#define AB8500_DASLOTCONF1_SWAPDA12_34\t\t6\n#define AB8500_DASLOTCONF1_DAI7TOADO1\t\t5\n\n \n#define AB8500_DASLOTCONF2_DAI8TOADO2\t\t5\n\n \n#define AB8500_DASLOTCONF3_DA34VOICE\t\t7\n#define AB8500_DASLOTCONF3_DAI7TOADO3\t\t5\n\n \n#define AB8500_DASLOTCONF4_DAI8TOADO4\t\t5\n\n \n#define AB8500_DASLOTCONF5_DA56VOICE\t\t7\n#define AB8500_DASLOTCONF5_DAI7TOADO5\t\t5\n\n \n#define AB8500_DASLOTCONF6_DAI8TOADO6\t\t5\n\n \n#define AB8500_DASLOTCONF7_DAI8TOADO7\t\t5\n\n \n#define AB8500_DASLOTCONF8_DAI7TOADO8\t\t5\n\n#define AB8500_DASLOTCONFX_SLTODAX_SHIFT\t0\n#define AB8500_DASLOTCONFX_SLTODAX_MASK\t\t0x1F\n\n \n#define AB8500_CLASSDCONF1_PARLHF\t\t7\n#define AB8500_CLASSDCONF1_PARLVIB\t\t6\n#define AB8500_CLASSDCONF1_VIB1SWAPEN\t\t3\n#define AB8500_CLASSDCONF1_VIB2SWAPEN\t\t2\n#define AB8500_CLASSDCONF1_HFLSWAPEN\t\t1\n#define AB8500_CLASSDCONF1_HFRSWAPEN\t\t0\n\n \n#define AB8500_CLASSDCONF2_FIRBYP3\t\t7\n#define AB8500_CLASSDCONF2_FIRBYP2\t\t6\n#define AB8500_CLASSDCONF2_FIRBYP1\t\t5\n#define AB8500_CLASSDCONF2_FIRBYP0\t\t4\n#define AB8500_CLASSDCONF2_HIGHVOLEN3\t\t3\n#define AB8500_CLASSDCONF2_HIGHVOLEN2\t\t2\n#define AB8500_CLASSDCONF2_HIGHVOLEN1\t\t1\n#define AB8500_CLASSDCONF2_HIGHVOLEN0\t\t0\n\n \n#define AB8500_CLASSDCONF3_DITHHPGAIN\t\t4\n#define AB8500_CLASSDCONF3_DITHHPGAIN_MAX\t0x0A\n#define AB8500_CLASSDCONF3_DITHWGAIN\t\t0\n#define AB8500_CLASSDCONF3_DITHWGAIN_MAX\t0x0A\n\n \n#define AB8500_DMICFILTCONF_ANCINSEL\t\t7\n#define AB8500_DMICFILTCONF_DA3TOEAR\t\t6\n#define AB8500_DMICFILTCONF_DMIC1SINC3\t\t5\n#define AB8500_DMICFILTCONF_DMIC2SINC3\t\t4\n#define AB8500_DMICFILTCONF_DMIC3SINC3\t\t3\n#define AB8500_DMICFILTCONF_DMIC4SINC3\t\t2\n#define AB8500_DMICFILTCONF_DMIC5SINC3\t\t1\n#define AB8500_DMICFILTCONF_DMIC6SINC3\t\t0\n\n \n#define AB8500_DIGMULTCONF1_DATOHSLEN\t\t7\n#define AB8500_DIGMULTCONF1_DATOHSREN\t\t6\n#define AB8500_DIGMULTCONF1_AD1SEL\t\t5\n#define AB8500_DIGMULTCONF1_AD2SEL\t\t4\n#define AB8500_DIGMULTCONF1_AD3SEL\t\t3\n#define AB8500_DIGMULTCONF1_AD5SEL\t\t2\n#define AB8500_DIGMULTCONF1_AD6SEL\t\t1\n#define AB8500_DIGMULTCONF1_ANCSEL\t\t0\n\n \n#define AB8500_DIGMULTCONF2_DATOHFREN\t\t7\n#define AB8500_DIGMULTCONF2_DATOHFLEN\t\t6\n#define AB8500_DIGMULTCONF2_HFRSEL\t\t5\n#define AB8500_DIGMULTCONF2_HFLSEL\t\t4\n#define AB8500_DIGMULTCONF2_FIRSID1SEL\t\t2\n#define AB8500_DIGMULTCONF2_FIRSID2SEL\t\t0\n\n \n \n \n \n \n \n#define AB8500_ADDIGGAINX_FADEDISADX\t\t6\n#define AB8500_ADDIGGAINX_ADXGAIN_MAX\t\t0x3F\n\n \n \n \n \n \n \n#define AB8500_DADIGGAINX_FADEDISDAX\t\t6\n#define AB8500_DADIGGAINX_DAXGAIN_MAX\t\t0x3F\n\n \n \n#define AB8500_ADDIGLOOPGAINX_FADEDISADXL\t6\n#define AB8500_ADDIGLOOPGAINX_ADXLBGAIN_MAX\t0x3F\n\n \n#define AB8500_HSLEARDIGGAIN_HSSINC1\t\t7\n#define AB8500_HSLEARDIGGAIN_FADEDISHSL\t\t4\n#define AB8500_HSLEARDIGGAIN_HSLDGAIN_MAX\t0x09\n\n \n#define AB8500_HSRDIGGAIN_FADESPEED\t\t6\n#define AB8500_HSRDIGGAIN_FADEDISHSR\t\t4\n#define AB8500_HSRDIGGAIN_HSRDGAIN_MAX\t\t0x09\n\n \n \n#define AB8500_SIDFIRGAINX_FIRSIDXGAIN_MAX\t0x1F\n\n \n#define AB8500_ANCCONF1_ANCIIRUPDATE\t\t3\n#define AB8500_ANCCONF1_ENANC\t\t\t2\n#define AB8500_ANCCONF1_ANCIIRINIT\t\t1\n#define AB8500_ANCCONF1_ANCFIRUPDATE\t\t0\n\n \n#define AB8500_ANCCONF2_SHIFT\t\t\t5\n#define AB8500_ANCCONF2_MIN\t\t\t-0x10\n#define AB8500_ANCCONF2_MAX\t\t\t0xF\n\n \n#define AB8500_ANCCONF3_SHIFT\t\t\t5\n#define AB8500_ANCCONF3_MIN\t\t\t-0x10\n#define AB8500_ANCCONF3_MAX\t\t\t0xF\n\n \n#define AB8500_ANCCONF4_SHIFT\t\t\t5\n#define AB8500_ANCCONF4_MIN\t\t\t-0x10\n#define AB8500_ANCCONF4_MAX\t\t\t0xF\n\n \n#define AB8500_ANC_FIR_COEFF_MIN\t\t-0x8000\n#define AB8500_ANC_FIR_COEFF_MAX\t\t0x7FFF\n#define AB8500_ANC_FIR_COEFFS\t\t\t15\n\n \n#define AB8500_ANC_IIR_COEFF_MIN\t\t-0x800000\n#define AB8500_ANC_IIR_COEFF_MAX\t\t0x7FFFFF\n#define AB8500_ANC_IIR_COEFFS\t\t\t24\n \n#define AB8500_ANC_WARP_DELAY_SHIFT\t\t16\n#define AB8500_ANC_WARP_DELAY_MIN\t\t0x0000\n#define AB8500_ANC_WARP_DELAY_MAX\t\t0xFFFF\n\n \n \n \n \n\n \n#define AB8500_SIDFIRADR_FIRSIDSET\t\t7\n#define AB8500_SIDFIRADR_ADDRESS_SHIFT\t\t0\n#define AB8500_SIDFIRADR_ADDRESS_MAX\t\t0x7F\n\n \n \n#define AB8500_SID_FIR_COEFF_MIN\t\t0\n#define AB8500_SID_FIR_COEFF_MAX\t\t0xFFFF\n#define AB8500_SID_FIR_COEFFS\t\t\t128\n\n \n#define AB8500_SIDFIRCONF_ENFIRSIDS\t\t2\n#define AB8500_SIDFIRCONF_FIRSIDSTOIF1\t\t1\n#define AB8500_SIDFIRCONF_FIRSIDBUSY\t\t0\n\n \n \n \n \n\n \n#define AB8500_FIFOCONF1_BFIFOMASK\t\t0x80\n#define AB8500_FIFOCONF1_BFIFO19M2\t\t0x40\n#define AB8500_FIFOCONF1_BFIFOINT_SHIFT\t\t0\n#define AB8500_FIFOCONF1_BFIFOINT_MAX\t\t0x3F\n\n \n#define AB8500_FIFOCONF2_BFIFOTX_SHIFT\t\t0\n#define AB8500_FIFOCONF2_BFIFOTX_MAX\t\t0xFF\n\n \n#define AB8500_FIFOCONF3_BFIFOEXSL_SHIFT\t5\n#define AB8500_FIFOCONF3_BFIFOEXSL_MAX\t\t0x5\n#define AB8500_FIFOCONF3_PREBITCLK0_SHIFT\t2\n#define AB8500_FIFOCONF3_PREBITCLK0_MAX\t\t0x7\n#define AB8500_FIFOCONF3_BFIFOMAST_SHIFT\t1\n#define AB8500_FIFOCONF3_BFIFORUN_SHIFT\t\t0\n\n \n#define AB8500_FIFOCONF4_BFIFOFRAMSW_SHIFT\t0\n#define AB8500_FIFOCONF4_BFIFOFRAMSW_MAX\t0xFF\n\n \n#define AB8500_FIFOCONF5_BFIFOWAKEUP_SHIFT\t0\n#define AB8500_FIFOCONF5_BFIFOWAKEUP_MAX\t0xFF\n\n \n#define AB8500_FIFOCONF6_BFIFOSAMPLE_SHIFT\t0\n#define AB8500_FIFOCONF6_BFIFOSAMPLE_MAX\t0xFF\n\n \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}