$date
	Tue Sep 30 12:51:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_down_counter_2bit $end
$var wire 2 ! q [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 2 $ q [1:0] $end
$scope module U0 $end
$var wire 1 " clk $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 # rst $end
$var reg 1 ' q $end
$upscope $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 1 ( j $end
$var wire 1 ) k $end
$var wire 1 # rst $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x*
x)
x(
x'
1&
1%
bx $
1#
0"
bx !
$end
#5
1)
1(
0*
b0 !
b0 $
0'
1"
#10
0"
0#
#15
0)
0(
1'
b11 !
b11 $
1*
1"
#20
0"
#25
1)
1(
b10 !
b10 $
0'
1"
#30
0"
#35
0)
0(
1'
b1 !
b1 $
0*
1"
#40
0"
#45
1)
1(
b0 !
b0 $
0'
1"
#50
0"
#55
0)
0(
1'
b11 !
b11 $
1*
1"
#60
0"
#65
1)
1(
b10 !
b10 $
0'
1"
#70
0"
#75
0)
0(
1'
b1 !
b1 $
0*
1"
#80
0"
#85
1)
1(
b0 !
b0 $
0'
1"
#90
0"
1#
#95
1"
#100
0"
0#
#105
0)
0(
1*
b11 !
b11 $
1'
1"
#110
0"
#115
1)
1(
b10 !
b10 $
0'
1"
#120
0"
#125
0)
0(
0*
b1 !
b1 $
1'
1"
#130
0"
#135
1)
1(
b0 !
b0 $
0'
1"
#140
0"
