Analysis & Synthesis report for Lab1Demo
Sat May 04 13:09:11 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|cur_st3
 12. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|cur_st2
 13. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|cur_st1
 14. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballController:inst6|cur_st
 15. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner|cur_st
 16. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4|cur_st
 17. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|present_state
 18. State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|cur_st
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for sld_signaltap:auto_signaltap_0
 25. Parameter Settings for User Entity Instance: playerBitMap:playerBitMap
 26. Parameter Settings for User Entity Instance: square_object:playerSquareObject
 27. Parameter Settings for User Entity Instance: playerMove:playerMove
 28. Parameter Settings for User Entity Instance: gameControllerTop:gameControllerTop|gameStateMachine:inst
 29. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner
 30. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component
 31. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component
 32. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component
 33. Parameter Settings for User Entity Instance: balls_TOP:inst|Huge_Ball_TOP:inst2|square_object:ballSquareObject
 34. Parameter Settings for User Entity Instance: balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9
 35. Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall1|square_object:ballSquareObject
 36. Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9
 37. Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall2|square_object:ballSquareObject
 38. Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9
 39. Parameter Settings for User Entity Instance: balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component
 40. Parameter Settings for User Entity Instance: balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component
 41. Parameter Settings for User Entity Instance: squareRope:ropeSquareObject
 42. Parameter Settings for User Entity Instance: zeroConst:zero|lpm_constant:LPM_CONSTANT_component
 43. Parameter Settings for User Entity Instance: ropeMove:ropeMove
 44. Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst3|square_object:presentSquareObject
 45. Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst3|presentMove:inst2
 46. Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component
 47. Parameter Settings for User Entity Instance: Presents_TOP:inst16|presentsController:inst18
 48. Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst4|square_object:presentSquareObject
 49. Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst4|presentMove:inst2
 50. Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component
 51. Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomLocation:inst1
 52. Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomLocation:inst26
 53. Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst5|square_object:presentSquareObject
 54. Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst5|presentMove:inst2
 55. Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component
 56. Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomLocation:inst2
 57. Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomLocation:inst27
 58. Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomPresent:inst7
 59. Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomLocation:inst
 60. Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomLocation:inst25
 61. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 62. Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod0
 63. Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Div0
 64. Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod1
 65. Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Div1
 66. Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod2
 67. Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Div2
 68. Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod3
 69. Parameter Settings for Inferred Entity Instance: gameControllerTop:gameControllerTop|gameStateMachine:inst|lpm_divide:Mod0
 70. SignalTap II Logic Analyzer Settings
 71. In-System Memory Content Editor Settings
 72. Post-Synthesis Netlist Statistics for Top Partition
 73. Elapsed Time Per Partition
 74. Connections to In-System Debugging Instance "auto_signaltap_0"
 75. Analysis & Synthesis Messages
 76. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat May 04 13:09:11 2019           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; Lab1Demo                                        ;
; Top-level Entity Name           ; TOP_VGA_DEMO_WITH_MSS_ALL                       ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2293                                            ;
; Total pins                      ; 64                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 327,680                                         ;
; Total DSP Blocks                ; 3                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                    ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+
; Option                                                                          ; Setting                   ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6            ;                    ;
; Top-level entity name                                                           ; TOP_VGA_DEMO_WITH_MSS_ALL ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V                 ; Cyclone V          ;
; Use smart compilation                                                           ; On                        ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                       ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                        ; On                 ;
; Enable compact report table                                                     ; Off                       ; Off                ;
; Restructure Multiplexers                                                        ; Auto                      ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                       ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                       ; Off                ;
; Preserve fewer node names                                                       ; On                        ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable                    ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001              ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                 ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                      ; Auto               ;
; Safe State Machine                                                              ; Off                       ; Off                ;
; Extract Verilog State Machines                                                  ; On                        ; On                 ;
; Extract VHDL State Machines                                                     ; On                        ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                       ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                      ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                       ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                        ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                        ; On                 ;
; Parallel Synthesis                                                              ; On                        ; On                 ;
; DSP Block Balancing                                                             ; Auto                      ; Auto               ;
; NOT Gate Push-Back                                                              ; On                        ; On                 ;
; Power-Up Don't Care                                                             ; On                        ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                       ; Off                ;
; Remove Duplicate Registers                                                      ; On                        ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                       ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                       ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                       ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                       ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                       ; Off                ;
; Ignore SOFT Buffers                                                             ; On                        ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                       ; Off                ;
; Optimization Technique                                                          ; Balanced                  ; Balanced           ;
; Carry Chain Length                                                              ; 70                        ; 70                 ;
; Auto Carry Chains                                                               ; On                        ; On                 ;
; Auto Open-Drain Pins                                                            ; On                        ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                       ; Off                ;
; Auto ROM Replacement                                                            ; On                        ; On                 ;
; Auto RAM Replacement                                                            ; On                        ; On                 ;
; Auto DSP Block Replacement                                                      ; On                        ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                      ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                      ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                        ; On                 ;
; Strict RAM Replacement                                                          ; Off                       ; Off                ;
; Allow Synchronous Control Signals                                               ; On                        ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                       ; Off                ;
; Auto Resource Sharing                                                           ; Off                       ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                       ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                       ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                       ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                        ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                       ; Off                ;
; Timing-Driven Synthesis                                                         ; On                        ; On                 ;
; Report Parameter Settings                                                       ; On                        ; On                 ;
; Report Source Assignments                                                       ; On                        ; On                 ;
; Report Connectivity Checks                                                      ; On                        ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                       ; Off                ;
; Synchronization Register Chain Length                                           ; 3                         ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation        ; Normal compilation ;
; HDL message level                                                               ; Level2                    ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                       ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                      ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                      ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                       ; 100                ;
; Clock MUX Protection                                                            ; On                        ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                       ; Off                ;
; Block Design Naming                                                             ; Auto                      ; Auto               ;
; SDC constraint protection                                                       ; Off                       ; Off                ;
; Synthesis Effort                                                                ; Auto                      ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                        ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                       ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                    ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                      ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                        ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                        ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                       ; Off                ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; RTL/Seg7/hexSS.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/Seg7/hexSS.sv                                                  ;             ;
; secClk.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/secClk.sv                                                          ;             ;
; Ball/ballMove.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Ball/ballMove.sv                                                   ;             ;
; collisionDetector.sv                                               ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/collisionDetector.sv                                               ;             ;
; RTL/KEYBOARD/keyToggle_decoderIn.sv                                ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/keyToggle_decoderIn.sv                                ;             ;
; RTL/KEYBOARD/lpf.sv                                                ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv                                                ;             ;
; RTL/KEYBOARD/byterec.sv                                            ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv                                            ;             ;
; RTL/KEYBOARD/bitrec.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv                                             ;             ;
; RTL/KEYBOARD/TOP_KBDINTF.bdf                                       ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBDINTF.bdf                                       ;             ;
; RTL/VGA/square_object.sv                                           ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/VGA/square_object.sv                                           ;             ;
; RTL/VGA/objects_mux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/VGA/objects_mux.sv                                             ;             ;
; RTL/VGA/VGA_Controller.sv                                          ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv                                          ;             ;
; RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf                                   ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf                                   ;             ;
; RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf                              ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf                              ;             ;
; RTL/VGA/back_ground_drawSquare.sv                                  ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv                                  ;             ;
; spaceBarConst.v                                                    ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/spaceBarConst.v                                                    ;             ;
; Player/playerMove.sv                                               ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Player/playerMove.sv                                               ;             ;
; Player/playerBitMap.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Player/playerBitMap.sv                                             ;             ;
; rightArrowConst.v                                                  ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/rightArrowConst.v                                                  ;             ;
; leftArrowConst.v                                                   ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/leftArrowConst.v                                                   ;             ;
; Rope/ropeMove.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Rope/ropeMove.sv                                                   ;             ;
; zeroConst.v                                                        ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/zeroConst.v                                                        ;             ;
; Rope/squareRope.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Rope/squareRope.sv                                                 ;             ;
; Rope/ropeBitMap.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Rope/ropeBitMap.sv                                                 ;             ;
; gameController/gameControllerTop.bdf                               ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/gameController/gameControllerTop.bdf                               ;             ;
; gameStateMachine.sv                                                ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/gameStateMachine.sv                                                ;             ;
; Huge_Ball_TOP/Huge_Ball_TOP.bdf                                    ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Huge_Ball_TOP.bdf                                    ;             ;
; Huge_Ball_TOP/Big_Ball_TOP.bdf                                     ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/Big_Ball_TOP.bdf                                     ;             ;
; Ball/bigBallBitMap.sv                                              ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Ball/bigBallBitMap.sv                                              ;             ;
; Ball/hugeBallBitMap.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Ball/hugeBallBitMap.sv                                             ;             ;
; Ball/ballController.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Ball/ballController.sv                                             ;             ;
; test.v                                                             ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/test.v                                                             ;             ;
; Huge_Ball_TOP/hugeBallCollisionDetector.sv                         ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/hugeBallCollisionDetector.sv                         ;             ;
; Huge_Ball_TOP/ballMux.sv                                           ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/ballMux.sv                                           ;             ;
; Huge_Ball_TOP/speedCalc.sv                                         ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/speedCalc.sv                                         ;             ;
; Huge_Ball_TOP/balls_TOP.bdf                                        ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/balls_TOP.bdf                                        ;             ;
; test4.v                                                            ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/test4.v                                                            ;             ;
; Presents/Presents_TOP.bdf                                          ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/Presents/Presents_TOP.bdf                                          ;             ;
; Presents/present_top.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/Presents/present_top.bdf                                           ;             ;
; Presents/presentBitMap.sv                                          ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Presents/presentBitMap.sv                                          ;             ;
; zeroConst16.v                                                      ; yes             ; User Wizard-Generated File                   ; Z:/BubbleTrouble/OurProject/zeroConst16.v                                                      ;             ;
; Presents/randomLocation.sv                                         ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv                                         ;             ;
; Presents/presentMux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Presents/presentMux.sv                                             ;             ;
; Presents/presentsCollisionDetector.sv                              ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Presents/presentsCollisionDetector.sv                              ;             ;
; Presents/presentsController.sv                                     ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Presents/presentsController.sv                                     ;             ;
; Presents/presentMove.sv                                            ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Presents/presentMove.sv                                            ;             ;
; sSegController.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/sSegController.sv                                                  ;             ;
; RTL/Seg7/7SEGTOP.bdf                                               ; yes             ; User Block Diagram/Schematic File            ; Z:/BubbleTrouble/OurProject/RTL/Seg7/7SEGTOP.bdf                                               ;             ;
; Presents/randomPresent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/Presents/randomPresent.sv                                          ;             ;
; blinkClk.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; Z:/BubbleTrouble/OurProject/blinkClk.sv                                                        ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf                             ;             ;
; db/lpm_constant_rc8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv            ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                               ;             ;
; db/lpm_constant_hi8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf                                            ;             ;
; db/lpm_constant_mb8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf                                            ;             ;
; db/lpm_constant_jj8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf                                            ;             ;
; db/lpm_constant_ol8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_constant_ol8.tdf                                            ;             ;
; db/lpm_constant_jl8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf                                            ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffeea.inc                                   ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                               ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                          ;             ;
; db/sld_ela_trigger_m2p.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/sld_ela_trigger_m2p.tdf                                         ;             ;
; db/sld_reserved_projecttop_auto_signaltap_0_1_15ea.v               ; yes             ; Encrypted Auto-Generated Megafunction        ; Z:/BubbleTrouble/OurProject/db/sld_reserved_projecttop_auto_signaltap_0_1_15ea.v               ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_alt_reduction.vhd                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                 ;             ;
; db/altsyncram_sk84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/altsyncram_sk84.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/decode_5la.tdf                                                  ;             ;
; db/mux_vgb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/mux_vgb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.tdf                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/memmodes.inc                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.inc                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/muxlut.inc                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                                 ;             ;
; db/mux_jlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/mux_jlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/declut.inc                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                              ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cmpconst.inc                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                      ;             ;
; db/cntr_39i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cntr_39i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_t3j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cntr_t3j.tdf                                                    ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cntr_69i.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                  ; altera_sld  ;
; db/ip/sldcbc818cf/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                             ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                               ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/abs_divider.inc                              ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                          ;             ;
; db/lpm_divide_j3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_divide_j3m.tdf                                              ;             ;
; db/sign_div_unsign_mlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/sign_div_unsign_mlh.tdf                                         ;             ;
; db/alt_u_div_ive.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/alt_u_div_ive.tdf                                               ;             ;
; db/lpm_divide_gbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_divide_gbm.tdf                                              ;             ;
; db/lpm_divide_jbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_divide_jbm.tdf                                              ;             ;
; db/sign_div_unsign_plh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/sign_div_unsign_plh.tdf                                         ;             ;
; db/alt_u_div_ove.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/alt_u_div_ove.tdf                                               ;             ;
; db/lpm_divide_tcm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_divide_tcm.tdf                                              ;             ;
; db/sign_div_unsign_3nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/sign_div_unsign_3nh.tdf                                         ;             ;
; db/alt_u_div_c2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/alt_u_div_c2f.tdf                                               ;             ;
; db/lpm_divide_h3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/lpm_divide_h3m.tdf                                              ;             ;
; db/sign_div_unsign_klh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/sign_div_unsign_klh.tdf                                         ;             ;
; db/alt_u_div_eve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/BubbleTrouble/OurProject/db/alt_u_div_eve.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 4959           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 7160           ;
;     -- 7 input functions                    ; 160            ;
;     -- 6 input functions                    ; 2199           ;
;     -- 5 input functions                    ; 1151           ;
;     -- 4 input functions                    ; 1026           ;
;     -- <=3 input functions                  ; 2624           ;
;                                             ;                ;
; Dedicated logic registers                   ; 2293           ;
;                                             ;                ;
; I/O pins                                    ; 64             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 327680         ;
;                                             ;                ;
; Total DSP Blocks                            ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1448           ;
; Total fan-out                               ; 40642          ;
; Average fan-out                             ; 4.22           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |TOP_VGA_DEMO_WITH_MSS_ALL                                                                                                              ; 7160 (6)            ; 2293 (0)                  ; 327680            ; 3          ; 64   ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL                                                                                                                                                                                                                                                                                                                                                                                         ; TOP_VGA_DEMO_WITH_MSS_ALL                       ; work         ;
;    |7SEGTOP:inst5|                                                                                                                      ; 528 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5                                                                                                                                                                                                                                                                                                                                                                           ; 7SEGTOP                                         ; work         ;
;       |hexSS:4thDigit1|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|hexSS:4thDigit1                                                                                                                                                                                                                                                                                                                                                           ; hexSS                                           ; work         ;
;       |hexSS:4thDigit4|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|hexSS:4thDigit4                                                                                                                                                                                                                                                                                                                                                           ; hexSS                                           ; work         ;
;       |hexSS:4thDigit5|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|hexSS:4thDigit5                                                                                                                                                                                                                                                                                                                                                           ; hexSS                                           ; work         ;
;       |hexSS:4thDigit|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|hexSS:4thDigit                                                                                                                                                                                                                                                                                                                                                            ; hexSS                                           ; work         ;
;       |sSegController:inst|                                                                                                             ; 500 (19)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst                                                                                                                                                                                                                                                                                                                                                       ; sSegController                                  ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                      ; work         ;
;             |lpm_divide_gbm:auto_generated|                                                                                             ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Div0|lpm_divide_gbm:auto_generated                                                                                                                                                                                                                                                                                                         ; lpm_divide_gbm                                  ; work         ;
;                |sign_div_unsign_mlh:divider|                                                                                            ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                             ; sign_div_unsign_mlh                             ; work         ;
;                   |alt_u_div_ive:divider|                                                                                               ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                                                                       ; alt_u_div_ive                                   ; work         ;
;          |lpm_divide:Div1|                                                                                                              ; 98 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                      ; work         ;
;             |lpm_divide_jbm:auto_generated|                                                                                             ; 98 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Div1|lpm_divide_jbm:auto_generated                                                                                                                                                                                                                                                                                                         ; lpm_divide_jbm                                  ; work         ;
;                |sign_div_unsign_plh:divider|                                                                                            ; 98 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                                             ; sign_div_unsign_plh                             ; work         ;
;                   |alt_u_div_ove:divider|                                                                                               ; 98 (98)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Div1|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                                                                                                                                                                                                                                                       ; alt_u_div_ove                                   ; work         ;
;          |lpm_divide:Div2|                                                                                                              ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                      ; work         ;
;             |lpm_divide_tcm:auto_generated|                                                                                             ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Div2|lpm_divide_tcm:auto_generated                                                                                                                                                                                                                                                                                                         ; lpm_divide_tcm                                  ; work         ;
;                |sign_div_unsign_3nh:divider|                                                                                            ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Div2|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider                                                                                                                                                                                                                                                                             ; sign_div_unsign_3nh                             ; work         ;
;                   |alt_u_div_c2f:divider|                                                                                               ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Div2|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider                                                                                                                                                                                                                                                       ; alt_u_div_c2f                                   ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                      ; work         ;
;             |lpm_divide_j3m:auto_generated|                                                                                             ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod0|lpm_divide_j3m:auto_generated                                                                                                                                                                                                                                                                                                         ; lpm_divide_j3m                                  ; work         ;
;                |sign_div_unsign_mlh:divider|                                                                                            ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                             ; sign_div_unsign_mlh                             ; work         ;
;                   |alt_u_div_ive:divider|                                                                                               ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                                                                       ; alt_u_div_ive                                   ; work         ;
;          |lpm_divide:Mod1|                                                                                                              ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                      ; work         ;
;             |lpm_divide_j3m:auto_generated|                                                                                             ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod1|lpm_divide_j3m:auto_generated                                                                                                                                                                                                                                                                                                         ; lpm_divide_j3m                                  ; work         ;
;                |sign_div_unsign_mlh:divider|                                                                                            ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod1|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                             ; sign_div_unsign_mlh                             ; work         ;
;                   |alt_u_div_ive:divider|                                                                                               ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod1|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                                                                       ; alt_u_div_ive                                   ; work         ;
;          |lpm_divide:Mod2|                                                                                                              ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                      ; work         ;
;             |lpm_divide_j3m:auto_generated|                                                                                             ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod2|lpm_divide_j3m:auto_generated                                                                                                                                                                                                                                                                                                         ; lpm_divide_j3m                                  ; work         ;
;                |sign_div_unsign_mlh:divider|                                                                                            ; 45 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod2|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                             ; sign_div_unsign_mlh                             ; work         ;
;                   |alt_u_div_ive:divider|                                                                                               ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod2|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                                                                       ; alt_u_div_ive                                   ; work         ;
;          |lpm_divide:Mod3|                                                                                                              ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                      ; work         ;
;             |lpm_divide_j3m:auto_generated|                                                                                             ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod3|lpm_divide_j3m:auto_generated                                                                                                                                                                                                                                                                                                         ; lpm_divide_j3m                                  ; work         ;
;                |sign_div_unsign_mlh:divider|                                                                                            ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                             ; sign_div_unsign_mlh                             ; work         ;
;                   |alt_u_div_ive:divider|                                                                                               ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                                                                                                                                                                                                                       ; alt_u_div_ive                                   ; work         ;
;    |Presents_TOP:inst16|                                                                                                                ; 2389 (0)            ; 506 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16                                                                                                                                                                                                                                                                                                                                                                     ; Presents_TOP                                    ; work         ;
;       |presentMux:inst8|                                                                                                                ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentMux:inst8                                                                                                                                                                                                                                                                                                                                                    ; presentMux                                      ; work         ;
;       |present_top:inst3|                                                                                                               ; 755 (1)             ; 126 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3                                                                                                                                                                                                                                                                                                                                                   ; present_top                                     ; work         ;
;          |presentBitMap:inst|                                                                                                           ; 455 (455)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentBitMap:inst                                                                                                                                                                                                                                                                                                                                ; presentBitMap                                   ; work         ;
;          |presentMove:inst2|                                                                                                            ; 210 (210)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2                                                                                                                                                                                                                                                                                                                                 ; presentMove                                     ; work         ;
;          |square_object:presentSquareObject|                                                                                            ; 67 (67)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|square_object:presentSquareObject                                                                                                                                                                                                                                                                                                                 ; square_object                                   ; work         ;
;          |zeroConst16:inst3|                                                                                                            ; 22 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3                                                                                                                                                                                                                                                                                                                                 ; zeroConst16                                     ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 22 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                             ; lpm_constant                                    ; work         ;
;                |lpm_constant_jl8:ag|                                                                                                    ; 22 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag                                                                                                                                                                                                                                                                         ; lpm_constant_jl8                                ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 22 (8)              ; 43 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                               ; sld_mod_ram_rom                                 ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                              ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                           ; sld_rom_sr                                      ; work         ;
;       |present_top:inst4|                                                                                                               ; 755 (1)             ; 126 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4                                                                                                                                                                                                                                                                                                                                                   ; present_top                                     ; work         ;
;          |presentBitMap:inst|                                                                                                           ; 455 (455)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentBitMap:inst                                                                                                                                                                                                                                                                                                                                ; presentBitMap                                   ; work         ;
;          |presentMove:inst2|                                                                                                            ; 210 (210)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2                                                                                                                                                                                                                                                                                                                                 ; presentMove                                     ; work         ;
;          |square_object:presentSquareObject|                                                                                            ; 67 (67)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|square_object:presentSquareObject                                                                                                                                                                                                                                                                                                                 ; square_object                                   ; work         ;
;          |zeroConst16:inst3|                                                                                                            ; 22 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3                                                                                                                                                                                                                                                                                                                                 ; zeroConst16                                     ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 22 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                             ; lpm_constant                                    ; work         ;
;                |lpm_constant_jl8:ag|                                                                                                    ; 22 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag                                                                                                                                                                                                                                                                         ; lpm_constant_jl8                                ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 22 (8)              ; 43 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                               ; sld_mod_ram_rom                                 ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                              ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                           ; sld_rom_sr                                      ; work         ;
;       |present_top:inst5|                                                                                                               ; 751 (1)             ; 126 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5                                                                                                                                                                                                                                                                                                                                                   ; present_top                                     ; work         ;
;          |presentBitMap:inst|                                                                                                           ; 451 (451)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentBitMap:inst                                                                                                                                                                                                                                                                                                                                ; presentBitMap                                   ; work         ;
;          |presentMove:inst2|                                                                                                            ; 210 (210)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2                                                                                                                                                                                                                                                                                                                                 ; presentMove                                     ; work         ;
;          |square_object:presentSquareObject|                                                                                            ; 67 (67)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|square_object:presentSquareObject                                                                                                                                                                                                                                                                                                                 ; square_object                                   ; work         ;
;          |zeroConst16:inst3|                                                                                                            ; 22 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3                                                                                                                                                                                                                                                                                                                                 ; zeroConst16                                     ; work         ;
;             |lpm_constant:LPM_CONSTANT_component|                                                                                       ; 22 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                             ; lpm_constant                                    ; work         ;
;                |lpm_constant_jl8:ag|                                                                                                    ; 22 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag                                                                                                                                                                                                                                                                         ; lpm_constant_jl8                                ; work         ;
;                   |sld_mod_ram_rom:mgl_prim1|                                                                                           ; 22 (8)              ; 43 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                               ; sld_mod_ram_rom                                 ; work         ;
;                      |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                              ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                           ; sld_rom_sr                                      ; work         ;
;       |presentsController:inst18|                                                                                                       ; 53 (53)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18                                                                                                                                                                                                                                                                                                                                           ; presentsController                              ; work         ;
;       |randomLocation:inst1|                                                                                                            ; 30 (30)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst1                                                                                                                                                                                                                                                                                                                                                ; randomLocation                                  ; work         ;
;       |randomLocation:inst25|                                                                                                           ; 18 (18)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst25                                                                                                                                                                                                                                                                                                                                               ; randomLocation                                  ; work         ;
;       |randomLocation:inst26|                                                                                                           ; 2 (2)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst26                                                                                                                                                                                                                                                                                                                                               ; randomLocation                                  ; work         ;
;       |randomLocation:inst27|                                                                                                           ; 2 (2)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst27                                                                                                                                                                                                                                                                                                                                               ; randomLocation                                  ; work         ;
;       |randomLocation:inst2|                                                                                                            ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst2                                                                                                                                                                                                                                                                                                                                                ; randomLocation                                  ; work         ;
;       |randomLocation:inst|                                                                                                             ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomLocation:inst                                                                                                                                                                                                                                                                                                                                                 ; randomLocation                                  ; work         ;
;       |randomPresent:inst7|                                                                                                             ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|randomPresent:inst7                                                                                                                                                                                                                                                                                                                                                 ; randomPresent                                   ; work         ;
;    |TOP_KBD_DEMOALL:TOP_KBD|                                                                                                            ; 144 (0)             ; 141 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD                                                                                                                                                                                                                                                                                                                                                                 ; TOP_KBD_DEMOALL                                 ; work         ;
;       |TOP_KBDINTF:inst|                                                                                                                ; 39 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst                                                                                                                                                                                                                                                                                                                                                ; TOP_KBDINTF                                     ; work         ;
;          |bitrec:inst4|                                                                                                                 ; 14 (14)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4                                                                                                                                                                                                                                                                                                                                   ; bitrec                                          ; work         ;
;          |byterec:inst3|                                                                                                                ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3                                                                                                                                                                                                                                                                                                                                  ; byterec                                         ; work         ;
;          |lpf:cleaner|                                                                                                                  ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner                                                                                                                                                                                                                                                                                                                                    ; lpf                                             ; work         ;
;       |keyToggle_decoderIn:LeftArrow|                                                                                                   ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|keyToggle_decoderIn:LeftArrow                                                                                                                                                                                                                                                                                                                                   ; keyToggle_decoderIn                             ; work         ;
;       |keyToggle_decoderIn:RightArrow|                                                                                                  ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|keyToggle_decoderIn:RightArrow                                                                                                                                                                                                                                                                                                                                  ; keyToggle_decoderIn                             ; work         ;
;       |keyToggle_decoderIn:SpaceBar|                                                                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|keyToggle_decoderIn:SpaceBar                                                                                                                                                                                                                                                                                                                                    ; keyToggle_decoderIn                             ; work         ;
;       |leftArrowConst:inst2|                                                                                                            ; 34 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2                                                                                                                                                                                                                                                                                                                                            ; leftArrowConst                                  ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 34 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                                        ; lpm_constant                                    ; work         ;
;             |lpm_constant_rc8:ag|                                                                                                       ; 34 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag                                                                                                                                                                                                                                                                                    ; lpm_constant_rc8                                ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 34 (20)             ; 29 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                                          ; sld_mod_ram_rom                                 ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                      ; sld_rom_sr                                      ; work         ;
;       |rightArrowConst:inst1|                                                                                                           ; 28 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1                                                                                                                                                                                                                                                                                                                                           ; rightArrowConst                                 ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 28 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                                       ; lpm_constant                                    ; work         ;
;             |lpm_constant_hi8:ag|                                                                                                       ; 28 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag                                                                                                                                                                                                                                                                                   ; lpm_constant_hi8                                ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 28 (18)             ; 28 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                                         ; sld_mod_ram_rom                                 ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                              ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                                  ; sld_rom_sr                                      ; work         ;
;       |spaceBarConst:inst3|                                                                                                             ; 28 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3                                                                                                                                                                                                                                                                                                                                             ; spaceBarConst                                   ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 28 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                                         ; lpm_constant                                    ; work         ;
;             |lpm_constant_mb8:ag|                                                                                                       ; 28 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag                                                                                                                                                                                                                                                                                     ; lpm_constant_mb8                                ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 28 (14)             ; 29 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                                           ; sld_mod_ram_rom                                 ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                       ; sld_rom_sr                                      ; work         ;
;    |VGA_Controller:VGA_Controller|                                                                                                      ; 70 (70)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller                                                                                                                                                                                                                                                                                                                                                           ; VGA_Controller                                  ; work         ;
;    |back_ground_drawSquare:bgDraw|                                                                                                      ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|back_ground_drawSquare:bgDraw                                                                                                                                                                                                                                                                                                                                                           ; back_ground_drawSquare                          ; work         ;
;    |balls_TOP:inst|                                                                                                                     ; 2589 (0)            ; 474 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst                                                                                                                                                                                                                                                                                                                                                                          ; balls_TOP                                       ; work         ;
;       |Big_Ball_TOP:bigBall1|                                                                                                           ; 793 (0)             ; 149 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1                                                                                                                                                                                                                                                                                                                                                    ; Big_Ball_TOP                                    ; work         ;
;          |ballMove:inst9|                                                                                                               ; 407 (407)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9                                                                                                                                                                                                                                                                                                                                     ; ballMove                                        ; work         ;
;          |bigBallBitMap:inst|                                                                                                           ; 317 (317)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|bigBallBitMap:inst                                                                                                                                                                                                                                                                                                                                 ; bigBallBitMap                                   ; work         ;
;          |square_object:ballSquareObject|                                                                                               ; 69 (69)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|square_object:ballSquareObject                                                                                                                                                                                                                                                                                                                     ; square_object                                   ; work         ;
;       |Big_Ball_TOP:bigBall2|                                                                                                           ; 559 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2                                                                                                                                                                                                                                                                                                                                                    ; Big_Ball_TOP                                    ; work         ;
;          |ballMove:inst9|                                                                                                               ; 205 (205)           ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9                                                                                                                                                                                                                                                                                                                                     ; ballMove                                        ; work         ;
;          |bigBallBitMap:inst|                                                                                                           ; 317 (317)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|bigBallBitMap:inst                                                                                                                                                                                                                                                                                                                                 ; bigBallBitMap                                   ; work         ;
;          |square_object:ballSquareObject|                                                                                               ; 36 (36)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|square_object:ballSquareObject                                                                                                                                                                                                                                                                                                                     ; square_object                                   ; work         ;
;       |Huge_Ball_TOP:inst2|                                                                                                             ; 1121 (1)            ; 149 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2                                                                                                                                                                                                                                                                                                                                                      ; Huge_Ball_TOP                                   ; work         ;
;          |ballMove:inst9|                                                                                                               ; 392 (392)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9                                                                                                                                                                                                                                                                                                                                       ; ballMove                                        ; work         ;
;          |hugeBallBitMap:inst|                                                                                                          ; 674 (674)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|hugeBallBitMap:inst                                                                                                                                                                                                                                                                                                                                  ; hugeBallBitMap                                  ; work         ;
;          |square_object:ballSquareObject|                                                                                               ; 54 (54)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|square_object:ballSquareObject                                                                                                                                                                                                                                                                                                                       ; square_object                                   ; work         ;
;       |ballController:inst6|                                                                                                            ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballController:inst6                                                                                                                                                                                                                                                                                                                                                     ; ballController                                  ; work         ;
;       |ballMux:inst|                                                                                                                    ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballMux:inst                                                                                                                                                                                                                                                                                                                                                             ; ballMux                                         ; work         ;
;       |speedCalc:inst3|                                                                                                                 ; 47 (47)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|speedCalc:inst3                                                                                                                                                                                                                                                                                                                                                          ; speedCalc                                       ; work         ;
;       |test4:inst1|                                                                                                                     ; 27 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test4:inst1                                                                                                                                                                                                                                                                                                                                                              ; test4                                           ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 27 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                                                          ; lpm_constant                                    ; work         ;
;             |lpm_constant_ol8:ag|                                                                                                       ; 27 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ol8:ag                                                                                                                                                                                                                                                                                                      ; lpm_constant_ol8                                ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 27 (14)             ; 43 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ol8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                                                            ; sld_mod_ram_rom                                 ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ol8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                                        ; sld_rom_sr                                      ; work         ;
;       |test:inst7|                                                                                                                      ; 23 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7                                                                                                                                                                                                                                                                                                                                                               ; test                                            ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 23 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                                                                           ; lpm_constant                                    ; work         ;
;             |lpm_constant_jj8:ag|                                                                                                       ; 23 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag                                                                                                                                                                                                                                                                                                       ; lpm_constant_jj8                                ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 23 (14)             ; 32 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                                                             ; sld_mod_ram_rom                                 ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                              ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                                                      ; sld_rom_sr                                      ; work         ;
;    |blinkClk:inst3|                                                                                                                     ; 32 (32)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|blinkClk:inst3                                                                                                                                                                                                                                                                                                                                                                          ; blinkClk                                        ; work         ;
;    |gameControllerTop:gameControllerTop|                                                                                                ; 165 (0)             ; 55 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop                                                                                                                                                                                                                                                                                                                                                     ; gameControllerTop                               ; work         ;
;       |gameStateMachine:inst|                                                                                                           ; 165 (103)           ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst                                                                                                                                                                                                                                                                                                                               ; gameStateMachine                                ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 62 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                               ; lpm_divide                                      ; work         ;
;             |lpm_divide_h3m:auto_generated|                                                                                             ; 62 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                                                                 ; lpm_divide_h3m                                  ; work         ;
;                |sign_div_unsign_klh:divider|                                                                                            ; 62 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                                     ; sign_div_unsign_klh                             ; work         ;
;                   |alt_u_div_eve:divider|                                                                                               ; 62 (62)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                                               ; alt_u_div_eve                                   ; work         ;
;    |objects_mux:VGAmux|                                                                                                                 ; 19 (19)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|objects_mux:VGAmux                                                                                                                                                                                                                                                                                                                                                                      ; objects_mux                                     ; work         ;
;    |playerBitMap:playerBitMap|                                                                                                          ; 430 (430)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|playerBitMap:playerBitMap                                                                                                                                                                                                                                                                                                                                                               ; playerBitMap                                    ; work         ;
;    |playerMove:playerMove|                                                                                                              ; 77 (77)             ; 64 (64)                   ; 0                 ; 3          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove                                                                                                                                                                                                                                                                                                                                                                   ; playerMove                                      ; work         ;
;    |ropeBitMap:ropeBitMap|                                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|ropeBitMap:ropeBitMap                                                                                                                                                                                                                                                                                                                                                                   ; ropeBitMap                                      ; work         ;
;    |ropeMove:ropeMove|                                                                                                                  ; 51 (51)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:ropeMove                                                                                                                                                                                                                                                                                                                                                                       ; ropeMove                                        ; work         ;
;    |secClk:inst1|                                                                                                                       ; 31 (31)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|secClk:inst1                                                                                                                                                                                                                                                                                                                                                                            ; secClk                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 203 (1)             ; 245 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 202 (0)             ; 245 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 202 (0)             ; 245 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                     ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 202 (4)             ; 245 (13)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 198 (0)             ; 232 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 198 (152)           ; 232 (202)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                        ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 27 (27)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                              ; sld_shadow_jsm                                  ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 310 (2)             ; 657 (40)                  ; 327680            ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 308 (0)             ; 617 (0)                   ; 327680            ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                    ; sld_signaltap_impl                              ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 308 (67)            ; 617 (168)                 ; 327680            ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                             ; sld_signaltap_implb                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                              ; altdpram                                        ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                          ; lpm_decode                                      ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                ; decode_vnf                                      ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 327680            ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                             ; altsyncram                                      ; work         ;
;                |altsyncram_sk84:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 327680            ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sk84:auto_generated                                                                                                                                                                                              ; altsyncram_sk84                                 ; work         ;
;                   |decode_5la:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sk84:auto_generated|decode_5la:decode2                                                                                                                                                                           ; decode_5la                                      ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                              ; lpm_shiftreg                                    ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                ; lpm_shiftreg                                    ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                     ; serial_crc_16                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 95 (95)             ; 79 (79)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                  ; sld_buffer_manager                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 39 (1)              ; 126 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                 ; sld_ela_control                                 ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                         ; lpm_shiftreg                                    ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 37 (0)              ; 110 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                      ; sld_ela_trigger                                 ; work         ;
;                   |sld_ela_trigger_m2p:auto_generated|                                                                                  ; 37 (0)              ; 110 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated                                                                                                                                   ; sld_ela_trigger_m2p                             ; work         ;
;                      |sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|                                                        ; 37 (20)             ; 110 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1                                                                         ; sld_reserved_projectTop_auto_signaltap_0_1_15ea ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; lpm_shiftreg                                    ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_alt_reduction:unary_1                                               ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_alt_reduction:unary_2                                               ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_40|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_alt_reduction:unary_40                                              ; sld_alt_reduction                               ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_12                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_15                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_18                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_21                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_24                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_27                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_30                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_33                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_36                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_3                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_41|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_41                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_44|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_44                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_47|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_47                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_51|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_51                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_54|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_54                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_57|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_57                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_60|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_60                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_63|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_63                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_63|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_6                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_9                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                   ; sld_ela_trigger_flow_mgr                        ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                           ; lpm_shiftreg                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 62 (10)             ; 103 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                            ; sld_offload_buffer_mgr                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                  ; lpm_counter                                     ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated                                                                                                          ; cntr_39i                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                           ; lpm_counter                                     ; work         ;
;                   |cntr_t3j:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_t3j:auto_generated                                                                                                                                   ; cntr_t3j                                        ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                 ; lpm_counter                                     ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                                                                         ; cntr_69i                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                    ; lpm_counter                                     ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                            ; cntr_kri                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                           ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 20 (20)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                            ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                         ; lpm_shiftreg                                    ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                       ; sld_rom_sr                                      ; work         ;
;    |squareRope:ropeSquareObject|                                                                                                        ; 63 (63)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|squareRope:ropeSquareObject                                                                                                                                                                                                                                                                                                                                                             ; squareRope                                      ; work         ;
;    |square_object:playerSquareObject|                                                                                                   ; 46 (46)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_WITH_MSS_ALL|square_object:playerSquareObject                                                                                                                                                                                                                                                                                                                                                        ; square_object                                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sk84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 20           ; 16384        ; 20           ; 327680 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary            ;
+-------------------------------------------+-------------+
; Statistic                                 ; Number Used ;
+-------------------------------------------+-------------+
; Independent 9x9                           ; 1           ;
; Two Independent 18x18                     ; 1           ;
; Independent 18x18 plus 36                 ; 1           ;
; Total number of DSP blocks                ; 3           ;
;                                           ;             ;
; Fixed Point Unsigned Multiplier           ; 3           ;
; Fixed Point Dedicated Pre-Adder           ; 1           ;
; Fixed Point Dedicated Coefficient Storage ; 1           ;
+-------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                            ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                         ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                               ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                               ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_m2p:auto_generated|sld_reserved_projectTop_auto_signaltap_0_1_15ea:mgl_prim1 ;                   ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test4:inst1                                                                                                                                                                                                                                                                                      ; test4.v           ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7                                                                                                                                                                                                                                                                                       ; test.v            ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3                                                                                                                                                                                                                                                         ; zeroConst16.v     ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3                                                                                                                                                                                                                                                         ; zeroConst16.v     ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3                                                                                                                                                                                                                                                         ; zeroConst16.v     ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1                                                                                                                                                                                                                                                                   ; rightArrowConst.v ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2                                                                                                                                                                                                                                                                    ; leftArrowConst.v  ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3                                                                                                                                                                                                                                                                     ; spaceBarConst.v   ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|zeroConst:zero                                                                                                                                                                                                                                                                                                  ; zeroConst.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|cur_st3 ;
+------------------+-------------------------------------------------------------------------------+
; Name             ; cur_st3.active                                                                ;
+------------------+-------------------------------------------------------------------------------+
; cur_st3.inactive ; 0                                                                             ;
; cur_st3.active   ; 1                                                                             ;
+------------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|cur_st2 ;
+------------------+-------------------------------------------------------------------------------+
; Name             ; cur_st2.active                                                                ;
+------------------+-------------------------------------------------------------------------------+
; cur_st2.inactive ; 0                                                                             ;
; cur_st2.active   ; 1                                                                             ;
+------------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|cur_st1 ;
+------------------+-------------------------------------------------------------------------------+
; Name             ; cur_st1.active                                                                ;
+------------------+-------------------------------------------------------------------------------+
; cur_st1.inactive ; 0                                                                             ;
; cur_st1.active   ; 1                                                                             ;
+------------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballController:inst6|cur_st ;
+-----------------+-----------------+---------------+-----------------------------------+
; Name            ; cur_st.inactive ; cur_st.active ; cur_st.deploy                     ;
+-----------------+-----------------+---------------+-----------------------------------+
; cur_st.inactive ; 0               ; 0             ; 0                                 ;
; cur_st.deploy   ; 1               ; 0             ; 1                                 ;
; cur_st.active   ; 1               ; 1             ; 0                                 ;
+-----------------+-----------------+---------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner|cur_st ;
+-------------+------------------------------------------------------------------------------------------+
; Name        ; cur_st.ONE                                                                               ;
+-------------+------------------------------------------------------------------------------------------+
; cur_st.ZERO ; 0                                                                                        ;
; cur_st.ONE  ; 1                                                                                        ;
+-------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4|cur_st              ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+
; Name               ; cur_st.CHK_DATA_ST ; cur_st.HI_CLK_ST ; cur_st.LOW_CLK_ST ; cur_st.IDLE_ST ; cur_st.NEW_DATA_ST ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+
; cur_st.IDLE_ST     ; 0                  ; 0                ; 0                 ; 0              ; 0                  ;
; cur_st.LOW_CLK_ST  ; 0                  ; 0                ; 1                 ; 1              ; 0                  ;
; cur_st.HI_CLK_ST   ; 0                  ; 1                ; 0                 ; 1              ; 0                  ;
; cur_st.CHK_DATA_ST ; 1                  ; 0                ; 0                 ; 1              ; 0                  ;
; cur_st.NEW_DATA_ST ; 0                  ; 0                ; 0                 ; 1              ; 1                  ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|present_state                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; Name                            ; present_state.sample_ext_rel_ST ; present_state.wait_ext_rel_ST ; present_state.sample_ext_ST ; present_state.wait_ext_ST ; present_state.new_break_ST ; present_state.sample_rel_ST ; present_state.wait_rel_ST ; present_state.new_make_ST ; present_state.sample_nor_ST ; present_state.idle_ST ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; present_state.idle_ST           ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 0                     ;
; present_state.sample_nor_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 1                           ; 1                     ;
; present_state.new_make_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 1                         ; 0                           ; 1                     ;
; present_state.wait_rel_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 1                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_rel_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 1                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.new_break_ST      ; 0                               ; 0                             ; 0                           ; 0                         ; 1                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_ST       ; 0                               ; 0                             ; 0                           ; 1                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_ST     ; 0                               ; 0                             ; 1                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_rel_ST   ; 0                               ; 1                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_rel_ST ; 1                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|cur_st ;
+----------------------+----------------------+-----------------+---------------------------------------------+
; Name                 ; cur_st.welcomeScreen ; cur_st.gameOver ; cur_st.playMode                             ;
+----------------------+----------------------+-----------------+---------------------------------------------+
; cur_st.welcomeScreen ; 0                    ; 0               ; 0                                           ;
; cur_st.playMode      ; 1                    ; 0               ; 1                                           ;
; cur_st.gameOver      ; 1                    ; 1               ; 0                                           ;
+----------------------+----------------------+-----------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                             ;
+--------------------------------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                                               ; Latch Enable Signal                         ; Free of Timing Hazards ;
+--------------------------------------------------------------------------+---------------------------------------------+------------------------+
; Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftX_tmp[6]  ; Presents_TOP:inst16|present_top:inst5|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftX_tmp[16] ; Presents_TOP:inst16|present_top:inst5|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftX_tmp[15] ; Presents_TOP:inst16|present_top:inst5|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftX_tmp[14] ; Presents_TOP:inst16|present_top:inst5|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftX_tmp[13] ; Presents_TOP:inst16|present_top:inst5|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftX_tmp[12] ; Presents_TOP:inst16|present_top:inst5|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftX_tmp[11] ; Presents_TOP:inst16|present_top:inst5|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftX_tmp[10] ; Presents_TOP:inst16|present_top:inst5|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftX_tmp[9]  ; Presents_TOP:inst16|present_top:inst5|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftX_tmp[8]  ; Presents_TOP:inst16|present_top:inst5|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftX_tmp[7]  ; Presents_TOP:inst16|present_top:inst5|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftX_tmp[6]  ; Presents_TOP:inst16|present_top:inst4|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftX_tmp[16] ; Presents_TOP:inst16|present_top:inst4|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftX_tmp[15] ; Presents_TOP:inst16|present_top:inst4|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftX_tmp[14] ; Presents_TOP:inst16|present_top:inst4|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftX_tmp[13] ; Presents_TOP:inst16|present_top:inst4|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftX_tmp[12] ; Presents_TOP:inst16|present_top:inst4|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftX_tmp[11] ; Presents_TOP:inst16|present_top:inst4|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftX_tmp[10] ; Presents_TOP:inst16|present_top:inst4|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftX_tmp[9]  ; Presents_TOP:inst16|present_top:inst4|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftX_tmp[8]  ; Presents_TOP:inst16|present_top:inst4|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftX_tmp[7]  ; Presents_TOP:inst16|present_top:inst4|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftX_tmp[6]  ; Presents_TOP:inst16|present_top:inst3|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftX_tmp[16] ; Presents_TOP:inst16|present_top:inst3|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftX_tmp[15] ; Presents_TOP:inst16|present_top:inst3|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftX_tmp[14] ; Presents_TOP:inst16|present_top:inst3|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftX_tmp[13] ; Presents_TOP:inst16|present_top:inst3|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftX_tmp[12] ; Presents_TOP:inst16|present_top:inst3|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftX_tmp[11] ; Presents_TOP:inst16|present_top:inst3|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftX_tmp[10] ; Presents_TOP:inst16|present_top:inst3|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftX_tmp[9]  ; Presents_TOP:inst16|present_top:inst3|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftX_tmp[8]  ; Presents_TOP:inst16|present_top:inst3|inst1 ; yes                    ;
; Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftX_tmp[7]  ; Presents_TOP:inst16|present_top:inst3|inst1 ; yes                    ;
; Number of user-specified and inferred latches = 33                       ;                                             ;                        ;
+--------------------------------------------------------------------------+---------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                        ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                                               ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; back_ground_drawSquare:bgDraw|blueBits[0]                              ; Stuck at GND due to stuck port data_in                                           ;
; back_ground_drawSquare:bgDraw|redBits[0,1]                             ; Stuck at GND due to stuck port data_in                                           ;
; back_ground_drawSquare:bgDraw|greenBits[0,1]                           ; Stuck at GND due to stuck port data_in                                           ;
; Presents_TOP:inst16|randomLocation:inst|rise_d                         ; Merged with Presents_TOP:inst16|randomLocation:inst25|rise_d                     ;
; Presents_TOP:inst16|randomLocation:inst2|rise_d                        ; Merged with Presents_TOP:inst16|randomLocation:inst27|rise_d                     ;
; Presents_TOP:inst16|randomLocation:inst1|rise_d                        ; Merged with Presents_TOP:inst16|randomLocation:inst26|rise_d                     ;
; Presents_TOP:inst16|presentsController:inst18|present1Reset            ; Merged with Presents_TOP:inst16|presentsController:inst18|present1Visible        ;
; Presents_TOP:inst16|presentsController:inst18|present2Reset            ; Merged with Presents_TOP:inst16|presentsController:inst18|present2Visible        ;
; Presents_TOP:inst16|presentsController:inst18|present3Reset            ; Merged with Presents_TOP:inst16|presentsController:inst18|present3Visible        ;
; ropeMove:ropeMove|topY_tmp[1,2]                                        ; Merged with ropeMove:ropeMove|topY_tmp[0]                                        ;
; ropeBitMap:ropeBitMap|RGBout[5,6]                                      ; Merged with ropeBitMap:ropeBitMap|RGBout[7]                                      ;
; ropeBitMap:ropeBitMap|RGBout[2,3]                                      ; Merged with ropeBitMap:ropeBitMap|RGBout[4]                                      ;
; ropeBitMap:ropeBitMap|RGBout[0]                                        ; Merged with ropeBitMap:ropeBitMap|RGBout[1]                                      ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[0]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[0]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[5]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[5]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[4]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[4]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[3]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[3]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[2]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[2]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[1]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[1]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[31]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[31] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[6]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[6]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[7]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[7]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[8]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[8]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[9]    ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[9]  ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[10]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[10] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[11]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[11] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[12]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[12] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[13]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[13] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[14]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[14] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[15]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[15] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[16]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[16] ;
; balls_TOP:inst|ballController:inst6|bigBall2Reset                      ; Merged with balls_TOP:inst|ballController:inst6|bigBall1Reset                    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[31]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[31]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[30]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[30]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[29]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[29]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[28]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[28]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[27]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[27]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[26]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[26]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[25]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[25]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[24]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[24]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[23]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[23]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[22]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[22]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[21]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[21]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[20]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[20]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[19]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[19]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[18]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[18]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[17]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[17]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[16]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[15]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[15]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[14]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[14]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[13]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[13]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[12]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[12]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[11]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[11]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[10]     ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[10]   ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[9]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[9]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[8]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[8]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[7]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[7]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[6]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[6]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[5]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[4]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[4]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[3]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[3]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[2]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[2]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[1]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[1]    ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[30]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[30] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[29]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[29] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[28]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[28] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[27]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[27] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[26]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[26] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[25]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[25] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[24]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[24] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[23]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[23] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[22]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[22] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[21]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[21] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[20]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[20] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[19]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[19] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[18]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[18] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftY_tmp[17]   ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[17] ;
; balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Yspeed_tmp[0]      ; Merged with balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[0]    ;
; Presents_TOP:inst16|randomLocation:inst2|counter[0]                    ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[0]                  ;
; Presents_TOP:inst16|randomLocation:inst|counter[0]                     ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[0]                  ;
; Presents_TOP:inst16|randomLocation:inst2|counter[1]                    ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[1]                  ;
; Presents_TOP:inst16|randomLocation:inst|counter[1]                     ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[1]                  ;
; Presents_TOP:inst16|randomLocation:inst2|counter[2]                    ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[2]                  ;
; Presents_TOP:inst16|randomLocation:inst|counter[2]                     ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[2]                  ;
; Presents_TOP:inst16|randomLocation:inst2|counter[3]                    ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[3]                  ;
; Presents_TOP:inst16|randomLocation:inst|counter[3]                     ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[3]                  ;
; Presents_TOP:inst16|randomLocation:inst2|counter[4]                    ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[4]                  ;
; Presents_TOP:inst16|randomLocation:inst|counter[4]                     ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[4]                  ;
; Presents_TOP:inst16|randomLocation:inst2|counter[10]                   ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[10]                 ;
; Presents_TOP:inst16|randomLocation:inst|counter[10]                    ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[10]                 ;
; Presents_TOP:inst16|randomLocation:inst2|counter[9]                    ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[9]                  ;
; Presents_TOP:inst16|randomLocation:inst|counter[9]                     ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[9]                  ;
; Presents_TOP:inst16|randomLocation:inst2|counter[8]                    ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[8]                  ;
; Presents_TOP:inst16|randomLocation:inst|counter[8]                     ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[8]                  ;
; Presents_TOP:inst16|randomLocation:inst2|counter[7]                    ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[7]                  ;
; Presents_TOP:inst16|randomLocation:inst|counter[7]                     ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[7]                  ;
; Presents_TOP:inst16|randomLocation:inst2|counter[6]                    ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[6]                  ;
; Presents_TOP:inst16|randomLocation:inst|counter[6]                     ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[6]                  ;
; Presents_TOP:inst16|randomLocation:inst2|counter[5]                    ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[5]                  ;
; Presents_TOP:inst16|randomLocation:inst|counter[5]                     ; Merged with Presents_TOP:inst16|randomLocation:inst1|counter[5]                  ;
; Presents_TOP:inst16|randomLocation:inst26|counter[0]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[0]                 ;
; Presents_TOP:inst16|randomLocation:inst27|counter[0]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[0]                 ;
; Presents_TOP:inst16|randomLocation:inst26|counter[1]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[1]                 ;
; Presents_TOP:inst16|randomLocation:inst27|counter[1]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[1]                 ;
; Presents_TOP:inst16|randomLocation:inst26|counter[2]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[2]                 ;
; Presents_TOP:inst16|randomLocation:inst27|counter[2]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[2]                 ;
; Presents_TOP:inst16|randomLocation:inst26|counter[3]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[3]                 ;
; Presents_TOP:inst16|randomLocation:inst27|counter[3]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[3]                 ;
; Presents_TOP:inst16|randomLocation:inst26|counter[4]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[4]                 ;
; Presents_TOP:inst16|randomLocation:inst27|counter[4]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[4]                 ;
; Presents_TOP:inst16|randomLocation:inst26|counter[5]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[5]                 ;
; Presents_TOP:inst16|randomLocation:inst27|counter[5]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[5]                 ;
; Presents_TOP:inst16|randomLocation:inst26|counter[6]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[6]                 ;
; Presents_TOP:inst16|randomLocation:inst27|counter[6]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[6]                 ;
; Presents_TOP:inst16|randomLocation:inst26|counter[7]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[7]                 ;
; Presents_TOP:inst16|randomLocation:inst27|counter[7]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[7]                 ;
; Presents_TOP:inst16|randomLocation:inst26|counter[8]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[8]                 ;
; Presents_TOP:inst16|randomLocation:inst27|counter[8]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[8]                 ;
; Presents_TOP:inst16|randomLocation:inst26|counter[9]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[9]                 ;
; Presents_TOP:inst16|randomLocation:inst27|counter[9]                   ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[9]                 ;
; Presents_TOP:inst16|randomLocation:inst26|counter[10]                  ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[10]                ;
; Presents_TOP:inst16|randomLocation:inst27|counter[10]                  ; Merged with Presents_TOP:inst16|randomLocation:inst25|counter[10]                ;
; VGA_Controller:VGA_Controller|clk_25                                   ; Merged with Presents_TOP:inst16|randomPresent:inst7|counter[0]                   ;
; ropeMove:ropeMove|topY_tmp[0]                                          ; Stuck at GND due to stuck port data_in                                           ;
; Presents_TOP:inst16|presentsController:inst18|cur_st3~5                ; Lost fanout                                                                      ;
; Presents_TOP:inst16|presentsController:inst18|cur_st2~5                ; Lost fanout                                                                      ;
; Presents_TOP:inst16|presentsController:inst18|cur_st1~5                ; Lost fanout                                                                      ;
; TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4|cur_st~4         ; Lost fanout                                                                      ;
; TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4|cur_st~5         ; Lost fanout                                                                      ;
; TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|present_state~4 ; Lost fanout                                                                      ;
; TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|present_state~5 ; Lost fanout                                                                      ;
; TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|present_state~6 ; Lost fanout                                                                      ;
; TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|present_state~7 ; Lost fanout                                                                      ;
; gameControllerTop:gameControllerTop|gameStateMachine:inst|cur_st~6     ; Lost fanout                                                                      ;
; Total Number of Removed Registers = 139                                ;                                                                                  ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2293  ;
; Number of registers using Synchronous Clear  ; 358   ;
; Number of registers using Synchronous Load   ; 392   ;
; Number of registers using Asynchronous Clear ; 1493  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1645  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_Controller:VGA_Controller|oVGA_VS                                                                                                                                                                                                                                                                                           ; 18      ;
; VGA_Controller:VGA_Controller|oVGA_HS                                                                                                                                                                                                                                                                                           ; 14      ;
; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[0]                                                                                                                                                                                                                                                              ; 4       ;
; Presents_TOP:inst16|presentsController:inst18|timer3[3]                                                                                                                                                                                                                                                                         ; 4       ;
; Presents_TOP:inst16|presentsController:inst18|timer3[1]                                                                                                                                                                                                                                                                         ; 3       ;
; Presents_TOP:inst16|presentsController:inst18|timer2[3]                                                                                                                                                                                                                                                                         ; 5       ;
; Presents_TOP:inst16|presentsController:inst18|timer2[1]                                                                                                                                                                                                                                                                         ; 3       ;
; Presents_TOP:inst16|presentsController:inst18|timer1[3]                                                                                                                                                                                                                                                                         ; 2       ;
; Presents_TOP:inst16|presentsController:inst18|timer1[1]                                                                                                                                                                                                                                                                         ; 2       ;
; ropeMove:ropeMove|topY_tmp[14]                                                                                                                                                                                                                                                                                                  ; 2       ;
; ropeMove:ropeMove|topY_tmp[6]                                                                                                                                                                                                                                                                                                   ; 2       ;
; ropeMove:ropeMove|topY_tmp[7]                                                                                                                                                                                                                                                                                                   ; 2       ;
; ropeMove:ropeMove|topY_tmp[8]                                                                                                                                                                                                                                                                                                   ; 2       ;
; ropeMove:ropeMove|topY_tmp[9]                                                                                                                                                                                                                                                                                                   ; 2       ;
; ropeMove:ropeMove|topY_tmp[10]                                                                                                                                                                                                                                                                                                  ; 2       ;
; ropeMove:ropeMove|topY_tmp[12]                                                                                                                                                                                                                                                                                                  ; 2       ;
; ropeMove:ropeMove|topY_tmp[13]                                                                                                                                                                                                                                                                                                  ; 2       ;
; playerMove:playerMove|topLeftX_tmp[14]                                                                                                                                                                                                                                                                                          ; 3       ;
; playerMove:playerMove|topLeftX_tmp[10]                                                                                                                                                                                                                                                                                          ; 3       ;
; playerMove:playerMove|topLeftX_tmp[9]                                                                                                                                                                                                                                                                                           ; 4       ;
; Presents_TOP:inst16|randomLocation:inst1|counter[4]                                                                                                                                                                                                                                                                             ; 5       ;
; Presents_TOP:inst16|randomLocation:inst1|counter[3]                                                                                                                                                                                                                                                                             ; 5       ;
; Presents_TOP:inst16|randomLocation:inst1|counter[2]                                                                                                                                                                                                                                                                             ; 5       ;
; Presents_TOP:inst16|randomLocation:inst1|counter[1]                                                                                                                                                                                                                                                                             ; 5       ;
; Presents_TOP:inst16|randomLocation:inst25|counter[4]                                                                                                                                                                                                                                                                            ; 5       ;
; Presents_TOP:inst16|randomLocation:inst25|counter[2]                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 43                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|keyToggle_decoderIn:RightArrow|keyIsPressed                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|ropeBitMap:ropeBitMap|RGBout[4]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|timer3[2]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|timer2[2]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|timer1[2]                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|superSpeedTimer[0]                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|superRopeTimer[2]                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[2]                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[1]                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[0]                                                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[2]                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ol8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[10]                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[8]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[4]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[13]                                              ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:ropeMove|topY_tmp[24]                                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove|Xspeed[7]                                                                                                                                                                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|playerMove:playerMove|Xspeed[31]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentMux:inst8|presentRGBout[0]                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|ballMux:inst|ballRGBout[0]                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|objects_mux:VGAmux|tmpRGB[6]                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|immortalTimer[0]                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[2]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[0]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ol8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3]                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|objects_mux:VGAmux|tmpRGB[7]                                                                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ol8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                   ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 44:1               ; 2 bits    ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|bigBallBitMap:inst|RGBout[2]                                                                                                                                             ;
; 44:1               ; 2 bits    ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall2|bigBallBitMap:inst|RGBout[3]                                                                                                                                             ;
; 64:1               ; 4 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|hugeBallBitMap:inst|RGBout[6]                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|timer3[1]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|timer2[1]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|timer1[1]                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[22]                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[18]                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[3]                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[26]                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_VGA_DEMO_WITH_MSS_ALL|ropeMove:ropeMove|topY_tmp[7]                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|playerBitMap:playerBitMap|Mux272                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|playerBitMap:playerBitMap|Mux272                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentBitMap:inst|Mux143                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentBitMap:inst|Mux143                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentBitMap:inst|Mux143                                                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|nxt_lives                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst3|presentBitMap:inst|Mux148                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst4|presentBitMap:inst|Mux144                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|present_top:inst5|presentBitMap:inst|Mux144                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|Presents_TOP:inst16|presentsController:inst18|present_type[1]                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|gameControllerTop:gameControllerTop|gameStateMachine:inst|Selector1                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4|Selector7                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4|Selector8                                                                                                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |TOP_VGA_DEMO_WITH_MSS_ALL|TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3|Selector1                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: playerBitMap:playerBitMap ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; BG_COLOR       ; 10000000 ; Unsigned Binary                            ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:playerSquareObject ;
+-----------------+----------+--------------------------------------------------+
; Parameter Name  ; Value    ; Type                                             ;
+-----------------+----------+--------------------------------------------------+
; OBJECT_WIDTH_X  ; 35       ; Signed Integer                                   ;
; OBJECT_HEIGHT_Y ; 66       ; Signed Integer                                   ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                  ;
+-----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: playerMove:playerMove ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; INITIAL_X      ; 280   ; Signed Integer                            ;
; X_SPEED        ; 110   ; Signed Integer                            ;
; playerWidth    ; 35    ; Signed Integer                            ;
; playerHeight   ; 66    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameControllerTop:gameControllerTop|gameStateMachine:inst ;
+----------------------+-------+-------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------+
; INITIAL_LIVES        ; 1     ; Signed Integer                                                          ;
; MAX_IMMORTAL_TIMER   ; 5     ; Signed Integer                                                          ;
; MAX_ROPE_TIMER       ; 5     ; Signed Integer                                                          ;
; MAX_SUPERSPEED_TIMER ; 5     ; Signed Integer                                                          ;
+----------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; FILTER_SIZE    ; 4     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                  ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 9                ; Signed Integer                                                                        ;
; LPM_CVALUE         ; 363              ; Signed Integer                                                                        ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                               ;
; CBXI_PARAMETER     ; lpm_constant_rc8 ; Untyped                                                                               ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                   ;
+--------------------+------------------+----------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 9                ; Signed Integer                                                                         ;
; LPM_CVALUE         ; 372              ; Signed Integer                                                                         ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                ;
; CBXI_PARAMETER     ; lpm_constant_hi8 ; Untyped                                                                                ;
+--------------------+------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                 ;
+--------------------+------------------+--------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 9                ; Signed Integer                                                                       ;
; LPM_CVALUE         ; 41               ; Signed Integer                                                                       ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                              ;
; CBXI_PARAMETER     ; lpm_constant_mb8 ; Untyped                                                                              ;
+--------------------+------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|Huge_Ball_TOP:inst2|square_object:ballSquareObject ;
+-----------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                              ;
+-----------------+----------+-----------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                                                                    ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                                                                    ;
; OBJECT_COLOR    ; 01110001 ; Unsigned Binary                                                                   ;
+-----------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g              ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall1|square_object:ballSquareObject ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 50       ; Signed Integer                                                                      ;
; OBJECT_HEIGHT_Y ; 50       ; Signed Integer                                                                      ;
; OBJECT_COLOR    ; 01110001 ; Unsigned Binary                                                                     ;
+-----------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; g              ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall2|square_object:ballSquareObject ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 50       ; Signed Integer                                                                      ;
; OBJECT_HEIGHT_Y ; 50       ; Signed Integer                                                                      ;
; OBJECT_COLOR    ; 01110001 ; Unsigned Binary                                                                     ;
+-----------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; g              ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                               ;
+--------------------+------------------+--------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                     ;
; LPM_CVALUE         ; 50               ; Signed Integer                                                     ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                            ;
; CBXI_PARAMETER     ; lpm_constant_jj8 ; Untyped                                                            ;
+--------------------+------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                ;
+--------------------+------------------+---------------------------------------------------------------------+
; LPM_WIDTH          ; 16               ; Signed Integer                                                      ;
; LPM_CVALUE         ; 50               ; Signed Integer                                                      ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                             ;
; CBXI_PARAMETER     ; lpm_constant_ol8 ; Untyped                                                             ;
+--------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squareRope:ropeSquareObject ;
+-----------------+----------+---------------------------------------------+
; Parameter Name  ; Value    ; Type                                        ;
+-----------------+----------+---------------------------------------------+
; OBJECT_WIDTH_X  ; 7        ; Signed Integer                              ;
; OBJECT_HEIGHT_Y ; 479      ; Signed Integer                              ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                             ;
+-----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zeroConst:zero|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                    ;
+--------------------+------------------+---------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                          ;
; LPM_CVALUE         ; 0                ; Signed Integer                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                 ;
; CBXI_PARAMETER     ; lpm_constant_ki6 ; Untyped                                                 ;
+--------------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ropeMove:ropeMove ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; Yspeed         ; -200  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst3|square_object:presentSquareObject ;
+-----------------+----------+-----------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                    ;
+-----------------+----------+-----------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 25       ; Signed Integer                                                                          ;
; OBJECT_HEIGHT_Y ; 25       ; Signed Integer                                                                          ;
; OBJECT_COLOR    ; 01110001 ; Unsigned Binary                                                                         ;
+-----------------+----------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst3|presentMove:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; g              ; 1     ; Signed Integer                                                              ;
; PRESENT_HEIGHT ; 25    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                             ;
+--------------------+------------------+--------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 16               ; Signed Integer                                                                                   ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                   ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                          ;
; CBXI_PARAMETER     ; lpm_constant_jl8 ; Untyped                                                                                          ;
+--------------------+------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|presentsController:inst18 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; maxTime        ; 10    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst4|square_object:presentSquareObject ;
+-----------------+----------+-----------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                    ;
+-----------------+----------+-----------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 25       ; Signed Integer                                                                          ;
; OBJECT_HEIGHT_Y ; 25       ; Signed Integer                                                                          ;
; OBJECT_COLOR    ; 01110001 ; Unsigned Binary                                                                         ;
+-----------------+----------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst4|presentMove:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; g              ; 1     ; Signed Integer                                                              ;
; PRESENT_HEIGHT ; 25    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                             ;
+--------------------+------------------+--------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 16               ; Signed Integer                                                                                   ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                   ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                          ;
; CBXI_PARAMETER     ; lpm_constant_jl8 ; Untyped                                                                                          ;
+--------------------+------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomLocation:inst1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                                               ;
; MIN_VAL        ; 30    ; Signed Integer                                               ;
; MAX_VAL        ; 600   ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomLocation:inst26 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                                                ;
; MIN_VAL        ; 20    ; Signed Integer                                                ;
; MAX_VAL        ; 240   ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst5|square_object:presentSquareObject ;
+-----------------+----------+-----------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                    ;
+-----------------+----------+-----------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 25       ; Signed Integer                                                                          ;
; OBJECT_HEIGHT_Y ; 25       ; Signed Integer                                                                          ;
; OBJECT_COLOR    ; 01110001 ; Unsigned Binary                                                                         ;
+-----------------+----------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst5|presentMove:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; g              ; 1     ; Signed Integer                                                              ;
; PRESENT_HEIGHT ; 25    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                             ;
+--------------------+------------------+--------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 16               ; Signed Integer                                                                                   ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                   ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                                          ;
; CBXI_PARAMETER     ; lpm_constant_jl8 ; Untyped                                                                                          ;
+--------------------+------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomLocation:inst2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                                               ;
; MIN_VAL        ; 30    ; Signed Integer                                               ;
; MAX_VAL        ; 600   ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomLocation:inst27 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                                                ;
; MIN_VAL        ; 20    ; Signed Integer                                                ;
; MAX_VAL        ; 240   ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomPresent:inst7 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; SIZE_BITS      ; 2     ; Signed Integer                                              ;
; MIN_VAL        ; 0     ; Signed Integer                                              ;
; MAX_VAL        ; 400   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomLocation:inst ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                                              ;
; MIN_VAL        ; 30    ; Signed Integer                                              ;
; MAX_VAL        ; 600   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Presents_TOP:inst16|randomLocation:inst25 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                                                ;
; MIN_VAL        ; 20    ; Signed Integer                                                ;
; MAX_VAL        ; 240   ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                     ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                    ; String         ;
; sld_node_info                                   ; 805334528                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                ; Signed Integer ;
; sld_data_bits                                   ; 20                                               ; Untyped        ;
; sld_trigger_bits                                ; 20                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                ; Untyped        ;
; sld_sample_depth                                ; 16384                                            ; Untyped        ;
; sld_segment_size                                ; 16384                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_projectTop_auto_signaltap_0_1_15ea, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                             ; String         ;
; sld_inversion_mask_length                       ; 28                                               ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000                     ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 20                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                  ;
; LPM_WIDTHD             ; 10             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: 7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gameControllerTop:gameControllerTop|gameStateMachine:inst|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                                          ;
; LPM_WIDTHD             ; 2              ; Untyped                                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                          ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 20                  ; 20               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                    ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                              ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0              ; la          ; 9     ; 1     ; Read/Write ; TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag            ;
; 1              ; NONE        ; 9     ; 1     ; Read/Write ; TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag           ;
; 2              ; sc          ; 9     ; 1     ; Read/Write ; TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag             ;
; 3              ; NONE        ; 11    ; 1     ; Read/Write ; balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag                               ;
; 4              ; test        ; 16    ; 1     ; Read/Write ; balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ol8:ag                              ;
; 5              ; zero        ; 16    ; 1     ; Read/Write ; Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag ;
; 6              ; zero        ; 16    ; 1     ; Read/Write ; Presents_TOP:inst16|present_top:inst4|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag ;
; 7              ; zero        ; 16    ; 1     ; Read/Write ; Presents_TOP:inst16|present_top:inst5|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1391                        ;
;     CLR               ; 235                         ;
;     CLR SCLR          ; 117                         ;
;     ENA               ; 170                         ;
;     ENA CLR           ; 667                         ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA SCLR          ; 79                          ;
;     ENA SLD           ; 102                         ;
; arriav_lcell_comb     ; 6651                        ;
;     arith             ; 1397                        ;
;         0 data inputs ; 106                         ;
;         1 data inputs ; 619                         ;
;         2 data inputs ; 325                         ;
;         3 data inputs ; 118                         ;
;         4 data inputs ; 119                         ;
;         5 data inputs ; 110                         ;
;     extend            ; 152                         ;
;         7 data inputs ; 152                         ;
;     normal            ; 5058                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 69                          ;
;         2 data inputs ; 549                         ;
;         3 data inputs ; 589                         ;
;         4 data inputs ; 865                         ;
;         5 data inputs ; 959                         ;
;         6 data inputs ; 2025                        ;
;     shared            ; 44                          ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 31                          ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 300                         ;
;                       ;                             ;
; Max LUT depth         ; 17.80                       ;
; Average LUT depth     ; 6.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                               ;
+--------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+
; Name                                                               ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                            ; Details ;
+--------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+
; CLOCK_50                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                     ; N/A     ;
; col_present                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Presents_TOP:inst16|presentsController:inst18|col_present~1                  ; N/A     ;
; col_present                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Presents_TOP:inst16|presentsController:inst18|col_present~1                  ; N/A     ;
; dropPresent                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|presentDrop~1      ; N/A     ;
; dropPresent                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|presentDrop~1      ; N/A     ;
; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[0]~_wirecell ; N/A     ;
; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[0]~_wirecell ; N/A     ;
; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[1]           ; N/A     ;
; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[1]           ; N/A     ;
; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[2]           ; N/A     ;
; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|lives[2]           ; N/A     ;
; gameControllerTop:gameControllerTop|immortal                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|immortal           ; N/A     ;
; gameControllerTop:gameControllerTop|immortal                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|immortal           ; N/A     ;
; gameTime[0]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[0]        ; N/A     ;
; gameTime[0]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[0]        ; N/A     ;
; gameTime[10]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[10]       ; N/A     ;
; gameTime[10]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[10]       ; N/A     ;
; gameTime[11]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[11]       ; N/A     ;
; gameTime[11]                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[11]       ; N/A     ;
; gameTime[1]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[1]        ; N/A     ;
; gameTime[1]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[1]        ; N/A     ;
; gameTime[2]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[2]        ; N/A     ;
; gameTime[2]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[2]        ; N/A     ;
; gameTime[3]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[3]        ; N/A     ;
; gameTime[3]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[3]        ; N/A     ;
; gameTime[4]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[4]        ; N/A     ;
; gameTime[4]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[4]        ; N/A     ;
; gameTime[5]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[5]        ; N/A     ;
; gameTime[5]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[5]        ; N/A     ;
; gameTime[6]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[6]        ; N/A     ;
; gameTime[6]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[6]        ; N/A     ;
; gameTime[7]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[7]        ; N/A     ;
; gameTime[7]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[7]        ; N/A     ;
; gameTime[8]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[8]        ; N/A     ;
; gameTime[8]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[8]        ; N/A     ;
; gameTime[9]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[9]        ; N/A     ;
; gameTime[9]                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|gameTime[9]        ; N/A     ;
; playerMove:playerMove|superSpeed                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|superSpeed         ; N/A     ;
; playerMove:playerMove|superSpeed                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|superSpeed         ; N/A     ;
; ropeBitMap:ropeBitMap|superRope                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|superRope          ; N/A     ;
; ropeBitMap:ropeBitMap|superRope                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gameControllerTop:gameControllerTop|gameStateMachine:inst|superRope          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|gnd                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
; auto_signaltap_0|vcc                                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                          ; N/A     ;
+--------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sat May 04 13:07:56 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/hexss.sv
    Info (12023): Found entity 1: hexSS File: Z:/BubbleTrouble/OurProject/RTL/Seg7/hexSS.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file secclk.sv
    Info (12023): Found entity 1: secClk File: Z:/BubbleTrouble/OurProject/secClk.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ball/ballmove.sv
    Info (12023): Found entity 1: ballMove File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file collisiondetector.sv
    Info (12023): Found entity 1: collisionDetector File: Z:/BubbleTrouble/OurProject/collisionDetector.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoderin.sv
    Info (12023): Found entity 1: keyToggle_decoderIn File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/keyToggle_decoderIn.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv
    Info (12023): Found entity 1: lpf File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv
    Info (12023): Found entity 1: byterec File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv
    Info (12023): Found entity 1: random File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/random.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv
    Info (12023): Found entity 1: bitrec File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbdintf.bdf
    Info (12023): Found entity 1: TOP_KBDINTF
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_move.sv
    Info (12023): Found entity 1: smileyface_move File: Z:/BubbleTrouble/OurProject/RTL/VGA/smileyface_move.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: Z:/BubbleTrouble/OurProject/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv
    Info (12023): Found entity 1: smileyBitMap File: Z:/BubbleTrouble/OurProject/RTL/VGA/smileyBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: Z:/BubbleTrouble/OurProject/RTL/VGA/objects_mux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: Z:/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: Z:/BubbleTrouble/OurProject/RTL/MSS/ToneDecoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf
    Info (12023): Found entity 1: TOP_MSS_DEMO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv
    Info (12023): Found entity 1: sintable File: Z:/BubbleTrouble/OurProject/RTL/MSS/SinTable.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv
    Info (12023): Found entity 1: prescaler File: Z:/BubbleTrouble/OurProject/RTL/MSS/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv
    Info (12023): Found entity 1: data_conversion File: Z:/BubbleTrouble/OurProject/RTL/MSS/data_conversion.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: Z:/BubbleTrouble/OurProject/RTL/MSS/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: Z:/BubbleTrouble/OurProject/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf
    Info (12023): Found entity 1: TOP_KBD_DEMOALL
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss_all.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_WITH_MSS_ALL
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv
    Info (12023): Found entity 1: back_ground_drawSquare File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file spacebarconst.v
    Info (12023): Found entity 1: spaceBarConst File: Z:/BubbleTrouble/OurProject/spaceBarConst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file player/playermove.sv
    Info (12023): Found entity 1: playerMove File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file player/playerbitmap.sv
    Info (12023): Found entity 1: playerBitMap File: Z:/BubbleTrouble/OurProject/Player/playerBitMap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rightarrowconst.v
    Info (12023): Found entity 1: rightArrowConst File: Z:/BubbleTrouble/OurProject/rightArrowConst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file leftarrowconst.v
    Info (12023): Found entity 1: leftArrowConst File: Z:/BubbleTrouble/OurProject/leftArrowConst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rope/ropemove.sv
    Info (12023): Found entity 1: ropeMove File: Z:/BubbleTrouble/OurProject/Rope/ropeMove.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file zeroconst.v
    Info (12023): Found entity 1: zeroConst File: Z:/BubbleTrouble/OurProject/zeroConst.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rope/squarerope.sv
    Info (12023): Found entity 1: squareRope File: Z:/BubbleTrouble/OurProject/Rope/squareRope.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rope/ropebitmap.sv
    Info (12023): Found entity 1: ropeBitMap File: Z:/BubbleTrouble/OurProject/Rope/ropeBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file gamecontroller/gamecontrollertop.bdf
    Info (12023): Found entity 1: gameControllerTop
Info (12021): Found 1 design units, including 1 entities, in source file gamestatemachine.sv
    Info (12023): Found entity 1: gameStateMachine File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/huge_ball_top.bdf
    Info (12023): Found entity 1: Huge_Ball_TOP
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/big_ball_top.bdf
    Info (12023): Found entity 1: Big_Ball_TOP
Info (12021): Found 1 design units, including 1 entities, in source file ball/bigballbitmap.sv
    Info (12023): Found entity 1: bigBallBitMap File: Z:/BubbleTrouble/OurProject/Ball/bigBallBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ball/smallballbitmap.sv
    Info (12023): Found entity 1: smallBallBitMap File: Z:/BubbleTrouble/OurProject/Ball/smallBallBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ball/hugeballbitmap.sv
    Info (12023): Found entity 1: hugeBallBitMap File: Z:/BubbleTrouble/OurProject/Ball/hugeBallBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ball/mediumballbitmap.sv
    Info (12023): Found entity 1: mediumBallBitMap File: Z:/BubbleTrouble/OurProject/Ball/mediumBallBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ball/ballcontroller.sv
    Info (12023): Found entity 1: ballController File: Z:/BubbleTrouble/OurProject/Ball/ballController.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: Z:/BubbleTrouble/OurProject/test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/hugeballcollisiondetector.sv
    Info (12023): Found entity 1: hugeBallCollisionDetector File: Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/hugeBallCollisionDetector.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/ballmux.sv
    Info (12023): Found entity 1: ballMux File: Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/ballMux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/speedcalc.sv
    Info (12023): Found entity 1: speedCalc File: Z:/BubbleTrouble/OurProject/Huge_Ball_TOP/speedCalc.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file huge_ball_top/balls_top.bdf
    Info (12023): Found entity 1: balls_TOP
Info (12021): Found 1 design units, including 1 entities, in source file test2.v
    Info (12023): Found entity 1: test2 File: Z:/BubbleTrouble/OurProject/test2.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file test3.v
    Info (12023): Found entity 1: test3_lpm_constant_mua File: Z:/BubbleTrouble/OurProject/test3.v Line: 47
    Info (12023): Found entity 2: test3 File: Z:/BubbleTrouble/OurProject/test3.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file test4.v
    Info (12023): Found entity 1: test4 File: Z:/BubbleTrouble/OurProject/test4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file presents/presents_top.bdf
    Info (12023): Found entity 1: Presents_TOP
Info (12021): Found 1 design units, including 1 entities, in source file presents/present_top.bdf
    Info (12023): Found entity 1: present_top
Warning (10229): Verilog HDL Expression warning at presentBitMap.sv(73): truncated literal to match 8 bits File: Z:/BubbleTrouble/OurProject/Presents/presentBitMap.sv Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file presents/presentbitmap.sv
    Info (12023): Found entity 1: presentBitMap File: Z:/BubbleTrouble/OurProject/Presents/presentBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file zeroconst16.v
    Info (12023): Found entity 1: zeroConst16 File: Z:/BubbleTrouble/OurProject/zeroConst16.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file presents/randomlocation.sv
    Info (12023): Found entity 1: randomLocation File: Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file presents/presentmux.sv
    Info (12023): Found entity 1: presentMux File: Z:/BubbleTrouble/OurProject/Presents/presentMux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file presents/presentscollisiondetector.sv
    Info (12023): Found entity 1: presentsCollisionDetector File: Z:/BubbleTrouble/OurProject/Presents/presentsCollisionDetector.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file presents/presentscontroller.sv
    Info (12023): Found entity 1: presentsController File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file presents/presentmove.sv
    Info (12023): Found entity 1: presentMove File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file ssegcontroller.sv
    Info (12023): Found entity 1: sSegController File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/7segtop.bdf
    Info (12023): Found entity 1: 7SEGTOP
Info (12021): Found 1 design units, including 1 entities, in source file presents/randompresent.sv
    Info (12023): Found entity 1: randomPresent File: Z:/BubbleTrouble/OurProject/Presents/randomPresent.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file blinkclk.sv
    Info (12023): Found entity 1: blinkClk File: Z:/BubbleTrouble/OurProject/blinkClk.sv Line: 8
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for "nor_code" File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv Line: 35
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for "ext_code" File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv Line: 36
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for "rel_code" File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv Line: 37
Info (12127): Elaborating entity "TOP_VGA_DEMO_WITH_MSS_ALL" for the top level hierarchy
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:VGA_Controller"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv Line: 58
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/RTL/VGA/VGA_Controller.sv Line: 59
Info (12128): Elaborating entity "objects_mux" for hierarchy "objects_mux:VGAmux"
Info (12128): Elaborating entity "playerBitMap" for hierarchy "playerBitMap:playerBitMap"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:playerSquareObject"
Info (12128): Elaborating entity "playerMove" for hierarchy "playerMove:playerMove"
Warning (10036): Verilog HDL or VHDL warning at playerMove.sv(26): object "x_FRAME_SIZE" assigned a value but never read File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 26
Warning (10036): Verilog HDL or VHDL warning at playerMove.sv(27): object "y_FRAME_SIZE" assigned a value but never read File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 27
Warning (10240): Verilog HDL Always Construct warning at playerMove.sv(58): inferring latch(es) for variable "topLeftY_tmp", which holds its previous value in one or more paths through the always construct File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Warning (10230): Verilog HDL assignment warning at playerMove.sv(82): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 82
Warning (10230): Verilog HDL assignment warning at playerMove.sv(83): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 83
Info (10041): Inferred latch for "topLeftY_tmp[0]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[1]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[2]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[3]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[4]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[5]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[6]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[7]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[8]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[9]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[10]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[11]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[12]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[13]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[14]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[15]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[16]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[17]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[18]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[19]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[20]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[21]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[22]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[23]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[24]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[25]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[26]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[27]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[28]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[29]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[30]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (10041): Inferred latch for "topLeftY_tmp[31]" at playerMove.sv(58) File: Z:/BubbleTrouble/OurProject/Player/playerMove.sv Line: 58
Info (12128): Elaborating entity "gameControllerTop" for hierarchy "gameControllerTop:gameControllerTop"
Info (12128): Elaborating entity "gameStateMachine" for hierarchy "gameControllerTop:gameControllerTop|gameStateMachine:inst"
Warning (10036): Verilog HDL or VHDL warning at gameStateMachine.sv(26): object "y_FRAME_SIZE" assigned a value but never read File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 26
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(47): truncated value with size 32 to match size of target (16) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 47
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(150): truncated value with size 32 to match size of target (16) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 150
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(172): truncated value with size 32 to match size of target (16) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 172
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(174): truncated value with size 32 to match size of target (3) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 174
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(191): truncated value with size 32 to match size of target (12) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 191
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(201): truncated value with size 32 to match size of target (16) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 201
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(206): truncated value with size 32 to match size of target (3) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 206
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(213): truncated value with size 32 to match size of target (3) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 213
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(219): truncated value with size 32 to match size of target (3) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 219
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(229): truncated value with size 32 to match size of target (3) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 229
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(239): truncated value with size 32 to match size of target (3) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 239
Warning (10230): Verilog HDL assignment warning at gameStateMachine.sv(249): truncated value with size 32 to match size of target (3) File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 249
Info (12128): Elaborating entity "collisionDetector" for hierarchy "gameControllerTop:gameControllerTop|collisionDetector:collisionDetector"
Info (12128): Elaborating entity "TOP_KBD_DEMOALL" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD"
Info (12128): Elaborating entity "keyToggle_decoderIn" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|keyToggle_decoderIn:LeftArrow"
Info (12128): Elaborating entity "TOP_KBDINTF" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst"
Info (12128): Elaborating entity "byterec" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|byterec:inst3"
Info (12128): Elaborating entity "bitrec" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|bitrec:inst4"
Warning (10230): Verilog HDL assignment warning at bitrec.sv(71): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/RTL/KEYBOARD/bitrec.sv Line: 71
Info (12128): Elaborating entity "lpf" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|TOP_KBDINTF:inst|lpf:cleaner"
Info (12128): Elaborating entity "leftArrowConst" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/leftArrowConst.v Line: 49
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/leftArrowConst.v Line: 49
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/BubbleTrouble/OurProject/leftArrowConst.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "363"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=la"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_rc8.tdf
    Info (12023): Found entity 1: lpm_constant_rc8 File: Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_rc8" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf Line: 31
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: Z:/BubbleTrouble/OurProject/db/lpm_constant_rc8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "101101011"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1818296320"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "9"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|leftArrowConst:inst2|lpm_constant:LPM_CONSTANT_component|lpm_constant_rc8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "rightArrowConst" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/rightArrowConst.v Line: 49
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/rightArrowConst.v Line: 49
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/BubbleTrouble/OurProject/rightArrowConst.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "372"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_hi8.tdf
    Info (12023): Found entity 1: lpm_constant_hi8 File: Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_hi8" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf Line: 31
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: Z:/BubbleTrouble/OurProject/db/lpm_constant_hi8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "101110100"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "9"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|rightArrowConst:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 456
Info (12128): Elaborating entity "spaceBarConst" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/spaceBarConst.v Line: 49
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/spaceBarConst.v Line: 49
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/BubbleTrouble/OurProject/spaceBarConst.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "41"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=sc"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_mb8.tdf
    Info (12023): Found entity 1: lpm_constant_mb8 File: Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_mb8" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf Line: 31
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:TOP_KBD|spaceBarConst:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_mb8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: Z:/BubbleTrouble/OurProject/db/lpm_constant_mb8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "000101001"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1935867904"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "9"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "balls_TOP" for hierarchy "balls_TOP:inst"
Info (12128): Elaborating entity "ballMux" for hierarchy "balls_TOP:inst|ballMux:inst"
Info (12128): Elaborating entity "Huge_Ball_TOP" for hierarchy "balls_TOP:inst|Huge_Ball_TOP:inst2"
Info (12128): Elaborating entity "hugeBallBitMap" for hierarchy "balls_TOP:inst|Huge_Ball_TOP:inst2|hugeBallBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "balls_TOP:inst|Huge_Ball_TOP:inst2|square_object:ballSquareObject"
Info (12128): Elaborating entity "ballMove" for hierarchy "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9"
Warning (10230): Verilog HDL assignment warning at ballMove.sv(96): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 96
Warning (10230): Verilog HDL assignment warning at ballMove.sv(97): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 97
Warning (10230): Verilog HDL assignment warning at ballMove.sv(99): truncated value with size 32 to match size of target (16) File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 99
Warning (10230): Verilog HDL assignment warning at ballMove.sv(100): truncated value with size 32 to match size of target (16) File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 100
Info (12128): Elaborating entity "ballController" for hierarchy "balls_TOP:inst|ballController:inst6"
Warning (10036): Verilog HDL or VHDL warning at ballController.sv(39): object "y_FRAME_SIZE" assigned a value but never read File: Z:/BubbleTrouble/OurProject/Ball/ballController.sv Line: 39
Info (12128): Elaborating entity "hugeBallCollisionDetector" for hierarchy "balls_TOP:inst|hugeBallCollisionDetector:inst4"
Info (12128): Elaborating entity "Big_Ball_TOP" for hierarchy "balls_TOP:inst|Big_Ball_TOP:bigBall1"
Warning (275043): Pin "topLeftX[10..0]" is missing source
Warning (275043): Pin "topLeftY[10..0]" is missing source
Info (12128): Elaborating entity "bigBallBitMap" for hierarchy "balls_TOP:inst|Big_Ball_TOP:bigBall1|bigBallBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "balls_TOP:inst|Big_Ball_TOP:bigBall1|square_object:ballSquareObject"
Info (12128): Elaborating entity "speedCalc" for hierarchy "balls_TOP:inst|speedCalc:inst3"
Info (12128): Elaborating entity "test" for hierarchy "balls_TOP:inst|test:inst7"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/test.v Line: 49
Info (12130): Elaborated megafunction instantiation "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/test.v Line: 49
Info (12133): Instantiated megafunction "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/BubbleTrouble/OurProject/test.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "50"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_jj8.tdf
    Info (12023): Found entity 1: lpm_constant_jj8 File: Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_jj8" for hierarchy "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf Line: 31
Info (12133): Instantiated megafunction "balls_TOP:inst|test:inst7|lpm_constant:LPM_CONSTANT_component|lpm_constant_jj8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: Z:/BubbleTrouble/OurProject/db/lpm_constant_jj8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00000110010"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "test4" for hierarchy "balls_TOP:inst|test4:inst1"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/test4.v Line: 49
Info (12130): Elaborated megafunction instantiation "balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/test4.v Line: 49
Info (12133): Instantiated megafunction "balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/BubbleTrouble/OurProject/test4.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "50"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=test"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_ol8.tdf
    Info (12023): Found entity 1: lpm_constant_ol8 File: Z:/BubbleTrouble/OurProject/db/lpm_constant_ol8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_ol8" for hierarchy "balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ol8:ag" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ol8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_ol8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ol8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_ol8.tdf Line: 31
Info (12133): Instantiated megafunction "balls_TOP:inst|test4:inst1|lpm_constant:LPM_CONSTANT_component|lpm_constant_ol8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: Z:/BubbleTrouble/OurProject/db/lpm_constant_ol8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "0000000000110010"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "1952805748"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "ropeBitMap" for hierarchy "ropeBitMap:ropeBitMap"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "squareRope" for hierarchy "squareRope:ropeSquareObject"
Info (12128): Elaborating entity "zeroConst" for hierarchy "zeroConst:zero"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "zeroConst:zero|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/zeroConst.v Line: 49
Info (12130): Elaborated megafunction instantiation "zeroConst:zero|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/zeroConst.v Line: 49
Info (12133): Instantiated megafunction "zeroConst:zero|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/BubbleTrouble/OurProject/zeroConst.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12128): Elaborating entity "ropeMove" for hierarchy "ropeMove:ropeMove"
Warning (10036): Verilog HDL or VHDL warning at ropeMove.sv(24): object "x_FRAME_SIZE" assigned a value but never read File: Z:/BubbleTrouble/OurProject/Rope/ropeMove.sv Line: 24
Warning (10230): Verilog HDL assignment warning at ropeMove.sv(63): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Rope/ropeMove.sv Line: 63
Info (12128): Elaborating entity "Presents_TOP" for hierarchy "Presents_TOP:inst16"
Info (12128): Elaborating entity "presentMux" for hierarchy "Presents_TOP:inst16|presentMux:inst8"
Info (12128): Elaborating entity "present_top" for hierarchy "Presents_TOP:inst16|present_top:inst3"
Info (12128): Elaborating entity "presentBitMap" for hierarchy "Presents_TOP:inst16|present_top:inst3|presentBitMap:inst"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "Presents_TOP:inst16|present_top:inst3|square_object:presentSquareObject"
Info (12128): Elaborating entity "presentMove" for hierarchy "Presents_TOP:inst16|present_top:inst3|presentMove:inst2"
Warning (10036): Verilog HDL or VHDL warning at presentMove.sv(29): object "x_FRAME_SIZE" assigned a value but never read File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 29
Warning (10240): Verilog HDL Always Construct warning at presentMove.sv(61): inferring latch(es) for variable "topLeftX_tmp", which holds its previous value in one or more paths through the always construct File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Warning (10230): Verilog HDL assignment warning at presentMove.sv(76): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 76
Warning (10230): Verilog HDL assignment warning at presentMove.sv(77): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 77
Info (10041): Inferred latch for "topLeftX_tmp[0]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[1]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[2]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[3]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[4]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[5]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[6]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[7]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[8]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[9]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[10]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[11]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[12]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[13]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[14]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[15]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[16]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[17]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[18]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[19]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[20]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[21]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[22]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[23]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[24]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[25]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[26]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[27]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[28]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[29]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[30]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (10041): Inferred latch for "topLeftX_tmp[31]" at presentMove.sv(61) File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 61
Info (12128): Elaborating entity "zeroConst16" for hierarchy "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/zeroConst16.v Line: 49
Info (12130): Elaborated megafunction instantiation "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component" File: Z:/BubbleTrouble/OurProject/zeroConst16.v Line: 49
Info (12133): Instantiated megafunction "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/BubbleTrouble/OurProject/zeroConst16.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=zero"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_jl8.tdf
    Info (12023): Found entity 1: lpm_constant_jl8 File: Z:/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_jl8" for hierarchy "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf Line: 31
Info (12133): Instantiated megafunction "Presents_TOP:inst16|present_top:inst3|zeroConst16:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_jl8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: Z:/BubbleTrouble/OurProject/db/lpm_constant_jl8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "2053468783"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "presentsController" for hierarchy "Presents_TOP:inst16|presentsController:inst18"
Warning (10230): Verilog HDL assignment warning at presentsController.sv(66): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 66
Warning (10230): Verilog HDL assignment warning at presentsController.sv(67): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 67
Warning (10230): Verilog HDL assignment warning at presentsController.sv(68): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 68
Warning (10230): Verilog HDL assignment warning at presentsController.sv(130): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 130
Warning (10230): Verilog HDL assignment warning at presentsController.sv(136): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 136
Warning (10230): Verilog HDL assignment warning at presentsController.sv(142): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 142
Warning (10230): Verilog HDL assignment warning at presentsController.sv(155): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 155
Warning (10270): Verilog HDL Case Statement warning at presentsController.sv(148): incomplete case statement has no default case item File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 148
Warning (10230): Verilog HDL assignment warning at presentsController.sv(175): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 175
Warning (10270): Verilog HDL Case Statement warning at presentsController.sv(168): incomplete case statement has no default case item File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 168
Warning (10230): Verilog HDL assignment warning at presentsController.sv(194): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 194
Warning (10270): Verilog HDL Case Statement warning at presentsController.sv(187): incomplete case statement has no default case item File: Z:/BubbleTrouble/OurProject/Presents/presentsController.sv Line: 187
Info (12128): Elaborating entity "presentsCollisionDetector" for hierarchy "Presents_TOP:inst16|presentsCollisionDetector:inst11"
Info (12128): Elaborating entity "randomLocation" for hierarchy "Presents_TOP:inst16|randomLocation:inst1"
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 24
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 29
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 31
Info (12128): Elaborating entity "randomLocation" for hierarchy "Presents_TOP:inst16|randomLocation:inst26"
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(24): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 24
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(29): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 29
Warning (10230): Verilog HDL assignment warning at randomLocation.sv(31): truncated value with size 32 to match size of target (11) File: Z:/BubbleTrouble/OurProject/Presents/randomLocation.sv Line: 31
Info (12128): Elaborating entity "randomPresent" for hierarchy "Presents_TOP:inst16|randomPresent:inst7"
Warning (10230): Verilog HDL assignment warning at randomPresent.sv(24): truncated value with size 32 to match size of target (2) File: Z:/BubbleTrouble/OurProject/Presents/randomPresent.sv Line: 24
Warning (10230): Verilog HDL assignment warning at randomPresent.sv(29): truncated value with size 32 to match size of target (2) File: Z:/BubbleTrouble/OurProject/Presents/randomPresent.sv Line: 29
Warning (10230): Verilog HDL assignment warning at randomPresent.sv(34): truncated value with size 32 to match size of target (2) File: Z:/BubbleTrouble/OurProject/Presents/randomPresent.sv Line: 34
Info (12128): Elaborating entity "secClk" for hierarchy "secClk:inst1"
Info (12128): Elaborating entity "blinkClk" for hierarchy "blinkClk:inst3"
Info (12128): Elaborating entity "back_ground_drawSquare" for hierarchy "back_ground_drawSquare:bgDraw"
Warning (10036): Verilog HDL or VHDL warning at back_ground_drawSquare.sv(19): object "xFrameSize" assigned a value but never read File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 19
Warning (10036): Verilog HDL or VHDL warning at back_ground_drawSquare.sv(20): object "yFrameSize" assigned a value but never read File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 20
Warning (10036): Verilog HDL or VHDL warning at back_ground_drawSquare.sv(21): object "bracketOffset" assigned a value but never read File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 21
Warning (10230): Verilog HDL assignment warning at back_ground_drawSquare.sv(38): truncated value with size 3 to match size of target (2) File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 38
Warning (10230): Verilog HDL assignment warning at back_ground_drawSquare.sv(46): truncated value with size 3 to match size of target (2) File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 46
Warning (10230): Verilog HDL assignment warning at back_ground_drawSquare.sv(52): truncated value with size 3 to match size of target (2) File: Z:/BubbleTrouble/OurProject/RTL/VGA/back_ground_drawSquare.sv Line: 52
Info (12128): Elaborating entity "7SEGTOP" for hierarchy "7SEGTOP:inst5"
Info (12128): Elaborating entity "hexSS" for hierarchy "7SEGTOP:inst5|hexSS:4thDigit5"
Info (12128): Elaborating entity "sSegController" for hierarchy "7SEGTOP:inst5|sSegController:inst"
Warning (10230): Verilog HDL assignment warning at sSegController.sv(34): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 34
Warning (10230): Verilog HDL assignment warning at sSegController.sv(35): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 35
Warning (10230): Verilog HDL assignment warning at sSegController.sv(36): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 36
Warning (10230): Verilog HDL assignment warning at sSegController.sv(37): truncated value with size 32 to match size of target (4) File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_m2p.tdf
    Info (12023): Found entity 1: sld_ela_trigger_m2p File: Z:/BubbleTrouble/OurProject/db/sld_ela_trigger_m2p.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_projecttop_auto_signaltap_0_1_15ea.v
    Info (12023): Found entity 1: sld_reserved_projectTop_auto_signaltap_0_1_15ea File: Z:/BubbleTrouble/OurProject/db/sld_reserved_projecttop_auto_signaltap_0_1_15ea.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sk84.tdf
    Info (12023): Found entity 1: altsyncram_sk84 File: Z:/BubbleTrouble/OurProject/db/altsyncram_sk84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: Z:/BubbleTrouble/OurProject/db/decode_5la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vgb.tdf
    Info (12023): Found entity 1: mux_vgb File: Z:/BubbleTrouble/OurProject/db/mux_vgb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf
    Info (12023): Found entity 1: mux_jlc File: Z:/BubbleTrouble/OurProject/db/mux_jlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: Z:/BubbleTrouble/OurProject/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: Z:/BubbleTrouble/OurProject/db/cntr_39i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: Z:/BubbleTrouble/OurProject/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf
    Info (12023): Found entity 1: cntr_t3j File: Z:/BubbleTrouble/OurProject/db/cntr_t3j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: Z:/BubbleTrouble/OurProject/db/cntr_69i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: Z:/BubbleTrouble/OurProject/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: Z:/BubbleTrouble/OurProject/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.05.04.13:08:30 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 422
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: Z:/BubbleTrouble/OurProject/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "7SEGTOP:inst5|sSegController:inst|Mod0" File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 34
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "7SEGTOP:inst5|sSegController:inst|Div0" File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "7SEGTOP:inst5|sSegController:inst|Mod1" File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "7SEGTOP:inst5|sSegController:inst|Div1" File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "7SEGTOP:inst5|sSegController:inst|Mod2" File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "7SEGTOP:inst5|sSegController:inst|Div2" File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "7SEGTOP:inst5|sSegController:inst|Mod3" File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "gameControllerTop:gameControllerTop|gameStateMachine:inst|Mod0" File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 193
Info (12130): Elaborated megafunction instantiation "7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod0" File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 34
Info (12133): Instantiated megafunction "7SEGTOP:inst5|sSegController:inst|lpm_divide:Mod0" with the following parameter: File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 34
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m File: Z:/BubbleTrouble/OurProject/db/lpm_divide_j3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: Z:/BubbleTrouble/OurProject/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: Z:/BubbleTrouble/OurProject/db/alt_u_div_ive.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "7SEGTOP:inst5|sSegController:inst|lpm_divide:Div0" File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 35
Info (12133): Instantiated megafunction "7SEGTOP:inst5|sSegController:inst|lpm_divide:Div0" with the following parameter: File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf
    Info (12023): Found entity 1: lpm_divide_gbm File: Z:/BubbleTrouble/OurProject/db/lpm_divide_gbm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "7SEGTOP:inst5|sSegController:inst|lpm_divide:Div1" File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 36
Info (12133): Instantiated megafunction "7SEGTOP:inst5|sSegController:inst|lpm_divide:Div1" with the following parameter: File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf
    Info (12023): Found entity 1: lpm_divide_jbm File: Z:/BubbleTrouble/OurProject/db/lpm_divide_jbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: Z:/BubbleTrouble/OurProject/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: Z:/BubbleTrouble/OurProject/db/alt_u_div_ove.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "7SEGTOP:inst5|sSegController:inst|lpm_divide:Div2" File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 37
Info (12133): Instantiated megafunction "7SEGTOP:inst5|sSegController:inst|lpm_divide:Div2" with the following parameter: File: Z:/BubbleTrouble/OurProject/sSegController.sv Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf
    Info (12023): Found entity 1: lpm_divide_tcm File: Z:/BubbleTrouble/OurProject/db/lpm_divide_tcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: Z:/BubbleTrouble/OurProject/db/sign_div_unsign_3nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf
    Info (12023): Found entity 1: alt_u_div_c2f File: Z:/BubbleTrouble/OurProject/db/alt_u_div_c2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "gameControllerTop:gameControllerTop|gameStateMachine:inst|lpm_divide:Mod0" File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 193
Info (12133): Instantiated megafunction "gameControllerTop:gameControllerTop|gameStateMachine:inst|lpm_divide:Mod0" with the following parameter: File: Z:/BubbleTrouble/OurProject/gameStateMachine.sv Line: 193
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: Z:/BubbleTrouble/OurProject/db/lpm_divide_h3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: Z:/BubbleTrouble/OurProject/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: Z:/BubbleTrouble/OurProject/db/alt_u_div_eve.tdf Line: 23
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[16]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[16]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[15]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[15]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[15]~5" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[14]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[14]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[14]~9" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[13]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[13]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[13]~13" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[12]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[12]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[12]~17" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[11]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[11]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[11]~21" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[10]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[10]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[10]~25" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[9]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[9]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[9]~29" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[8]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[8]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[8]~33" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[7]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[7]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[7]~37" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[6]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[6]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|topLeftY_tmp[6]~41" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[16]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[16]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[15]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[15]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[15]~5" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[14]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[14]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[14]~9" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[13]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[13]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[13]~13" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[12]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[12]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[12]~17" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[11]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[11]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[11]~21" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[10]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[10]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[10]~25" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[9]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[9]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[9]~29" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[8]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[8]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[8]~33" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[7]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[7]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[7]~37" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[6]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[6]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|topLeftY_tmp[6]~41" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[16]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[16]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[15]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[15]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[15]~5" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[14]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[14]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[14]~9" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[13]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[13]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[13]~13" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[12]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[12]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[12]~17" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[11]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[11]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[11]~21" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[10]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[10]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[10]~25" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[9]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[9]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[9]~29" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[8]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[8]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[8]~33" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[7]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[7]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[7]~37" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[6]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[6]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|topLeftY_tmp[6]~41" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 69
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[6]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[6]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[6]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[6]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[16]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[15]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[15]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[14]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[14]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[13]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[13]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[12]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[12]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[11]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[11]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[10]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[10]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[9]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[9]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[8]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[8]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[7]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftY_tmp[7]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[16]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[15]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[15]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[14]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[14]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[13]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[13]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[12]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[12]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[11]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[11]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[10]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[10]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[9]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[9]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[8]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[8]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[7]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[7]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[6]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[6]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[16]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[15]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[15]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[14]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[14]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[13]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[13]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[12]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[12]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[11]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[11]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[10]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[10]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[9]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[9]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[8]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[8]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|topLeftX_tmp[7]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|topLeftX_tmp[7]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[11]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[11]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[10]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[10]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[9]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[9]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[8]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[8]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[7]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[7]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[6]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[6]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[11]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[11]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[10]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[10]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[9]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[9]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[8]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[8]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[7]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[7]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[6]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[6]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[16]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[15]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[15]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[14]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[14]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[13]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[13]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[12]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[12]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[16]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[15]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[15]~29" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[14]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[14]~33" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[13]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[13]~37" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftY_tmp[12]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|topLeftX_tmp[12]~41" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 88
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[15]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[15]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[14]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[14]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[14]~7" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[13]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[13]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[13]~11" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[12]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[12]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[12]~15" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[11]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[11]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[11]~19" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[10]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[10]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[10]~23" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[9]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[9]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[9]~27" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[8]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[8]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[8]~31" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[7]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[7]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[7]~35" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[6]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[6]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[6]~39" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[15]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[15]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[14]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[14]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[14]~7" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[13]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[13]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[13]~11" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[12]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[12]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[12]~15" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[11]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[11]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[11]~19" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[10]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[10]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[10]~23" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[9]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[9]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[9]~27" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[8]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[8]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[8]~31" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[7]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[7]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[7]~35" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[6]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[6]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[6]~39" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[15]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[15]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[14]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[14]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[14]~7" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[13]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[13]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[13]~11" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[12]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[12]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[12]~15" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[11]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[11]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[11]~19" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[10]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[10]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[10]~23" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[9]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[9]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[9]~27" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[8]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[8]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[8]~31" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[7]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[7]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[7]~35" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[6]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[6]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[6]~39" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[6]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[6]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[6]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[6]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[15]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[14]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[14]~11" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[13]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[13]~15" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[12]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[12]~19" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[11]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[11]~23" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[10]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[10]~27" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[9]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[9]~31" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[8]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[8]~35" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[7]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[7]~39" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[15]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[14]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[14]~11" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[13]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[13]~15" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[12]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[12]~19" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[11]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[11]~23" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[10]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[10]~27" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[9]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[9]~31" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[8]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[8]~35" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[7]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[7]~39" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[6]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[6]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[16]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[15]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[14]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[14]~11" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[13]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[13]~15" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[12]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[12]~19" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[11]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[11]~23" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[10]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[10]~27" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[9]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[9]~31" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[8]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[8]~35" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[7]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[7]~39" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[11]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[11]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[11]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[11]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[11]~1" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[10]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[10]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[10]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[9]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[9]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[9]~9" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[8]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[8]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[8]~13" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[7]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[7]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[7]~17" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[6]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[6]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[6]~21" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[15]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[14]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[14]~31" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[13]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[13]~35" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[12]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[12]~39" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[16]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[16]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[15]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[15]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[14]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[14]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[14]~31" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[13]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[13]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[13]~35" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[12]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[12]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[12]~39" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[5]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[5]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[5]~43" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[0]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[0]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[0]~47" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[4]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[4]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[4]~51" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[3]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[3]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[3]~55" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[2]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[2]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[2]~59" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[1]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[1]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[1]~63" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[31]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[31]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[5]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[5]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[5]~43" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[0]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[0]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[0]~47" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[4]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[4]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[4]~51" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[3]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[3]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[3]~55" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[2]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[2]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[2]~59" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[1]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[1]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[1]~63" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[31]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[31]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[5]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[5]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[5]~43" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[0]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[0]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[0]~47" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[4]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[4]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[4]~51" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[3]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[3]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[3]~55" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[2]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[2]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[2]~59" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[1]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[1]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[1]~63" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[31]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[31]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[30]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[30]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[29]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[29]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[28]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[28]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[27]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[27]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[26]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[26]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[25]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[25]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[24]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[24]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[23]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[23]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[22]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[22]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[21]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[21]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[20]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[20]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[19]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[19]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[18]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[18]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[17]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[17]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[5]~71" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[4]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[4]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[4]~75" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[3]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[3]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[3]~79" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[2]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[2]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[2]~83" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[1]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[1]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[1]~87" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[0]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[0]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[0]~91" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[31]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[31]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Yspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[30]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[30]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[29]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[29]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[28]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[28]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[27]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[27]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[26]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[26]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[25]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[25]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[24]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[24]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[23]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[23]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[22]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[22]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[21]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[21]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[20]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[20]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[19]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[19]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[18]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[18]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[17]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[17]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[5]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[5]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[5]~71" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[4]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[4]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[4]~75" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[3]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[3]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[3]~79" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[2]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[2]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[2]~83" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[1]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[1]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[1]~87" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[0]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[0]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[0]~91" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[31]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[31]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[29]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[29]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[28]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[28]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[27]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[27]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[26]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[26]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[25]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[25]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[24]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[24]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[23]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[23]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[22]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[22]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[21]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[21]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[20]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[20]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[19]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[19]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[18]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[18]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[17]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[17]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[5]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[5]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[5]~73" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[4]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[4]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[4]~77" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[3]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[3]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[3]~81" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[2]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[2]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[2]~85" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[1]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[1]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[1]~89" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[0]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[0]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall2|ballMove:inst9|Xspeed_tmp[0]~91" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[31]" is converted into an equivalent circuit using register "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[31]~_emulated" and latch "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[30]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[30]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[29]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[29]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[28]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[28]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[27]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[27]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[26]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[26]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[25]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[25]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[24]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[24]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[23]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[23]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[22]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[22]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[21]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[21]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[20]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[20]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[19]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[19]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[18]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[18]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[17]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[17]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]~71" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]~75" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]~79" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]~83" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]~87" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]~91" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[31]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[31]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[30]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[30]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[29]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[29]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[28]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[28]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[27]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[27]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[26]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[26]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[25]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[25]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[24]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[24]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[23]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[23]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[22]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[22]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[21]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[21]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[20]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[20]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[19]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[19]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[18]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[18]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[17]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[17]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[5]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[5]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[5]~71" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[4]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[4]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[4]~75" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[3]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[3]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[3]~79" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[2]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[2]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[2]~83" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[1]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[1]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[1]~87" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[0]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[0]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[0]~91" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[31]" is converted into an equivalent circuit using register "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Yspeed_tmp[31]~_emulated" and latch "balls_TOP:inst|Huge_Ball_TOP:inst2|ballMove:inst9|Xspeed_tmp[16]~25" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 66
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[30]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[30]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[30]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[30]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[30]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[30]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[29]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[29]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[28]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[28]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[27]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[27]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[26]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[26]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[25]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[25]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[24]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[24]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[23]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[23]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[22]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[22]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[21]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[21]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[20]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[20]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[19]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[19]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[18]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[18]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[17]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[17]~_emulated" and latch "Presents_TOP:inst16|present_top:inst5|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[29]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[29]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[28]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[28]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[27]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[27]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[26]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[26]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[25]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[25]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[24]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[24]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[23]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[23]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[22]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[22]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[21]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[21]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[20]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[20]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[19]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[19]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[18]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[18]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[17]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[17]~_emulated" and latch "Presents_TOP:inst16|present_top:inst4|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[29]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[29]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[28]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[28]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[27]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[27]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[26]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[26]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[25]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[25]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[24]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[24]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[23]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[23]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[22]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[22]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[21]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[21]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[20]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[20]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[19]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[19]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[18]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[18]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
    Warning (13310): Register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[17]" is converted into an equivalent circuit using register "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[17]~_emulated" and latch "Presents_TOP:inst16|present_top:inst3|presentMove:inst2|Yspeed_tmp[16]~1" File: Z:/BubbleTrouble/OurProject/Presents/presentMove.sv Line: 48
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[30]~43" merged with LATCH primitive "balls_TOP:inst|Big_Ball_TOP:bigBall1|ballMove:inst9|Xspeed_tmp[16]~5" File: Z:/BubbleTrouble/OurProject/Ball/ballMove.sv Line: 47
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file Z:/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 73 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8269 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 8157 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 416 warnings
    Info: Peak virtual memory: 867 megabytes
    Info: Processing ended: Sat May 04 13:09:11 2019
    Info: Elapsed time: 00:01:15
    Info: Total CPU time (on all processors): 00:01:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/BubbleTrouble/OurProject/output_files/Lab1Demo.map.smsg.


