# Project FPGA1 : Centrale DCC

```
Sidiki SYLLA
kailun ZHUANG
```
### Implementation

 - [X] Counter N
 - [X] Clock Divider N
 - [ ] Temporisator
 - [X] DCC BIT 0
 - [X] DCC BIT 1
 - [X] DCC Reg
 - [X] FSM
 - [ ] Frame generator
   - [ ] User interface
   - [ ] Reg Param
   - [ ] Frame builder
 
### Tested OK

 - [X] Counter N
 - [ ] Clock Divider N
 - [ ] Temporisator
 - [ ] DCC BIT 0
 - [ ] DCC BIT 1
 - [ ] DCC Reg
 - [ ] FSM
 - [ ] Frame generator
   - [ ] User interface
   - [ ] Reg Param
   - [ ] Frame builder