//* ===========================================================================
//*                      Author      : Mohamed Reda Mohamed
//*                      Date        : 7/9/2023
//*                      Version     : 0.1
//*                      Module      : MCAL_RCC_interface.h
//* ===========================================================================

#ifndef RCC_INTERFACE_H_         

    #define RCC_INTERFACE_H_

    Std_ReturnType Mcal_Rcc_InitSySClock();
    Std_ReturnType Mcal_Rcc_EnablePeripheral(u8 Rcc_PeripheralBus, u8 Rcc_PeripheralBit);
    Std_ReturnType Mcal_Rcc_DisablePeripheral(u8 Rcc_PeripheralBus, u8 Rcc_PeripheralBit);
    Std_ReturnType Mcal_Rcc_PllProperties();

    #define RCC_HSI                 0
    #define RCC_HSE                 1
    #define RCC_PLL                 2

    #define RCC_HSE_CRY             0
    #define RCC_HSE_RC              1

    #define RCC_AHB                 0
    #define RCC_APB_1               1
    #define RCC_APB_2               2

/*******************************< PLL >*************************************/
    #define RCC_PLL_SRC_BIT         16
    #define RCC_PLL_SRC_HSI         0
    #define RCC_PLL_SRC_HSE         1
    
    #define PLL_MUL_FAC_MIN         2
    #define PLL_MUL_FAC_MAX         16

/*******************************< RCC_CR_BITS >******************************/
    #define RCC_CR_HSION            0
    #define RCC_CR_HSIRDY           1
    #define RCC_CR_HSEON            16
    #define RCC_CR_HSERDY           17
    #define RCC_CR_HSEBYP           18
    #define RCC_CR_CSSON            19
    #define RCC_CR_PLLON            24
    #define RCC_CR_PLLRDY           25

/*******************************< RCC_AHBENR_BITS >*************************/
    #define RCC_AHBENR_DMA1EN       0
    #define RCC_AHBENR_DMA2EN       1
    #define RCC_AHBENR_SRAMEN       2
    #define RCC_AHBENR_FLITFEN      4
    #define RCC_AHBENR_CRCEN        6
    #define RCC_AHBENR_FSMCEN       8
    #define RCC_AHBENR_SDIOEN       10

/*******************************< RCC_APB1ENR_BITS >************************/
    #define RCC_APB1ENR_TIM2EN      0
    #define RCC_APB1ENR_TIM3EN      1
    #define RCC_APB1ENR_TIM4EN      2
    #define RCC_APB1ENR_TIM5EN      3
    #define RCC_APB1ENR_TIM6EN      4
    #define RCC_APB1ENR_TIM7EN      5
    #define RCC_APB1ENR_TIM12EN     6
    #define RCC_APB1ENR_TIM13EN     7
    #define RCC_APB1ENR_TIM14EN     8

    #define RCC_APB1ENR_WWDGEN      11
    
    #define RCC_APB1ENR_SPI2EN      14
    #define RCC_APB1ENR_SPI3EN      15
    
    #define RCC_APB1ENR_USART2EN    17
    #define RCC_APB1ENR_USART3EN    18
    #define RCC_APB1ENR_USART4EN    19
    #define RCC_APB1ENR_USART5EN    20
    
    #define RCC_APB1ENR_I2C1EN      21
    #define RCC_APB1ENR_I2C2EN      22
    
    #define RCC_APB1ENR_USBEN       23
    
    #define RCC_APB1ENR_CANEN       25
    
    #define RCC_APB1ENR_BKPEN       27
    
    #define RCC_APB1ENR_PWREN       28
    
    #define RCC_APB1ENR_DACEN       29

/*******************************< RCC_APB2ENR_BITS >************************/
    #define RCC_APB2ENR_IOPAEN      2
    
    #define RCC_APB2ENR_TIM1EN      11
    #define RCC_APB2ENR_TIM8EN      13
    #define RCC_APB2ENR_TIM9EN      19
    #define RCC_APB2ENR_TIM10EN     20
    #define RCC_APB2ENR_TIM11EN     21
    
    #define RCC_APB2ENR_ŸêAFIOEN      0
    
    #define RCC_APB2ENR_IOPBEN      3
    #define RCC_APB2ENR_IOPCEN      4
    #define RCC_APB2ENR_IOPDEN      5
    #define RCC_APB2ENR_IOPEEN      6
    #define RCC_APB2ENR_IOPFEN      7
    #define RCC_APB2ENR_IOPGEN      8
    
    #define RCC_APB2ENR_ADC1EN      9
    #define RCC_APB2ENR_ADC2EN      10
    #define RCC_APB2ENR_ADC3EN      15
    
    #define RCC_APB2ENR_SPI1EN      12
    
    #define RCC_APB2ENR_USART1EN    14


#endif