Classic Timing Analyzer report for eControl
Thu Nov 27 14:08:25 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                            ;
+------------------------------+-------+---------------+-------------+------------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.641 ns   ; pOpcode[0] ; pMemWrite ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 13.641 ns       ; pOpcode[0] ; pMemWrite ;
; N/A   ; None              ; 13.424 ns       ; pOpcode[0] ; pALUSrc   ;
; N/A   ; None              ; 13.231 ns       ; pOpcode[0] ; pMemRead  ;
; N/A   ; None              ; 13.045 ns       ; pOpcode[0] ; pMem2Reg  ;
; N/A   ; None              ; 12.499 ns       ; pOpcode[0] ; pRegWrite ;
; N/A   ; None              ; 11.910 ns       ; pOpcode[1] ; pMemWrite ;
; N/A   ; None              ; 11.693 ns       ; pOpcode[1] ; pALUSrc   ;
; N/A   ; None              ; 11.556 ns       ; pOpcode[5] ; pALUop    ;
; N/A   ; None              ; 11.521 ns       ; pOpcode[2] ; pMemWrite ;
; N/A   ; None              ; 11.500 ns       ; pOpcode[1] ; pMemRead  ;
; N/A   ; None              ; 11.397 ns       ; pOpcode[3] ; pALUop    ;
; N/A   ; None              ; 11.368 ns       ; pOpcode[4] ; pMemWrite ;
; N/A   ; None              ; 11.348 ns       ; pOpcode[5] ; pMemWrite ;
; N/A   ; None              ; 11.314 ns       ; pOpcode[1] ; pMem2Reg  ;
; N/A   ; None              ; 11.304 ns       ; pOpcode[2] ; pALUSrc   ;
; N/A   ; None              ; 11.219 ns       ; pOpcode[5] ; pRegWrite ;
; N/A   ; None              ; 11.194 ns       ; pOpcode[4] ; pALUop    ;
; N/A   ; None              ; 11.151 ns       ; pOpcode[4] ; pALUSrc   ;
; N/A   ; None              ; 11.131 ns       ; pOpcode[5] ; pALUSrc   ;
; N/A   ; None              ; 11.111 ns       ; pOpcode[2] ; pMemRead  ;
; N/A   ; None              ; 11.060 ns       ; pOpcode[3] ; pRegWrite ;
; N/A   ; None              ; 11.023 ns       ; pOpcode[5] ; pRegDst   ;
; N/A   ; None              ; 11.014 ns       ; pOpcode[2] ; pALUop    ;
; N/A   ; None              ; 10.958 ns       ; pOpcode[4] ; pMemRead  ;
; N/A   ; None              ; 10.938 ns       ; pOpcode[5] ; pMemRead  ;
; N/A   ; None              ; 10.925 ns       ; pOpcode[2] ; pMem2Reg  ;
; N/A   ; None              ; 10.864 ns       ; pOpcode[3] ; pRegDst   ;
; N/A   ; None              ; 10.857 ns       ; pOpcode[4] ; pRegWrite ;
; N/A   ; None              ; 10.772 ns       ; pOpcode[4] ; pMem2Reg  ;
; N/A   ; None              ; 10.768 ns       ; pOpcode[1] ; pRegWrite ;
; N/A   ; None              ; 10.761 ns       ; pOpcode[3] ; pMemWrite ;
; N/A   ; None              ; 10.752 ns       ; pOpcode[5] ; pMem2Reg  ;
; N/A   ; None              ; 10.661 ns       ; pOpcode[4] ; pRegDst   ;
; N/A   ; None              ; 10.628 ns       ; pOpcode[0] ; pALUop    ;
; N/A   ; None              ; 10.566 ns       ; pOpcode[5] ; pBranch   ;
; N/A   ; None              ; 10.483 ns       ; pOpcode[2] ; pRegWrite ;
; N/A   ; None              ; 10.479 ns       ; pOpcode[2] ; pRegDst   ;
; N/A   ; None              ; 10.473 ns       ; pOpcode[1] ; pALUop    ;
; N/A   ; None              ; 10.407 ns       ; pOpcode[3] ; pBranch   ;
; N/A   ; None              ; 10.350 ns       ; pOpcode[3] ; pMemRead  ;
; N/A   ; None              ; 10.209 ns       ; pOpcode[2] ; pBranch   ;
; N/A   ; None              ; 10.204 ns       ; pOpcode[4] ; pBranch   ;
; N/A   ; None              ; 10.164 ns       ; pOpcode[3] ; pMem2Reg  ;
; N/A   ; None              ; 10.125 ns       ; pReset     ; pMemWrite ;
; N/A   ; None              ; 10.096 ns       ; pOpcode[0] ; pRegDst   ;
; N/A   ; None              ; 10.037 ns       ; pReset     ; pALUop    ;
; N/A   ; None              ; 9.975 ns        ; pReset     ; pALUSrc   ;
; N/A   ; None              ; 9.940 ns        ; pOpcode[1] ; pRegDst   ;
; N/A   ; None              ; 9.714 ns        ; pReset     ; pMemRead  ;
; N/A   ; None              ; 9.528 ns        ; pReset     ; pMem2Reg  ;
; N/A   ; None              ; 9.504 ns        ; pReset     ; pRegDst   ;
; N/A   ; None              ; 9.483 ns        ; pOpcode[1] ; pBranch   ;
; N/A   ; None              ; 9.232 ns        ; pReset     ; pBranch   ;
; N/A   ; None              ; 8.979 ns        ; pReset     ; pRegWrite ;
+-------+-------------------+-----------------+------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 27 14:08:24 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Control -c eControl --timing_analysis_only
Info: Longest tpd from source pin "pOpcode[0]" to destination pin "pMemWrite" is 13.641 ns
    Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_G22; Fanout = 4; PIN Node = 'pOpcode[0]'
    Info: 2: + IC(4.727 ns) + CELL(0.366 ns) = 6.327 ns; Loc. = LC_X1_Y15_N2; Fanout = 1; COMB Node = 'Equal4~0'
    Info: 3: + IC(1.450 ns) + CELL(0.366 ns) = 8.143 ns; Loc. = LC_X6_Y13_N5; Fanout = 4; COMB Node = 'Equal4~1'
    Info: 4: + IC(0.337 ns) + CELL(0.280 ns) = 8.760 ns; Loc. = LC_X6_Y13_N4; Fanout = 1; COMB Node = 'pMemWrite~0'
    Info: 5: + IC(2.477 ns) + CELL(2.404 ns) = 13.641 ns; Loc. = PIN_L15; Fanout = 0; PIN Node = 'pMemWrite'
    Info: Total cell delay = 4.650 ns ( 34.09 % )
    Info: Total interconnect delay = 8.991 ns ( 65.91 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Thu Nov 27 14:08:25 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


