# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 2934894672 # Weave simulation time
 time: # Simulator time breakdown
  init: 3324177031
  bound: 3448207891103
  weave: 13340405166
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 317968 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 3179680047 # Simulated unhalted cycles
   cCycles: 27157941 # Cycles due to contention stalls
   instrs: 5000001429 # Simulated instructions
   uops: 5637482918 # Retired micro-ops
   bbls: 513146242 # Basic blocks
   approxInstrs: 25731555 # Instrs with approx uop decoding
   mispredBranches: 6136230 # Mispredicted branches
   condBranches: 429746875 # conditional branches
   fetchStalls: 18446744073318701501 # Fetch stalls
   decodeStalls: 653169044 # Decode stalls
   issueStalls: 63298177 # Issue stalls
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 496457989 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 186440762 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 18286022 # GETS misses
   mGETS_I: 18286022 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 0 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 2674 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 222754486 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 839715377 # Filtered GETS hits
   fhGETX: 255200634 # Filtered GETX hits
   hGETS: 64839519 # GETS hits
   hGETX: 19464142 # GETX hits
   mGETS: 48324316 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 48324316 # GETS data misses
   mGETXIM: 2554796 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 2554796 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 3526 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 776043774 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 65126272 # GETS hits
   hGETX: 2086631 # GETX hits
   mGETS: 1484066 # GETS misses
   mGETS_I: 35411 # GETS Instruction misses
   mGETS_D: 1448655 # GETS data misses
   mGETXIM: 468165 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 468165 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 65873875 # Clean evictions (from lower level)
   PUTX: 3284675 # Dirty evictions (from lower level)
   INV: 54160 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 168816652 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 703632 # GETS hits
   hGETX: 66985 # GETX hits
   mGETS: 780434 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 401180 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 1177766 # Clean evictions (from lower level)
   PUTX: 716221 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 106345260 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 297561 # Read requests
   wr: 157430 # Write requests
   rdlat: 40330806 # Total latency experienced by read requests
   wrlat: 24069972 # Total latency experienced by write requests
   rdhits: 781 # Read row hits
   wrhits: 1312 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 3
    10: 0
    11: 41
    12: 71
    13: 275714
    14: 10370
    15: 3344
    16: 1512
    17: 331
    18: 265
    19: 420
    20: 409
    21: 414
    22: 603
    23: 387
    24: 417
    25: 287
    26: 108
    27: 105
    28: 134
    29: 188
    30: 173
    31: 193
    32: 175
    33: 184
    34: 210
    35: 205
    36: 174
    37: 181
    38: 176
    39: 143
    40: 157
    41: 155
    42: 136
    43: 75
    44: 13
    45: 25
    46: 21
    47: 23
    48: 12
    49: 2
    50: 3
    51: 2
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 296083 # Read requests
   wr: 157461 # Write requests
   rdlat: 40112921 # Total latency experienced by read requests
   wrlat: 23991635 # Total latency experienced by write requests
   rdhits: 470 # Read row hits
   wrhits: 1119 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 1
    10: 1
    11: 32
    12: 72
    13: 275914
    14: 8568
    15: 3448
    16: 1630
    17: 372
    18: 306
    19: 361
    20: 387
    21: 459
    22: 538
    23: 419
    24: 233
    25: 263
    26: 130
    27: 113
    28: 125
    29: 182
    30: 167
    31: 190
    32: 202
    33: 170
    34: 192
    35: 204
    36: 198
    37: 180
    38: 187
    39: 172
    40: 190
    41: 158
    42: 147
    43: 60
    44: 28
    45: 23
    46: 20
    47: 13
    48: 16
    49: 4
    50: 4
    51: 2
    52: 0
    53: 2
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 293569 # Read requests
   wr: 157503 # Write requests
   rdlat: 39752603 # Total latency experienced by read requests
   wrlat: 23990189 # Total latency experienced by write requests
   rdhits: 778 # Read row hits
   wrhits: 1258 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 2
    10: 0
    11: 9
    12: 133
    13: 273638
    14: 8923
    15: 3259
    16: 1441
    17: 410
    18: 280
    19: 303
    20: 395
    21: 341
    22: 533
    23: 311
    24: 220
    25: 331
    26: 108
    27: 138
    28: 152
    29: 175
    30: 168
    31: 158
    32: 172
    33: 195
    34: 178
    35: 167
    36: 192
    37: 202
    38: 192
    39: 166
    40: 187
    41: 154
    42: 158
    43: 66
    44: 25
    45: 24
    46: 33
    47: 15
    48: 8
    49: 5
    50: 0
    51: 0
    52: 2
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 294401 # Read requests
   wr: 157103 # Write requests
   rdlat: 39926953 # Total latency experienced by read requests
   wrlat: 24095472 # Total latency experienced by write requests
   rdhits: 709 # Read row hits
   wrhits: 1156 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 1
    10: 1
    11: 28
    12: 68
    13: 271938
    14: 10820
    15: 3480
    16: 1715
    17: 355
    18: 309
    19: 362
    20: 376
    21: 371
    22: 492
    23: 350
    24: 410
    25: 291
    26: 146
    27: 124
    28: 129
    29: 172
    30: 152
    31: 174
    32: 167
    33: 174
    34: 196
    35: 217
    36: 161
    37: 191
    38: 195
    39: 181
    40: 166
    41: 156
    42: 154
    43: 68
    44: 24
    45: 30
    46: 19
    47: 20
    48: 7
    49: 6
    50: 1
    51: 2
    52: 2
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 10 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 844 # Schedule events
  waitEvs: 843 # Wait events
  handoffEvs: 31 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 317968
  rqSzHist: # Run queue size histogram
   0: 2307
   1: 2216
   2: 200
   3: 130
   4: 27
   5: 4
   6: 1082
   7: 265750
   8: 46252
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 3179680047
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 5000001429
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
