// Seed: 3419475004
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd53,
    parameter id_3 = 32'd13
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout logic [7:0] id_4;
  inout wire _id_3;
  module_0 modCall_1 ();
  inout wire _id_2;
  input wire id_1;
  logic [1 : ~  id_3  !==  id_2] id_6;
  generate
    assign id_4[id_2] = 1 - id_5;
  endgenerate
endmodule
module module_2 #(
    parameter id_11 = 32'd17,
    parameter id_4  = 32'd54
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  input wire id_12;
  input wire _id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  output wire id_5;
  output wire _id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  logic [id_11 : id_4] id_14 = 1'b0;
  wire [-1  ==  1 : 1  !=?  1 'b0] id_15;
  `define pp_16 (  pp_17  ,  pp_18  )  0
  assign `pp_18 = `pp_16 ? -1 : `pp_16[1'b0];
  always @(posedge -1) begin : LABEL_0
    wait (1 ==? id_11);
  end
endmodule
