-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity KAN_lut_1_0_1_ROM_1P_LUTRAM_1R is 
    generic(
             DataWidth     : integer := 8; 
             AddressWidth     : integer := 8; 
             AddressRange    : integer := 256
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of KAN_lut_1_0_1_ROM_1P_LUTRAM_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00010000", 1 => "00010000", 2 => "00010000", 3 => "00010000", 
    4 => "00010000", 5 => "00010000", 6 => "00010000", 7 => "00010000", 
    8 => "00010000", 9 => "00010000", 10 => "00010000", 11 => "00010000", 
    12 => "00010000", 13 => "00010000", 14 => "00010000", 15 => "00010000", 
    16 => "00010000", 17 => "00010000", 18 => "00010000", 19 => "00010000", 
    20 => "00010000", 21 => "00010000", 22 => "00010000", 23 => "00010000", 
    24 => "00010000", 25 => "00010000", 26 => "00010000", 27 => "00010000", 
    28 => "00010000", 29 => "00010000", 30 => "00010000", 31 => "00010000", 
    32 => "00010000", 33 => "00010000", 34 => "00010000", 35 => "00010000", 
    36 => "00010001", 37 => "00010001", 38 => "00010001", 39 => "00010001", 
    40 => "00010001", 41 => "00010001", 42 => "00010001", 43 => "00010001", 
    44 => "00010001", 45 => "00010001", 46 => "00010001", 47 => "00010001", 
    48 => "00010001", 49 => "00010001", 50 => "00010001", 51 => "00010010", 
    52 => "00010010", 53 => "00010010", 54 => "00010010", 55 => "00010010", 
    56 => "00010010", 57 => "00010010", 58 => "00010010", 59 => "00010010", 
    60 => "00010010", 61 => "00010010", 62 => "00010010", 63 => "00010010", 
    64 => "00010010", 65 => "00010011", 66 => "00010011", 67 => "00010011", 
    68 => "00010011", 69 => "00010011", 70 => "00010011", 71 => "00010011", 
    72 => "00010011", 73 => "00010011", 74 => "00010011", 75 => "00010011", 
    76 => "00010011", 77 => "00010011", 78 => "00010011", 79 => "00010011", 
    80 => "00010011", 81 => "00010011", 82 => "00010011", 83 => "00010011", 
    84 => "00010011", 85 => "00010011", 86 => "00010011", 87 => "00010011", 
    88 => "00010011", 89 => "00010011", 90 => "00010011", 91 => "00010011", 
    92 => "00010011", 93 => "00010010", 94 => "00010010", 95 => "00010010", 
    96 => "00010010", 97 => "00010010", 98 => "00010010", 99 => "00010010", 
    100 => "00010001", 101 => "00010001", 102 => "00010001", 103 => "00010001", 
    104 => "00010001", 105 => "00010000", 106 => "00010000", 107 => "00010000", 
    108 => "00010000", 109 => "00001111", 110 => "00001111", 111 => "00001111", 
    112 => "00001110", 113 => "00001110", 114 => "00001110", 115 => "00001101", 
    116 => "00001101", 117 => "00001101", 118 => "00001100", 119 => "00001100", 
    120 => "00001011", 121 => "00001011", 122 => "00001011", 123 => "00001010", 
    124 => "00001010", 125 => "00001001", 126 => "00001001", 127 => "00001000", 
    128 => "00001000", 129 => "00000111", 130 => "00000111", 131 => "00000110", 
    132 => "00000110", 133 => "00000101", 134 => "00000101", 135 => "00000100", 
    136 => "00000100", 137 => "00000011", 138 => "00000010", 139 => "00000010", 
    140 => "00000001", 141 => "00000001", 142 => "00000000", 143 => "11111111", 
    144 => "11111111", 145 => "11111110", 146 => "11111101", 147 => "11111101", 
    148 => "11111100", 149 => "11111100", 150 => "11111011", 151 => "11111010", 
    152 => "11111001", 153 => "11111001", 154 => "11111000", 155 => "11110111", 
    156 => "11110111", 157 => "11110110", 158 => "11110101", 159 => "11110100", 
    160 => "11110100", 161 => "11110011", 162 => "11110010", 163 => "11110001", 
    164 => "11110000", 165 => "11101111", 166 => "11101111", 167 => "11101110", 
    168 => "11101101", 169 => "11101100", 170 => "11101011", 171 => "11101010", 
    172 => "11101001", 173 => "11101000", 174 => "11100111", 175 => "11100110", 
    176 => "11100101", 177 => "11100100", 178 => "11100010", 179 => "11100001", 
    180 => "11100000", 181 => "11011111", 182 => "11011110", 183 => "11011100", 
    184 => "11011011", 185 => "11011010", 186 => "11011001", 187 => "11010111", 
    188 => "11010110", 189 => "11010101", 190 => "11010011", 191 => "11010010", 
    192 => "11010000", 193 => "11001111", 194 => "11001110", 195 => "11001100", 
    196 => "11001011", 197 => "11001001", 198 => "11001000", 199 => "11000110", 
    200 => "11000101", 201 => "11000011", 202 => "11000010", 203 => "11000000", 
    204 => "10111111", 205 => "10111101", 206 => "10111011", 207 => "10111010", 
    208 => "10111000", 209 => "10110111", 210 => "10110101", 211 => "10110100", 
    212 => "10110010", 213 => "10110001", 214 => "10101111", 215 => "10101110", 
    216 => "10101100", 217 => "10101011", 218 => "10101001", 219 => "10101000", 
    220 => "10100111", 221 => "10100101", 222 => "10100100", 223 => "10100010", 
    224 => "10100001", 225 => "10100000", 226 => "10011110", 227 => "10011101", 
    228 => "10011100", 229 => "10011011", 230 => "10011010", 231 => "10011000", 
    232 => "10010111", 233 => "10010110", 234 => "10010101", 235 => "10010100", 
    236 => "10010011", 237 => "10010010", 238 => "10010001", 239 => "10010001", 
    240 => "10010000", 241 => "10001111", 242 => "10001110", 243 => "10001110", 
    244 => "10001101", 245 => "10001100", 246 => "10001100", 247 => "10001011", 
    248 => "10001011", 249 => "10001011", 250 => "10001010", 251 => "10001010", 
    252 => "10001010", 253 => "10001001", 254 => "10001001", 255 => "10001001");



attribute syn_rom_style : string;

attribute syn_rom_style of mem0 : signal is "select_rom"; 
attribute ROM_STYLE : string;

attribute ROM_STYLE of mem0 : signal is "distributed";

begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

