#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 25 19:04:39 2022
# Process ID: 1432
# Current directory: C:/diel1/de1/Labs/Project/vhdl_alarm_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5000 C:\diel1\de1\Labs\Project\vhdl_alarm_clock\vhdl_alarm_clock.xpr
# Log file: C:/diel1/de1/Labs/Project/vhdl_alarm_clock/vivado.log
# Journal file: C:/diel1/de1/Labs/Project/vhdl_alarm_clock\vivado.jou
# Running On: LAPTOP-9IM6L6CH, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16954 MB
#-----------------------------------------------------------
start_gui
open_project C:/diel1/de1/Labs/Project/vhdl_alarm_clock/vhdl_alarm_clock.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/diel1/de1/Labs/Project/vhdl_alarm_clock/vhdl_alarm_clock.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.496 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/diel1/de1/Labs/Project/vhdl_alarm_clock/vhdl_alarm_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/diel1/de1/Labs/Project/vhdl_alarm_clock/vhdl_alarm_clock.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/run_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'run_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'set_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/set_alarm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'set_alarm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'segment_driver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/btn_debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'btn_debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/Alarm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Alarm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seven_segment'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/petrv/OneDrive/Plocha/VHDL-Alarm-Clock-main/Alarm_Clock.srcs/sources_1/new/segment_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'segment_clk_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/diel1/de1/Labs/Project/vhdl_alarm_clock/vhdl_alarm_clock.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1384.496 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/diel1/de1/Labs/Project/vhdl_alarm_clock/vhdl_alarm_clock.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.run_clock [run_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.set_clock [set_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.set_alarm [set_alarm_default]
Compiling architecture behavioral of entity xil_defaultlib.seven_segment [seven_segment_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_clk_divider [segment_clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.segment_driver [segment_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_debouncer [btn_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.Alarm [alarm_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/diel1/de1/Labs/Project/vhdl_alarm_clock/vhdl_alarm_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1384.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run impl_1
INFO: [Device 21-403] Loading part xa7a50tcsg324-1I
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1610.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 2177.641 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 2177.641 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2287.148 ; gain = 902.652
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
write_schematic -format pdf -orientation portrait C:/Users/petrv/OneDrive/Plocha/schematic.pdf
C:/Users/petrv/OneDrive/Plocha/schematic.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 19:47:29 2022...
