D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v {1 {vlog -work work -stats=none D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module ROM

Top level modules:
	ROM

} {} {}} D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/LFM/tb/LFM_tb.v {1 {vlog -work work -stats=none D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/LFM/tb/LFM_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module LFM_tb

Top level modules:
	LFM_tb

} {} {}} D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/LFM/src/output_reg.v {1 {vlog -work work -stats=none D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/LFM/src/output_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
-- Compiling module output_reg

Top level modules:
	output_reg

} {} {}}
