<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › rtlwifi › rtl8192de › reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2009-2012  Realtek Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution in the</span>
<span class="cm"> * file called LICENSE.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> * wlanfae &lt;wlanfae@realtek.com&gt;</span>
<span class="cm"> * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,</span>
<span class="cm"> * Hsinchu 300, Taiwan.</span>
<span class="cm"> *</span>
<span class="cm"> * Larry Finger &lt;Larry.Finger@lwfinger.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *****************************************************************************/</span>

<span class="cp">#ifndef __RTL92D_REG_H__</span>
<span class="cp">#define __RTL92D_REG_H__</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/* 0x0000h ~ 0x00FFh System Configuration */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define REG_SYS_ISO_CTRL		0x0000</span>
<span class="cp">#define REG_SYS_FUNC_EN			0x0002</span>
<span class="cp">#define REG_APS_FSMCO			0x0004</span>
<span class="cp">#define REG_SYS_CLKR			0x0008</span>
<span class="cp">#define REG_9346CR			0x000A</span>
<span class="cp">#define REG_EE_VPD			0x000C</span>
<span class="cp">#define REG_AFE_MISC			0x0010</span>
<span class="cp">#define REG_SPS0_CTRL			0x0011</span>
<span class="cp">#define REG_POWER_OFF_IN_PROCESS	0x0017</span>
<span class="cp">#define REG_SPS_OCP_CFG			0x0018</span>
<span class="cp">#define REG_RSV_CTRL			0x001C</span>
<span class="cp">#define REG_RF_CTRL			0x001F</span>
<span class="cp">#define REG_LDOA15_CTRL			0x0020</span>
<span class="cp">#define REG_LDOV12D_CTRL		0x0021</span>
<span class="cp">#define REG_LDOHCI12_CTRL		0x0022</span>
<span class="cp">#define REG_LPLDO_CTRL			0x0023</span>
<span class="cp">#define REG_AFE_XTAL_CTRL		0x0024</span>
<span class="cp">#define REG_AFE_PLL_CTRL		0x0028</span>
<span class="cm">/* for 92d, DMDP,SMSP,DMSP contrl */</span>
<span class="cp">#define REG_MAC_PHY_CTRL		0x002c</span>
<span class="cp">#define REG_EFUSE_CTRL			0x0030</span>
<span class="cp">#define REG_EFUSE_TEST			0x0034</span>
<span class="cp">#define REG_PWR_DATA			0x0038</span>
<span class="cp">#define REG_CAL_TIMER			0x003C</span>
<span class="cp">#define REG_ACLK_MON			0x003E</span>
<span class="cp">#define REG_GPIO_MUXCFG			0x0040</span>
<span class="cp">#define REG_GPIO_IO_SEL			0x0042</span>
<span class="cp">#define REG_MAC_PINMUX_CFG		0x0043</span>
<span class="cp">#define REG_GPIO_PIN_CTRL		0x0044</span>
<span class="cp">#define REG_GPIO_INTM			0x0048</span>
<span class="cp">#define REG_LEDCFG0			0x004C</span>
<span class="cp">#define REG_LEDCFG1			0x004D</span>
<span class="cp">#define REG_LEDCFG2			0x004E</span>
<span class="cp">#define REG_LEDCFG3			0x004F</span>
<span class="cp">#define REG_FSIMR			0x0050</span>
<span class="cp">#define REG_FSISR			0x0054</span>

<span class="cp">#define REG_MCUFWDL			0x0080</span>

<span class="cp">#define REG_HMEBOX_EXT_0		0x0088</span>
<span class="cp">#define REG_HMEBOX_EXT_1		0x008A</span>
<span class="cp">#define REG_HMEBOX_EXT_2		0x008C</span>
<span class="cp">#define REG_HMEBOX_EXT_3		0x008E</span>

<span class="cp">#define REG_BIST_SCAN			0x00D0</span>
<span class="cp">#define REG_BIST_RPT			0x00D4</span>
<span class="cp">#define REG_BIST_ROM_RPT		0x00D8</span>
<span class="cp">#define REG_USB_SIE_INTF		0x00E0</span>
<span class="cp">#define REG_PCIE_MIO_INTF		0x00E4</span>
<span class="cp">#define REG_PCIE_MIO_INTD		0x00E8</span>
<span class="cp">#define REG_HPON_FSM			0x00EC</span>
<span class="cp">#define REG_SYS_CFG			0x00F0</span>
<span class="cp">#define REG_MAC_PHY_CTRL_NORMAL		0x00f8</span>

<span class="cp">#define  REG_MAC0			0x0081</span>
<span class="cp">#define  REG_MAC1			0x0053</span>
<span class="cp">#define  FW_MAC0_READY			0x18</span>
<span class="cp">#define  FW_MAC1_READY			0x1A</span>
<span class="cp">#define  MAC0_ON			BIT(7)</span>
<span class="cp">#define  MAC1_ON			BIT(0)</span>
<span class="cp">#define  MAC0_READY			BIT(0)</span>
<span class="cp">#define  MAC1_READY			BIT(0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/* 0x0100h ~ 0x01FFh	MACTOP General Configuration */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define REG_CR				0x0100</span>
<span class="cp">#define REG_PBP				0x0104</span>
<span class="cp">#define REG_TRXDMA_CTRL			0x010C</span>
<span class="cp">#define REG_TRXFF_BNDY			0x0114</span>
<span class="cp">#define REG_TRXFF_STATUS		0x0118</span>
<span class="cp">#define REG_RXFF_PTR			0x011C</span>
<span class="cp">#define REG_HIMR			0x0120</span>
<span class="cp">#define REG_HISR			0x0124</span>
<span class="cp">#define REG_HIMRE			0x0128</span>
<span class="cp">#define REG_HISRE			0x012C</span>
<span class="cp">#define REG_CPWM			0x012F</span>
<span class="cp">#define REG_FWIMR			0x0130</span>
<span class="cp">#define REG_FWISR			0x0134</span>
<span class="cp">#define REG_PKTBUF_DBG_CTRL		0x0140</span>
<span class="cp">#define REG_PKTBUF_DBG_DATA_L		0x0144</span>
<span class="cp">#define REG_PKTBUF_DBG_DATA_H		0x0148</span>

<span class="cp">#define REG_TC0_CTRL			0x0150</span>
<span class="cp">#define REG_TC1_CTRL			0x0154</span>
<span class="cp">#define REG_TC2_CTRL			0x0158</span>
<span class="cp">#define REG_TC3_CTRL			0x015C</span>
<span class="cp">#define REG_TC4_CTRL			0x0160</span>
<span class="cp">#define REG_TCUNIT_BASE			0x0164</span>
<span class="cp">#define REG_MBIST_START			0x0174</span>
<span class="cp">#define REG_MBIST_DONE			0x0178</span>
<span class="cp">#define REG_MBIST_FAIL			0x017C</span>
<span class="cp">#define REG_C2HEVT_MSG_NORMAL		0x01A0</span>
<span class="cp">#define REG_C2HEVT_MSG_TEST		0x01B8</span>
<span class="cp">#define REG_C2HEVT_CLEAR		0x01BF</span>
<span class="cp">#define REG_MCUTST_1			0x01c0</span>
<span class="cp">#define REG_FMETHR			0x01C8</span>
<span class="cp">#define REG_HMETFR			0x01CC</span>
<span class="cp">#define REG_HMEBOX_0			0x01D0</span>
<span class="cp">#define REG_HMEBOX_1			0x01D4</span>
<span class="cp">#define REG_HMEBOX_2			0x01D8</span>
<span class="cp">#define REG_HMEBOX_3			0x01DC</span>

<span class="cp">#define REG_LLT_INIT			0x01E0</span>
<span class="cp">#define REG_BB_ACCEESS_CTRL		0x01E8</span>
<span class="cp">#define REG_BB_ACCESS_DATA		0x01EC</span>


<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*	0x0200h ~ 0x027Fh	TXDMA Configuration */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define REG_RQPN			0x0200</span>
<span class="cp">#define REG_FIFOPAGE			0x0204</span>
<span class="cp">#define REG_TDECTRL			0x0208</span>
<span class="cp">#define REG_TXDMA_OFFSET_CHK		0x020C</span>
<span class="cp">#define REG_TXDMA_STATUS		0x0210</span>
<span class="cp">#define REG_RQPN_NPQ			0x0214</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*	0x0280h ~ 0x02FFh	RXDMA Configuration */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define REG_RXDMA_AGG_PG_TH		0x0280</span>
<span class="cp">#define REG_RXPKT_NUM			0x0284</span>
<span class="cp">#define REG_RXDMA_STATUS		0x0288</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*	0x0300h ~ 0x03FFh	PCIe  */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define	REG_PCIE_CTRL_REG		0x0300</span>
<span class="cp">#define	REG_INT_MIG			0x0304</span>
<span class="cp">#define	REG_BCNQ_DESA			0x0308</span>
<span class="cp">#define	REG_HQ_DESA			0x0310</span>
<span class="cp">#define	REG_MGQ_DESA			0x0318</span>
<span class="cp">#define	REG_VOQ_DESA			0x0320</span>
<span class="cp">#define	REG_VIQ_DESA			0x0328</span>
<span class="cp">#define	REG_BEQ_DESA			0x0330</span>
<span class="cp">#define	REG_BKQ_DESA			0x0338</span>
<span class="cp">#define	REG_RX_DESA			0x0340</span>
<span class="cp">#define	REG_DBI				0x0348</span>
<span class="cp">#define	REG_DBI_WDATA			0x0348</span>
<span class="cp">#define REG_DBI_RDATA			0x034C</span>
<span class="cp">#define REG_DBI_CTRL			0x0350</span>
<span class="cp">#define REG_DBI_FLAG			0x0352</span>
<span class="cp">#define	REG_MDIO			0x0354</span>
<span class="cp">#define	REG_DBG_SEL			0x0360</span>
<span class="cp">#define	REG_PCIE_HRPWM			0x0361</span>
<span class="cp">#define	REG_PCIE_HCPWM			0x0363</span>
<span class="cp">#define	REG_UART_CTRL			0x0364</span>
<span class="cp">#define	REG_UART_TX_DESA		0x0370</span>
<span class="cp">#define	REG_UART_RX_DESA		0x0378</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*	0x0400h ~ 0x047Fh	Protocol Configuration  */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define REG_VOQ_INFORMATION		0x0400</span>
<span class="cp">#define REG_VIQ_INFORMATION		0x0404</span>
<span class="cp">#define REG_BEQ_INFORMATION		0x0408</span>
<span class="cp">#define REG_BKQ_INFORMATION		0x040C</span>
<span class="cp">#define REG_MGQ_INFORMATION		0x0410</span>
<span class="cp">#define REG_HGQ_INFORMATION		0x0414</span>
<span class="cp">#define REG_BCNQ_INFORMATION		0x0418</span>


<span class="cp">#define REG_CPU_MGQ_INFORMATION		0x041C</span>
<span class="cp">#define REG_FWHW_TXQ_CTRL		0x0420</span>
<span class="cp">#define REG_HWSEQ_CTRL			0x0423</span>
<span class="cp">#define REG_TXPKTBUF_BCNQ_BDNY		0x0424</span>
<span class="cp">#define REG_TXPKTBUF_MGQ_BDNY		0x0425</span>
<span class="cp">#define REG_MULTI_BCNQ_EN		0x0426</span>
<span class="cp">#define REG_MULTI_BCNQ_OFFSET		0x0427</span>
<span class="cp">#define REG_SPEC_SIFS			0x0428</span>
<span class="cp">#define REG_RL				0x042A</span>
<span class="cp">#define REG_DARFRC			0x0430</span>
<span class="cp">#define REG_RARFRC			0x0438</span>
<span class="cp">#define REG_RRSR			0x0440</span>
<span class="cp">#define REG_ARFR0			0x0444</span>
<span class="cp">#define REG_ARFR1			0x0448</span>
<span class="cp">#define REG_ARFR2			0x044C</span>
<span class="cp">#define REG_ARFR3			0x0450</span>
<span class="cp">#define REG_AGGLEN_LMT			0x0458</span>
<span class="cp">#define REG_AMPDU_MIN_SPACE		0x045C</span>
<span class="cp">#define REG_TXPKTBUF_WMAC_LBK_BF_HD	0x045D</span>
<span class="cp">#define REG_FAST_EDCA_CTRL		0x0460</span>
<span class="cp">#define REG_RD_RESP_PKT_TH		0x0463</span>
<span class="cp">#define REG_INIRTS_RATE_SEL		0x0480</span>
<span class="cp">#define REG_INIDATA_RATE_SEL		0x0484</span>
<span class="cp">#define REG_POWER_STATUS		0x04A4</span>
<span class="cp">#define REG_POWER_STAGE1		0x04B4</span>
<span class="cp">#define REG_POWER_STAGE2		0x04B8</span>
<span class="cp">#define REG_PKT_LIFE_TIME		0x04C0</span>
<span class="cp">#define REG_STBC_SETTING		0x04C4</span>
<span class="cp">#define REG_PROT_MODE_CTRL		0x04C8</span>
<span class="cp">#define REG_MAX_AGGR_NUM		0x04CA</span>
<span class="cp">#define REG_RTS_MAX_AGGR_NUM		0x04CB</span>
<span class="cp">#define REG_BAR_MODE_CTRL		0x04CC</span>
<span class="cp">#define REG_RA_TRY_RATE_AGG_LMT		0x04CF</span>
<span class="cp">#define REG_EARLY_MODE_CONTROL		0x4D0</span>
<span class="cp">#define REG_NQOS_SEQ			0x04DC</span>
<span class="cp">#define REG_QOS_SEQ			0x04DE</span>
<span class="cp">#define REG_NEED_CPU_HANDLE		0x04E0</span>
<span class="cp">#define REG_PKT_LOSE_RPT		0x04E1</span>
<span class="cp">#define REG_PTCL_ERR_STATUS		0x04E2</span>
<span class="cp">#define REG_DUMMY			0x04FC</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*	0x0500h ~ 0x05FFh	EDCA Configuration   */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define REG_EDCA_VO_PARAM		0x0500</span>
<span class="cp">#define REG_EDCA_VI_PARAM		0x0504</span>
<span class="cp">#define REG_EDCA_BE_PARAM		0x0508</span>
<span class="cp">#define REG_EDCA_BK_PARAM		0x050C</span>
<span class="cp">#define REG_BCNTCFG			0x0510</span>
<span class="cp">#define REG_PIFS			0x0512</span>
<span class="cp">#define REG_RDG_PIFS			0x0513</span>
<span class="cp">#define REG_SIFS_CTX			0x0514</span>
<span class="cp">#define REG_SIFS_TRX			0x0516</span>
<span class="cp">#define REG_AGGR_BREAK_TIME		0x051A</span>
<span class="cp">#define REG_SLOT			0x051B</span>
<span class="cp">#define REG_TX_PTCL_CTRL		0x0520</span>
<span class="cp">#define REG_TXPAUSE			0x0522</span>
<span class="cp">#define REG_DIS_TXREQ_CLR		0x0523</span>
<span class="cp">#define REG_RD_CTRL			0x0524</span>
<span class="cp">#define REG_TBTT_PROHIBIT		0x0540</span>
<span class="cp">#define REG_RD_NAV_NXT			0x0544</span>
<span class="cp">#define REG_NAV_PROT_LEN		0x0546</span>
<span class="cp">#define REG_BCN_CTRL			0x0550</span>
<span class="cp">#define REG_USTIME_TSF			0x0551</span>
<span class="cp">#define REG_MBID_NUM			0x0552</span>
<span class="cp">#define REG_DUAL_TSF_RST		0x0553</span>
<span class="cp">#define REG_BCN_INTERVAL		0x0554</span>
<span class="cp">#define REG_MBSSID_BCN_SPACE		0x0554</span>
<span class="cp">#define REG_DRVERLYINT			0x0558</span>
<span class="cp">#define REG_BCNDMATIM			0x0559</span>
<span class="cp">#define REG_ATIMWND			0x055A</span>
<span class="cp">#define REG_BCN_MAX_ERR			0x055D</span>
<span class="cp">#define REG_RXTSF_OFFSET_CCK		0x055E</span>
<span class="cp">#define REG_RXTSF_OFFSET_OFDM		0x055F</span>
<span class="cp">#define REG_TSFTR			0x0560</span>
<span class="cp">#define REG_INIT_TSFTR			0x0564</span>
<span class="cp">#define REG_PSTIMER			0x0580</span>
<span class="cp">#define REG_TIMER0			0x0584</span>
<span class="cp">#define REG_TIMER1			0x0588</span>
<span class="cp">#define REG_ACMHWCTRL			0x05C0</span>
<span class="cp">#define REG_ACMRSTCTRL			0x05C1</span>
<span class="cp">#define REG_ACMAVG			0x05C2</span>
<span class="cp">#define REG_VO_ADMTIME			0x05C4</span>
<span class="cp">#define REG_VI_ADMTIME			0x05C6</span>
<span class="cp">#define REG_BE_ADMTIME			0x05C8</span>
<span class="cp">#define REG_EDCA_RANDOM_GEN		0x05CC</span>
<span class="cp">#define REG_SCH_TXCMD			0x05D0</span>

<span class="cm">/* Dual MAC Co-Existence Register  */</span>
<span class="cp">#define REG_DMC				0x05F0</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*	0x0600h ~ 0x07FFh	WMAC Configuration */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define REG_APSD_CTRL			0x0600</span>
<span class="cp">#define REG_BWOPMODE			0x0603</span>
<span class="cp">#define REG_TCR				0x0604</span>
<span class="cp">#define REG_RCR				0x0608</span>
<span class="cp">#define REG_RX_PKT_LIMIT		0x060C</span>
<span class="cp">#define REG_RX_DLK_TIME			0x060D</span>
<span class="cp">#define REG_RX_DRVINFO_SZ		0x060F</span>

<span class="cp">#define REG_MACID			0x0610</span>
<span class="cp">#define REG_BSSID			0x0618</span>
<span class="cp">#define REG_MAR				0x0620</span>
<span class="cp">#define REG_MBIDCAMCFG			0x0628</span>

<span class="cp">#define REG_USTIME_EDCA			0x0638</span>
<span class="cp">#define REG_MAC_SPEC_SIFS		0x063A</span>
<span class="cp">#define REG_RESP_SIFS_CCK		0x063C</span>
<span class="cp">#define REG_RESP_SIFS_OFDM		0x063E</span>
<span class="cp">#define REG_ACKTO			0x0640</span>
<span class="cp">#define REG_CTS2TO			0x0641</span>
<span class="cp">#define REG_EIFS			0x0642</span>


<span class="cm">/* WMA, BA, CCX */</span>
<span class="cp">#define REG_NAV_CTRL			0x0650</span>
<span class="cp">#define REG_BACAMCMD			0x0654</span>
<span class="cp">#define REG_BACAMCONTENT		0x0658</span>
<span class="cp">#define REG_LBDLY			0x0660</span>
<span class="cp">#define REG_FWDLY			0x0661</span>
<span class="cp">#define REG_RXERR_RPT			0x0664</span>
<span class="cp">#define REG_WMAC_TRXPTCL_CTL		0x0668</span>


<span class="cm">/* Security  */</span>
<span class="cp">#define REG_CAMCMD			0x0670</span>
<span class="cp">#define REG_CAMWRITE			0x0674</span>
<span class="cp">#define REG_CAMREAD			0x0678</span>
<span class="cp">#define REG_CAMDBG			0x067C</span>
<span class="cp">#define REG_SECCFG			0x0680</span>

<span class="cm">/* Power  */</span>
<span class="cp">#define REG_WOW_CTRL			0x0690</span>
<span class="cp">#define REG_PSSTATUS			0x0691</span>
<span class="cp">#define REG_PS_RX_INFO			0x0692</span>
<span class="cp">#define REG_LPNAV_CTRL			0x0694</span>
<span class="cp">#define REG_WKFMCAM_CMD			0x0698</span>
<span class="cp">#define REG_WKFMCAM_RWD			0x069C</span>
<span class="cp">#define REG_RXFLTMAP0			0x06A0</span>
<span class="cp">#define REG_RXFLTMAP1			0x06A2</span>
<span class="cp">#define REG_RXFLTMAP2			0x06A4</span>
<span class="cp">#define REG_BCN_PSR_RPT			0x06A8</span>
<span class="cp">#define REG_CALB32K_CTRL		0x06AC</span>
<span class="cp">#define REG_PKT_MON_CTRL		0x06B4</span>
<span class="cp">#define REG_BT_COEX_TABLE		0x06C0</span>
<span class="cp">#define REG_WMAC_RESP_TXINFO		0x06D8</span>


<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*	Redifine 8192C register definition for compatibility */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define	CR9346				REG_9346CR</span>
<span class="cp">#define	MSR				(REG_CR + 2)</span>
<span class="cp">#define	ISR				REG_HISR</span>
<span class="cp">#define	TSFR				REG_TSFTR</span>

<span class="cp">#define	MACIDR0				REG_MACID</span>
<span class="cp">#define	MACIDR4				(REG_MACID + 4)</span>

<span class="cp">#define PBP				REG_PBP</span>

<span class="cp">#define	IDR0				MACIDR0</span>
<span class="cp">#define	IDR4				MACIDR4</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/* 8192C (MSR) Media Status Register(Offset 0x4C, 8 bits)*/</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define	MSR_NOLINK			0x00</span>
<span class="cp">#define	MSR_ADHOC			0x01</span>
<span class="cp">#define	MSR_INFRA			0x02</span>
<span class="cp">#define	MSR_AP				0x03</span>

<span class="cm">/* 6. Adaptive Control Registers  (Offset: 0x0160 - 0x01CF) */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/* 8192C Response Rate Set Register(offset 0x181, 24bits)*/</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define	RRSR_RSC_OFFSET			21</span>
<span class="cp">#define	RRSR_SHORT_OFFSET		23</span>
<span class="cp">#define	RRSR_RSC_BW_40M			0x600000</span>
<span class="cp">#define	RRSR_RSC_UPSUBCHNL		0x400000</span>
<span class="cp">#define	RRSR_RSC_LOWSUBCHNL		0x200000</span>
<span class="cp">#define	RRSR_SHORT			0x800000</span>
<span class="cp">#define	RRSR_1M				BIT0</span>
<span class="cp">#define	RRSR_2M				BIT1</span>
<span class="cp">#define	RRSR_5_5M			BIT2</span>
<span class="cp">#define	RRSR_11M			BIT3</span>
<span class="cp">#define	RRSR_6M				BIT4</span>
<span class="cp">#define	RRSR_9M				BIT5</span>
<span class="cp">#define	RRSR_12M			BIT6</span>
<span class="cp">#define	RRSR_18M			BIT7</span>
<span class="cp">#define	RRSR_24M			BIT8</span>
<span class="cp">#define	RRSR_36M			BIT9</span>
<span class="cp">#define	RRSR_48M			BIT10</span>
<span class="cp">#define	RRSR_54M			BIT11</span>
<span class="cp">#define	RRSR_MCS0			BIT12</span>
<span class="cp">#define	RRSR_MCS1			BIT13</span>
<span class="cp">#define	RRSR_MCS2			BIT14</span>
<span class="cp">#define	RRSR_MCS3			BIT15</span>
<span class="cp">#define	RRSR_MCS4			BIT16</span>
<span class="cp">#define	RRSR_MCS5			BIT17</span>
<span class="cp">#define	RRSR_MCS6			BIT18</span>
<span class="cp">#define	RRSR_MCS7			BIT19</span>
<span class="cp">#define	BRSR_ACKSHORTPMB		BIT23</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*       8192C Rate Definition  */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/* CCK */</span>
<span class="cp">#define	RATR_1M				0x00000001</span>
<span class="cp">#define	RATR_2M				0x00000002</span>
<span class="cp">#define	RATR_55M			0x00000004</span>
<span class="cp">#define	RATR_11M			0x00000008</span>
<span class="cm">/* OFDM */</span>
<span class="cp">#define	RATR_6M				0x00000010</span>
<span class="cp">#define	RATR_9M				0x00000020</span>
<span class="cp">#define	RATR_12M			0x00000040</span>
<span class="cp">#define	RATR_18M			0x00000080</span>
<span class="cp">#define	RATR_24M			0x00000100</span>
<span class="cp">#define	RATR_36M			0x00000200</span>
<span class="cp">#define	RATR_48M			0x00000400</span>
<span class="cp">#define	RATR_54M			0x00000800</span>
<span class="cm">/* MCS 1 Spatial Stream	*/</span>
<span class="cp">#define	RATR_MCS0			0x00001000</span>
<span class="cp">#define	RATR_MCS1			0x00002000</span>
<span class="cp">#define	RATR_MCS2			0x00004000</span>
<span class="cp">#define	RATR_MCS3			0x00008000</span>
<span class="cp">#define	RATR_MCS4			0x00010000</span>
<span class="cp">#define	RATR_MCS5			0x00020000</span>
<span class="cp">#define	RATR_MCS6			0x00040000</span>
<span class="cp">#define	RATR_MCS7			0x00080000</span>
<span class="cm">/* MCS 2 Spatial Stream */</span>
<span class="cp">#define	RATR_MCS8			0x00100000</span>
<span class="cp">#define	RATR_MCS9			0x00200000</span>
<span class="cp">#define	RATR_MCS10			0x00400000</span>
<span class="cp">#define	RATR_MCS11			0x00800000</span>
<span class="cp">#define	RATR_MCS12			0x01000000</span>
<span class="cp">#define	RATR_MCS13			0x02000000</span>
<span class="cp">#define	RATR_MCS14			0x04000000</span>
<span class="cp">#define	RATR_MCS15			0x08000000</span>

<span class="cm">/* CCK */</span>
<span class="cp">#define RATE_1M				BIT(0)</span>
<span class="cp">#define RATE_2M				BIT(1)</span>
<span class="cp">#define RATE_5_5M			BIT(2)</span>
<span class="cp">#define RATE_11M			BIT(3)</span>
<span class="cm">/* OFDM  */</span>
<span class="cp">#define RATE_6M				BIT(4)</span>
<span class="cp">#define RATE_9M				BIT(5)</span>
<span class="cp">#define RATE_12M			BIT(6)</span>
<span class="cp">#define RATE_18M			BIT(7)</span>
<span class="cp">#define RATE_24M			BIT(8)</span>
<span class="cp">#define RATE_36M			BIT(9)</span>
<span class="cp">#define RATE_48M			BIT(10)</span>
<span class="cp">#define RATE_54M			BIT(11)</span>
<span class="cm">/* MCS 1 Spatial Stream */</span>
<span class="cp">#define RATE_MCS0			BIT(12)</span>
<span class="cp">#define RATE_MCS1			BIT(13)</span>
<span class="cp">#define RATE_MCS2			BIT(14)</span>
<span class="cp">#define RATE_MCS3			BIT(15)</span>
<span class="cp">#define RATE_MCS4			BIT(16)</span>
<span class="cp">#define RATE_MCS5			BIT(17)</span>
<span class="cp">#define RATE_MCS6			BIT(18)</span>
<span class="cp">#define RATE_MCS7			BIT(19)</span>
<span class="cm">/* MCS 2 Spatial Stream */</span>
<span class="cp">#define RATE_MCS8			BIT(20)</span>
<span class="cp">#define RATE_MCS9			BIT(21)</span>
<span class="cp">#define RATE_MCS10			BIT(22)</span>
<span class="cp">#define RATE_MCS11			BIT(23)</span>
<span class="cp">#define RATE_MCS12			BIT(24)</span>
<span class="cp">#define RATE_MCS13			BIT(25)</span>
<span class="cp">#define RATE_MCS14			BIT(26)</span>
<span class="cp">#define RATE_MCS15			BIT(27)</span>

<span class="cm">/* ALL CCK Rate */</span>
<span class="cp">#define	RATE_ALL_CCK			(RATR_1M | RATR_2M | RATR_55M | \</span>
<span class="cp">					RATR_11M)</span>
<span class="cp">#define	RATE_ALL_OFDM_AG		(RATR_6M | RATR_9M | RATR_12M | \</span>
<span class="cp">					RATR_18M | RATR_24M | \</span>
<span class="cp">					RATR_36M | RATR_48M | RATR_54M)</span>
<span class="cp">#define	RATE_ALL_OFDM_1SS		(RATR_MCS0 | RATR_MCS1 | RATR_MCS2 | \</span>
<span class="cp">					RATR_MCS3 | RATR_MCS4 | RATR_MCS5 | \</span>
<span class="cp">					RATR_MCS6 | RATR_MCS7)</span>
<span class="cp">#define	RATE_ALL_OFDM_2SS		(RATR_MCS8 | RATR_MCS9 | RATR_MCS10 | \</span>
<span class="cp">					RATR_MCS11 | RATR_MCS12 | RATR_MCS13 | \</span>
<span class="cp">					RATR_MCS14 | RATR_MCS15)</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*    8192C BW_OPMODE bits		(Offset 0x203, 8bit)     */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define	BW_OPMODE_20MHZ			BIT(2)</span>
<span class="cp">#define	BW_OPMODE_5G			BIT(1)</span>
<span class="cp">#define	BW_OPMODE_11J			BIT(0)</span>


<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*     8192C CAM Config Setting (offset 0x250, 1 byte)   */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define	CAM_VALID			BIT(15)</span>
<span class="cp">#define	CAM_NOTVALID			0x0000</span>
<span class="cp">#define	CAM_USEDK			BIT(5)</span>

<span class="cp">#define	CAM_NONE			0x0</span>
<span class="cp">#define	CAM_WEP40			0x01</span>
<span class="cp">#define	CAM_TKIP			0x02</span>
<span class="cp">#define	CAM_AES				0x04</span>
<span class="cp">#define	CAM_WEP104			0x05</span>
<span class="cp">#define	CAM_SMS4			0x6</span>


<span class="cp">#define	TOTAL_CAM_ENTRY			32</span>
<span class="cp">#define	HALF_CAM_ENTRY			16</span>

<span class="cp">#define	CAM_WRITE			BIT(16)</span>
<span class="cp">#define	CAM_READ			0x00000000</span>
<span class="cp">#define	CAM_POLLINIG			BIT(31)</span>

<span class="cm">/* 10. Power Save Control Registers	 (Offset: 0x0260 - 0x02DF) */</span>
<span class="cp">#define	WOW_PMEN			BIT0 </span><span class="cm">/* Power management Enable. */</span><span class="cp"></span>
<span class="cp">#define	WOW_WOMEN			BIT1 </span><span class="cm">/* WoW function on or off. */</span><span class="cp"></span>
<span class="cp">#define	WOW_MAGIC			BIT2 </span><span class="cm">/* Magic packet */</span><span class="cp"></span>
<span class="cp">#define	WOW_UWF				BIT3 </span><span class="cm">/* Unicast Wakeup frame. */</span><span class="cp"></span>

<span class="cm">/* 12. Host Interrupt Status Registers	 (Offset: 0x0300 - 0x030F) */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*      8190 IMR/ISR bits	(offset 0xfd,  8bits) */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define	IMR8190_DISABLED		0x0</span>
<span class="cp">#define	IMR_BCNDMAINT6			BIT(31)</span>
<span class="cp">#define	IMR_BCNDMAINT5			BIT(30)</span>
<span class="cp">#define	IMR_BCNDMAINT4			BIT(29)</span>
<span class="cp">#define	IMR_BCNDMAINT3			BIT(28)</span>
<span class="cp">#define	IMR_BCNDMAINT2			BIT(27)</span>
<span class="cp">#define	IMR_BCNDMAINT1			BIT(26)</span>
<span class="cp">#define	IMR_BCNDOK8			BIT(25)</span>
<span class="cp">#define	IMR_BCNDOK7			BIT(24)</span>
<span class="cp">#define	IMR_BCNDOK6			BIT(23)</span>
<span class="cp">#define	IMR_BCNDOK5			BIT(22)</span>
<span class="cp">#define	IMR_BCNDOK4			BIT(21)</span>
<span class="cp">#define	IMR_BCNDOK3			BIT(20)</span>
<span class="cp">#define	IMR_BCNDOK2			BIT(19)</span>
<span class="cp">#define	IMR_BCNDOK1			BIT(18)</span>
<span class="cp">#define	IMR_TIMEOUT2			BIT(17)</span>
<span class="cp">#define	IMR_TIMEOUT1			BIT(16)</span>
<span class="cp">#define	IMR_TXFOVW			BIT(15)</span>
<span class="cp">#define	IMR_PSTIMEOUT			BIT(14)</span>
<span class="cp">#define	IMR_BcnInt			BIT(13)</span>
<span class="cp">#define	IMR_RXFOVW			BIT(12)</span>
<span class="cp">#define	IMR_RDU				BIT(11)</span>
<span class="cp">#define	IMR_ATIMEND			BIT(10)</span>
<span class="cp">#define	IMR_BDOK			BIT(9)</span>
<span class="cp">#define	IMR_HIGHDOK			BIT(8)</span>
<span class="cp">#define	IMR_TBDOK			BIT(7)</span>
<span class="cp">#define	IMR_MGNTDOK			BIT(6)</span>
<span class="cp">#define	IMR_TBDER			BIT(5)</span>
<span class="cp">#define	IMR_BKDOK			BIT(4)</span>
<span class="cp">#define	IMR_BEDOK			BIT(3)</span>
<span class="cp">#define	IMR_VIDOK			BIT(2)</span>
<span class="cp">#define	IMR_VODOK			BIT(1)</span>
<span class="cp">#define	IMR_ROK				BIT(0)</span>

<span class="cp">#define	IMR_TXERR			BIT(11)</span>
<span class="cp">#define	IMR_RXERR			BIT(10)</span>
<span class="cp">#define	IMR_C2HCMD			BIT(9)</span>
<span class="cp">#define	IMR_CPWM			BIT(8)</span>
<span class="cp">#define	IMR_OCPINT			BIT(1)</span>
<span class="cp">#define	IMR_WLANOFF			BIT(0)</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/* 8192C EFUSE */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define	HWSET_MAX_SIZE			256</span>
<span class="cp">#define EFUSE_MAX_SECTION		32</span>
<span class="cp">#define EFUSE_REAL_CONTENT_LEN		512</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*     8192C EEPROM/EFUSE share register definition. */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define	EEPROM_DEFAULT_TSSI			0x0</span>
<span class="cp">#define EEPROM_DEFAULT_CRYSTALCAP		0x0</span>
<span class="cp">#define	EEPROM_DEFAULT_THERMALMETER		0x12</span>

<span class="cp">#define	EEPROM_DEFAULT_TXPOWERLEVEL_2G		0x2C</span>
<span class="cp">#define	EEPROM_DEFAULT_TXPOWERLEVEL_5G		0x22</span>

<span class="cp">#define	EEPROM_DEFAULT_HT40_2SDIFF		0x0</span>
<span class="cm">/* HT20&lt;-&gt;40 default Tx Power Index Difference */</span>
<span class="cp">#define EEPROM_DEFAULT_HT20_DIFF		2</span>
<span class="cm">/* OFDM Tx Power index diff */</span>
<span class="cp">#define	EEPROM_DEFAULT_LEGACYHTTXPOWERDIFF	0x4</span>
<span class="cp">#define EEPROM_DEFAULT_HT40_PWRMAXOFFSET	0</span>
<span class="cp">#define EEPROM_DEFAULT_HT20_PWRMAXOFFSET	0</span>

<span class="cp">#define	EEPROM_CHANNEL_PLAN_FCC			0x0</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_IC			0x1</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_ETSI		0x2</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_SPAIN		0x3</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_FRANCE		0x4</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_MKK			0x5</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_MKK1		0x6</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_ISRAEL		0x7</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_TELEC		0x8</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_GLOBAL_DOMAIN	0x9</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_WORLD_WIDE_13	0xA</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_NCC			0xB</span>
<span class="cp">#define	EEPROM_CHANNEL_PLAN_BY_HW_MASK		0x80</span>

<span class="cp">#define EEPROM_CID_DEFAULT			0x0</span>
<span class="cp">#define EEPROM_CID_TOSHIBA			0x4</span>
<span class="cp">#define	EEPROM_CID_CCX				0x10</span>
<span class="cp">#define	EEPROM_CID_QMI				0x0D</span>
<span class="cp">#define EEPROM_CID_WHQL				0xFE</span>


<span class="cp">#define	RTL8192_EEPROM_ID			0x8129</span>
<span class="cp">#define	EEPROM_WAPI_SUPPORT			0x78</span>


<span class="cp">#define RTL8190_EEPROM_ID		0x8129	</span><span class="cm">/* 0-1 */</span><span class="cp"></span>
<span class="cp">#define EEPROM_HPON			0x02 </span><span class="cm">/* LDO settings.2-5 */</span><span class="cp"></span>
<span class="cp">#define EEPROM_CLK			0x06 </span><span class="cm">/* Clock settings.6-7 */</span><span class="cp"></span>
<span class="cp">#define EEPROM_MAC_FUNCTION		0x08 </span><span class="cm">/* SE Test mode.8 */</span><span class="cp"></span>

<span class="cp">#define EEPROM_VID			0x28 </span><span class="cm">/* SE Vendor ID.A-B */</span><span class="cp"></span>
<span class="cp">#define EEPROM_DID			0x2A </span><span class="cm">/* SE Device ID. C-D */</span><span class="cp"></span>
<span class="cp">#define EEPROM_SVID			0x2C </span><span class="cm">/* SE Vendor ID.E-F */</span><span class="cp"></span>
<span class="cp">#define EEPROM_SMID			0x2E </span><span class="cm">/* SE PCI Subsystem ID. 10-11 */</span><span class="cp"></span>

<span class="cp">#define EEPROM_MAC_ADDR			0x16 </span><span class="cm">/* SEMAC Address. 12-17 */</span><span class="cp"></span>
<span class="cp">#define EEPROM_MAC_ADDR_MAC0_92D	0x55</span>
<span class="cp">#define EEPROM_MAC_ADDR_MAC1_92D	0x5B</span>

<span class="cm">/* 2.4G band Tx power index setting */</span>
<span class="cp">#define EEPROM_CCK_TX_PWR_INX_2G	0x61</span>
<span class="cp">#define EEPROM_HT40_1S_TX_PWR_INX_2G	0x67</span>
<span class="cp">#define EEPROM_HT40_2S_TX_PWR_INX_DIFF_2G	0x6D</span>
<span class="cp">#define EEPROM_HT20_TX_PWR_INX_DIFF_2G		0x70</span>
<span class="cp">#define EEPROM_OFDM_TX_PWR_INX_DIFF_2G		0x73</span>
<span class="cp">#define EEPROM_HT40_MAX_PWR_OFFSET_2G		0x76</span>
<span class="cp">#define EEPROM_HT20_MAX_PWR_OFFSET_2G		0x79</span>

<span class="cm">/*5GL channel 32-64 */</span>
<span class="cp">#define EEPROM_HT40_1S_TX_PWR_INX_5GL		0x7C</span>
<span class="cp">#define EEPROM_HT40_2S_TX_PWR_INX_DIFF_5GL	0x82</span>
<span class="cp">#define EEPROM_HT20_TX_PWR_INX_DIFF_5GL		0x85</span>
<span class="cp">#define EEPROM_OFDM_TX_PWR_INX_DIFF_5GL		0x88</span>
<span class="cp">#define EEPROM_HT40_MAX_PWR_OFFSET_5GL		0x8B</span>
<span class="cp">#define EEPROM_HT20_MAX_PWR_OFFSET_5GL		0x8E</span>

<span class="cm">/* 5GM channel 100-140 */</span>
<span class="cp">#define EEPROM_HT40_1S_TX_PWR_INX_5GM		0x91</span>
<span class="cp">#define EEPROM_HT40_2S_TX_PWR_INX_DIFF_5GM	0x97</span>
<span class="cp">#define EEPROM_HT20_TX_PWR_INX_DIFF_5GM		0x9A</span>
<span class="cp">#define EEPROM_OFDM_TX_PWR_INX_DIFF_5GM		0x9D</span>
<span class="cp">#define EEPROM_HT40_MAX_PWR_OFFSET_5GM		0xA0</span>
<span class="cp">#define EEPROM_HT20_MAX_PWR_OFFSET_5GM		0xA3</span>

<span class="cm">/* 5GH channel 149-165 */</span>
<span class="cp">#define EEPROM_HT40_1S_TX_PWR_INX_5GH		0xA6</span>
<span class="cp">#define EEPROM_HT40_2S_TX_PWR_INX_DIFF_5GH	0xAC</span>
<span class="cp">#define EEPROM_HT20_TX_PWR_INX_DIFF_5GH		0xAF</span>
<span class="cp">#define EEPROM_OFDM_TX_PWR_INX_DIFF_5GH		0xB2</span>
<span class="cp">#define EEPROM_HT40_MAX_PWR_OFFSET_5GH		0xB5</span>
<span class="cp">#define EEPROM_HT20_MAX_PWR_OFFSET_5GH		0xB8</span>

<span class="cm">/* Map of supported channels. */</span>
<span class="cp">#define EEPROM_CHANNEL_PLAN			0xBB</span>
<span class="cp">#define EEPROM_IQK_DELTA			0xBC</span>
<span class="cp">#define EEPROM_LCK_DELTA			0xBC</span>
<span class="cp">#define EEPROM_XTAL_K				0xBD	</span><span class="cm">/* [7:5] */</span><span class="cp"></span>
<span class="cp">#define EEPROM_TSSI_A_5G			0xBE</span>
<span class="cp">#define EEPROM_TSSI_B_5G			0xBF</span>
<span class="cp">#define EEPROM_TSSI_AB_5G			0xC0</span>
<span class="cp">#define EEPROM_THERMAL_METER			0xC3	</span><span class="cm">/* [4:0] */</span><span class="cp"></span>
<span class="cp">#define EEPROM_RF_OPT1				0xC4</span>
<span class="cp">#define EEPROM_RF_OPT2				0xC5</span>
<span class="cp">#define EEPROM_RF_OPT3				0xC6</span>
<span class="cp">#define EEPROM_RF_OPT4				0xC7</span>
<span class="cp">#define EEPROM_RF_OPT5				0xC8</span>
<span class="cp">#define EEPROM_RF_OPT6				0xC9</span>
<span class="cp">#define EEPROM_VERSION				0xCA</span>
<span class="cp">#define EEPROM_CUSTOMER_ID			0xCB</span>
<span class="cp">#define EEPROM_RF_OPT7				0xCC</span>

<span class="cp">#define EEPROM_DEF_PART_NO			0x3FD    </span><span class="cm">/* Byte */</span><span class="cp"></span>
<span class="cp">#define EEPROME_CHIP_VERSION_L			0x3FF</span>
<span class="cp">#define EEPROME_CHIP_VERSION_H			0x3FE</span>

<span class="cm">/*</span>
<span class="cm"> * Current IOREG MAP</span>
<span class="cm"> * 0x0000h ~ 0x00FFh   System Configuration (256 Bytes)</span>
<span class="cm"> * 0x0100h ~ 0x01FFh   MACTOP General Configuration (256 Bytes)</span>
<span class="cm"> * 0x0200h ~ 0x027Fh   TXDMA Configuration (128 Bytes)</span>
<span class="cm"> * 0x0280h ~ 0x02FFh   RXDMA Configuration (128 Bytes)</span>
<span class="cm"> * 0x0300h ~ 0x03FFh   PCIE EMAC Reserved Region (256 Bytes)</span>
<span class="cm"> * 0x0400h ~ 0x04FFh   Protocol Configuration (256 Bytes)</span>
<span class="cm"> * 0x0500h ~ 0x05FFh   EDCA Configuration (256 Bytes)</span>
<span class="cm"> * 0x0600h ~ 0x07FFh   WMAC Configuration (512 Bytes)</span>
<span class="cm"> * 0x2000h ~ 0x3FFFh   8051 FW Download Region (8196 Bytes)</span>
<span class="cm"> */</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/* 8192C (RCR)	(Offset 0x608, 32 bits) */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define	RCR_APPFCS				BIT(31)</span>
<span class="cp">#define	RCR_APP_MIC				BIT(30)</span>
<span class="cp">#define	RCR_APP_ICV				BIT(29)</span>
<span class="cp">#define	RCR_APP_PHYST_RXFF			BIT(28)</span>
<span class="cp">#define	RCR_APP_BA_SSN				BIT(27)</span>
<span class="cp">#define	RCR_ENMBID				BIT(24)</span>
<span class="cp">#define	RCR_LSIGEN				BIT(23)</span>
<span class="cp">#define	RCR_MFBEN				BIT(22)</span>
<span class="cp">#define	RCR_HTC_LOC_CTRL			BIT(14)</span>
<span class="cp">#define	RCR_AMF					BIT(13)</span>
<span class="cp">#define	RCR_ACF					BIT(12)</span>
<span class="cp">#define	RCR_ADF					BIT(11)</span>
<span class="cp">#define	RCR_AICV				BIT(9)</span>
<span class="cp">#define	RCR_ACRC32				BIT(8)</span>
<span class="cp">#define	RCR_CBSSID_BCN				BIT(7)</span>
<span class="cp">#define	RCR_CBSSID_DATA				BIT(6)</span>
<span class="cp">#define	RCR_APWRMGT				BIT(5)</span>
<span class="cp">#define	RCR_ADD3				BIT(4)</span>
<span class="cp">#define	RCR_AB					BIT(3)</span>
<span class="cp">#define	RCR_AM					BIT(2)</span>
<span class="cp">#define	RCR_APM					BIT(1)</span>
<span class="cp">#define	RCR_AAP					BIT(0)</span>
<span class="cp">#define	RCR_MXDMA_OFFSET			8</span>
<span class="cp">#define	RCR_FIFO_OFFSET				13</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*       8192C Regsiter Bit and Content definition	 */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*	0x0000h ~ 0x00FFh	System Configuration */</span>
<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cm">/* SPS0_CTRL */</span>
<span class="cp">#define SW18_FPWM				BIT(3)</span>


<span class="cm">/* SYS_ISO_CTRL */</span>
<span class="cp">#define ISO_MD2PP				BIT(0)</span>
<span class="cp">#define ISO_UA2USB				BIT(1)</span>
<span class="cp">#define ISO_UD2CORE				BIT(2)</span>
<span class="cp">#define ISO_PA2PCIE				BIT(3)</span>
<span class="cp">#define ISO_PD2CORE				BIT(4)</span>
<span class="cp">#define ISO_IP2MAC				BIT(5)</span>
<span class="cp">#define ISO_DIOP				BIT(6)</span>
<span class="cp">#define ISO_DIOE				BIT(7)</span>
<span class="cp">#define ISO_EB2CORE				BIT(8)</span>
<span class="cp">#define ISO_DIOR				BIT(9)</span>

<span class="cp">#define PWC_EV25V				BIT(14)</span>
<span class="cp">#define PWC_EV12V				BIT(15)</span>


<span class="cm">/* SYS_FUNC_EN */</span>
<span class="cp">#define FEN_BBRSTB				BIT(0)</span>
<span class="cp">#define FEN_BB_GLB_RSTn				BIT(1)</span>
<span class="cp">#define FEN_USBA				BIT(2)</span>
<span class="cp">#define FEN_UPLL				BIT(3)</span>
<span class="cp">#define FEN_USBD				BIT(4)</span>
<span class="cp">#define FEN_DIO_PCIE				BIT(5)</span>
<span class="cp">#define FEN_PCIEA				BIT(6)</span>
<span class="cp">#define FEN_PPLL				BIT(7)</span>
<span class="cp">#define FEN_PCIED				BIT(8)</span>
<span class="cp">#define FEN_DIOE				BIT(9)</span>
<span class="cp">#define FEN_CPUEN				BIT(10)</span>
<span class="cp">#define FEN_DCORE				BIT(11)</span>
<span class="cp">#define FEN_ELDR				BIT(12)</span>
<span class="cp">#define FEN_DIO_RF				BIT(13)</span>
<span class="cp">#define FEN_HWPDN				BIT(14)</span>
<span class="cp">#define FEN_MREGEN				BIT(15)</span>

<span class="cm">/* APS_FSMCO */</span>
<span class="cp">#define PFM_LDALL				BIT(0)</span>
<span class="cp">#define PFM_ALDN				BIT(1)</span>
<span class="cp">#define PFM_LDKP				BIT(2)</span>
<span class="cp">#define PFM_WOWL				BIT(3)</span>
<span class="cp">#define EnPDN					BIT(4)</span>
<span class="cp">#define PDN_PL					BIT(5)</span>
<span class="cp">#define APFM_ONMAC				BIT(8)</span>
<span class="cp">#define APFM_OFF				BIT(9)</span>
<span class="cp">#define APFM_RSM				BIT(10)</span>
<span class="cp">#define AFSM_HSUS				BIT(11)</span>
<span class="cp">#define AFSM_PCIE				BIT(12)</span>
<span class="cp">#define APDM_MAC				BIT(13)</span>
<span class="cp">#define APDM_HOST				BIT(14)</span>
<span class="cp">#define APDM_HPDN				BIT(15)</span>
<span class="cp">#define RDY_MACON				BIT(16)</span>
<span class="cp">#define SUS_HOST				BIT(17)</span>
<span class="cp">#define ROP_ALD					BIT(20)</span>
<span class="cp">#define ROP_PWR					BIT(21)</span>
<span class="cp">#define ROP_SPS					BIT(22)</span>
<span class="cp">#define SOP_MRST				BIT(25)</span>
<span class="cp">#define SOP_FUSE				BIT(26)</span>
<span class="cp">#define SOP_ABG					BIT(27)</span>
<span class="cp">#define SOP_AMB					BIT(28)</span>
<span class="cp">#define SOP_RCK					BIT(29)</span>
<span class="cp">#define SOP_A8M					BIT(30)</span>
<span class="cp">#define XOP_BTCK				BIT(31)</span>

<span class="cm">/* SYS_CLKR */</span>
<span class="cp">#define ANAD16V_EN				BIT(0)</span>
<span class="cp">#define ANA8M					BIT(1)</span>
<span class="cp">#define MACSLP					BIT(4)</span>
<span class="cp">#define LOADER_CLK_EN				BIT(5)</span>
<span class="cp">#define _80M_SSC_DIS				BIT(7)</span>
<span class="cp">#define _80M_SSC_EN_HO				BIT(8)</span>
<span class="cp">#define PHY_SSC_RSTB				BIT(9)</span>
<span class="cp">#define SEC_CLK_EN				BIT(10)</span>
<span class="cp">#define MAC_CLK_EN				BIT(11)</span>
<span class="cp">#define SYS_CLK_EN				BIT(12)</span>
<span class="cp">#define RING_CLK_EN				BIT(13)</span>


<span class="cm">/* 9346CR */</span>
<span class="cp">#define	BOOT_FROM_EEPROM			BIT(4)</span>
<span class="cp">#define	EEPROM_EN				BIT(5)</span>

<span class="cm">/* AFE_MISC */</span>
<span class="cp">#define AFE_BGEN				BIT(0)</span>
<span class="cp">#define AFE_MBEN				BIT(1)</span>
<span class="cp">#define MAC_ID_EN				BIT(7)</span>

<span class="cm">/* RSV_CTRL */</span>
<span class="cp">#define WLOCK_ALL				BIT(0)</span>
<span class="cp">#define WLOCK_00				BIT(1)</span>
<span class="cp">#define WLOCK_04				BIT(2)</span>
<span class="cp">#define WLOCK_08				BIT(3)</span>
<span class="cp">#define WLOCK_40				BIT(4)</span>
<span class="cp">#define R_DIS_PRST_0				BIT(5)</span>
<span class="cp">#define R_DIS_PRST_1				BIT(6)</span>
<span class="cp">#define LOCK_ALL_EN				BIT(7)</span>

<span class="cm">/* RF_CTRL */</span>
<span class="cp">#define RF_EN					BIT(0)</span>
<span class="cp">#define RF_RSTB					BIT(1)</span>
<span class="cp">#define RF_SDMRSTB				BIT(2)</span>



<span class="cm">/* LDOA15_CTRL */</span>
<span class="cp">#define LDA15_EN				BIT(0)</span>
<span class="cp">#define LDA15_STBY				BIT(1)</span>
<span class="cp">#define LDA15_OBUF				BIT(2)</span>
<span class="cp">#define LDA15_REG_VOS				BIT(3)</span>
<span class="cp">#define _LDA15_VOADJ(x)				(((x) &amp; 0x7) &lt;&lt; 4)</span>



<span class="cm">/* LDOV12D_CTRL */</span>
<span class="cp">#define LDV12_EN				BIT(0)</span>
<span class="cp">#define LDV12_SDBY				BIT(1)</span>
<span class="cp">#define LPLDO_HSM				BIT(2)</span>
<span class="cp">#define LPLDO_LSM_DIS				BIT(3)</span>
<span class="cp">#define _LDV12_VADJ(x)				(((x) &amp; 0xF) &lt;&lt; 4)</span>


<span class="cm">/* AFE_XTAL_CTRL */</span>
<span class="cp">#define XTAL_EN					BIT(0)</span>
<span class="cp">#define XTAL_BSEL				BIT(1)</span>
<span class="cp">#define _XTAL_BOSC(x)				(((x) &amp; 0x3) &lt;&lt; 2)</span>
<span class="cp">#define _XTAL_CADJ(x)				(((x) &amp; 0xF) &lt;&lt; 4)</span>
<span class="cp">#define XTAL_GATE_USB				BIT(8)</span>
<span class="cp">#define _XTAL_USB_DRV(x)			(((x) &amp; 0x3) &lt;&lt; 9)</span>
<span class="cp">#define XTAL_GATE_AFE				BIT(11)</span>
<span class="cp">#define _XTAL_AFE_DRV(x)			(((x) &amp; 0x3) &lt;&lt; 12)</span>
<span class="cp">#define XTAL_RF_GATE				BIT(14)</span>
<span class="cp">#define _XTAL_RF_DRV(x)				(((x) &amp; 0x3) &lt;&lt; 15)</span>
<span class="cp">#define XTAL_GATE_DIG				BIT(17)</span>
<span class="cp">#define _XTAL_DIG_DRV(x)			(((x) &amp; 0x3) &lt;&lt; 18)</span>
<span class="cp">#define XTAL_BT_GATE				BIT(20)</span>
<span class="cp">#define _XTAL_BT_DRV(x)				(((x) &amp; 0x3) &lt;&lt; 21)</span>
<span class="cp">#define _XTAL_GPIO(x)				(((x) &amp; 0x7) &lt;&lt; 23)</span>


<span class="cp">#define CKDLY_AFE				BIT(26)</span>
<span class="cp">#define CKDLY_USB				BIT(27)</span>
<span class="cp">#define CKDLY_DIG				BIT(28)</span>
<span class="cp">#define CKDLY_BT				BIT(29)</span>


<span class="cm">/* AFE_PLL_CTRL */</span>
<span class="cp">#define APLL_EN					BIT(0)</span>
<span class="cp">#define APLL_320_EN				BIT(1)</span>
<span class="cp">#define APLL_FREF_SEL				BIT(2)</span>
<span class="cp">#define APLL_EDGE_SEL				BIT(3)</span>
<span class="cp">#define APLL_WDOGB				BIT(4)</span>
<span class="cp">#define APLL_LPFEN				BIT(5)</span>

<span class="cp">#define APLL_REF_CLK_13MHZ			0x1</span>
<span class="cp">#define APLL_REF_CLK_19_2MHZ			0x2</span>
<span class="cp">#define APLL_REF_CLK_20MHZ			0x3</span>
<span class="cp">#define APLL_REF_CLK_25MHZ			0x4</span>
<span class="cp">#define APLL_REF_CLK_26MHZ			0x5</span>
<span class="cp">#define APLL_REF_CLK_38_4MHZ			0x6</span>
<span class="cp">#define APLL_REF_CLK_40MHZ			0x7</span>

<span class="cp">#define APLL_320EN				BIT(14)</span>
<span class="cp">#define APLL_80EN				BIT(15)</span>
<span class="cp">#define APLL_1MEN				BIT(24)</span>


<span class="cm">/* EFUSE_CTRL */</span>
<span class="cp">#define ALD_EN					BIT(18)</span>
<span class="cp">#define EF_PD					BIT(19)</span>
<span class="cp">#define EF_FLAG					BIT(31)</span>

<span class="cm">/* EFUSE_TEST  */</span>
<span class="cp">#define EF_TRPT					BIT(7)</span>
<span class="cp">#define LDOE25_EN				BIT(31)</span>

<span class="cm">/* MCUFWDL  */</span>
<span class="cp">#define MCUFWDL_EN				BIT(0)</span>
<span class="cp">#define MCUFWDL_RDY				BIT(1)</span>
<span class="cp">#define FWDL_ChkSum_rpt				BIT(2)</span>
<span class="cp">#define MACINI_RDY				BIT(3)</span>
<span class="cp">#define BBINI_RDY				BIT(4)</span>
<span class="cp">#define RFINI_RDY				BIT(5)</span>
<span class="cp">#define WINTINI_RDY				BIT(6)</span>
<span class="cp">#define MAC1_WINTINI_RDY			BIT(11)</span>
<span class="cp">#define CPRST					BIT(23)</span>

<span class="cm">/*  REG_SYS_CFG */</span>
<span class="cp">#define XCLK_VLD				BIT(0)</span>
<span class="cp">#define ACLK_VLD				BIT(1)</span>
<span class="cp">#define UCLK_VLD				BIT(2)</span>
<span class="cp">#define PCLK_VLD				BIT(3)</span>
<span class="cp">#define PCIRSTB					BIT(4)</span>
<span class="cp">#define V15_VLD					BIT(5)</span>
<span class="cp">#define TRP_B15V_EN				BIT(7)</span>
<span class="cp">#define SIC_IDLE				BIT(8)</span>
<span class="cp">#define BD_MAC2					BIT(9)</span>
<span class="cp">#define BD_MAC1					BIT(10)</span>
<span class="cp">#define IC_MACPHY_MODE				BIT(11)</span>
<span class="cp">#define PAD_HWPD_IDN				BIT(22)</span>
<span class="cp">#define TRP_VAUX_EN				BIT(23)</span>
<span class="cp">#define TRP_BT_EN				BIT(24)</span>
<span class="cp">#define BD_PKG_SEL				BIT(25)</span>
<span class="cp">#define BD_HCI_SEL				BIT(26)</span>
<span class="cp">#define TYPE_ID					BIT(27)</span>

<span class="cm">/* LLT_INIT */</span>
<span class="cp">#define _LLT_NO_ACTIVE				0x0</span>
<span class="cp">#define _LLT_WRITE_ACCESS			0x1</span>
<span class="cp">#define _LLT_READ_ACCESS			0x2</span>

<span class="cp">#define _LLT_INIT_DATA(x)			((x) &amp; 0xFF)</span>
<span class="cp">#define _LLT_INIT_ADDR(x)			(((x) &amp; 0xFF) &lt;&lt; 8)</span>
<span class="cp">#define _LLT_OP(x)				(((x) &amp; 0x3) &lt;&lt; 30)</span>
<span class="cp">#define _LLT_OP_VALUE(x)			(((x) &gt;&gt; 30) &amp; 0x3)</span>


<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*	0x0400h ~ 0x047Fh	Protocol Configuration	 */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cp">#define	RETRY_LIMIT_SHORT_SHIFT			8</span>
<span class="cp">#define	RETRY_LIMIT_LONG_SHIFT			0</span>


<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*	0x0500h ~ 0x05FFh	EDCA Configuration */</span>
<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/* EDCA setting */</span>
<span class="cp">#define AC_PARAM_TXOP_LIMIT_OFFSET		16</span>
<span class="cp">#define AC_PARAM_ECW_MAX_OFFSET			12</span>
<span class="cp">#define AC_PARAM_ECW_MIN_OFFSET			8</span>
<span class="cp">#define AC_PARAM_AIFS_OFFSET			0</span>

<span class="cm">/* ACMHWCTRL */</span>
<span class="cp">#define	ACMHW_HWEN				BIT(0)</span>
<span class="cp">#define	ACMHW_BEQEN				BIT(1)</span>
<span class="cp">#define	ACMHW_VIQEN				BIT(2)</span>
<span class="cp">#define	ACMHW_VOQEN				BIT(3)</span>

<span class="cm">/* ----------------------------------------------------- */</span>
<span class="cm">/*	0x0600h ~ 0x07FFh	WMAC Configuration */</span>
<span class="cm">/* ----------------------------------------------------- */</span>

<span class="cm">/* TCR */</span>
<span class="cp">#define TSFRST					BIT(0)</span>
<span class="cp">#define DIS_GCLK				BIT(1)</span>
<span class="cp">#define PAD_SEL					BIT(2)</span>
<span class="cp">#define PWR_ST					BIT(6)</span>
<span class="cp">#define PWRBIT_OW_EN				BIT(7)</span>
<span class="cp">#define ACRC					BIT(8)</span>
<span class="cp">#define CFENDFORM				BIT(9)</span>
<span class="cp">#define ICV					BIT(10)</span>

<span class="cm">/* SECCFG */</span>
<span class="cp">#define	SCR_TXUSEDK				BIT(0)</span>
<span class="cp">#define	SCR_RXUSEDK				BIT(1)</span>
<span class="cp">#define	SCR_TXENCENABLE				BIT(2)</span>
<span class="cp">#define	SCR_RXENCENABLE				BIT(3)</span>
<span class="cp">#define	SCR_SKBYA2				BIT(4)</span>
<span class="cp">#define	SCR_NOSKMC				BIT(5)</span>
<span class="cp">#define SCR_TXBCUSEDK				BIT(6)</span>
<span class="cp">#define SCR_RXBCUSEDK				BIT(7)</span>

<span class="cm">/* General definitions */</span>
<span class="cp">#define LAST_ENTRY_OF_TX_PKT_BUFFER		255</span>
<span class="cp">#define LAST_ENTRY_OF_TX_PKT_BUFFER_DUAL_MAC	127</span>

<span class="cp">#define POLLING_LLT_THRESHOLD			20</span>
<span class="cp">#define POLLING_READY_TIMEOUT_COUNT		1000</span>

<span class="cm">/* Min Spacing related settings. */</span>
<span class="cp">#define	MAX_MSS_DENSITY_2T			0x13</span>
<span class="cp">#define	MAX_MSS_DENSITY_1T			0x0A</span>


<span class="cm">/* BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF */</span>
<span class="cm">/* 1. PMAC duplicate register due to connection: */</span>
<span class="cm">/*    RF_Mode, TRxRN, NumOf L-STF */</span>
<span class="cm">/* 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 */</span>
<span class="cm">/* 3. RF register 0x00-2E */</span>
<span class="cm">/* 4. Bit Mask for BB/RF register */</span>
<span class="cm">/* 5. Other defintion for BB/RF R/W */</span>

<span class="cm">/* 3. Page8(0x800) */</span>
<span class="cp">#define	RFPGA0_RFMOD				0x800</span>

<span class="cp">#define	RFPGA0_TXINFO				0x804</span>
<span class="cp">#define	RFPGA0_PSDFUNCTION			0x808</span>

<span class="cp">#define	RFPGA0_TXGAINSTAGE			0x80c</span>

<span class="cp">#define	RFPGA0_RFTIMING1			0x810</span>
<span class="cp">#define	RFPGA0_RFTIMING2			0x814</span>

<span class="cp">#define	RFPGA0_XA_HSSIPARAMETER1		0x820</span>
<span class="cp">#define	RFPGA0_XA_HSSIPARAMETER2		0x824</span>
<span class="cp">#define	RFPGA0_XB_HSSIPARAMETER1		0x828</span>
<span class="cp">#define	RFPGA0_XB_HSSIPARAMETER2		0x82c</span>

<span class="cp">#define	RFPGA0_XA_LSSIPARAMETER			0x840</span>
<span class="cp">#define	RFPGA0_XB_LSSIPARAMETER			0x844</span>

<span class="cp">#define	RFPGA0_RFWAkEUPPARAMETER		0x850</span>
<span class="cp">#define	RFPGA0_RFSLEEPUPPARAMETER		0x854</span>

<span class="cp">#define	RFPGA0_XAB_SWITCHCONTROL		0x858</span>
<span class="cp">#define	RFPGA0_XCD_SWITCHCONTROL		0x85c</span>

<span class="cp">#define	RFPGA0_XA_RFINTERFACEOE			0x860</span>
<span class="cp">#define	RFPGA0_XB_RFINTERFACEOE			0x864</span>

<span class="cp">#define	RFPGA0_XAB_RFINTERFACESW		0x870</span>
<span class="cp">#define	RFPGA0_XCD_RFINTERFACESW		0x874</span>

<span class="cp">#define	RFPGA0_XAB_RFPARAMETER			0x878</span>
<span class="cp">#define	RFPGA0_XCD_RFPARAMETER			0x87c</span>

<span class="cp">#define	RFPGA0_ANALOGPARAMETER1			0x880</span>
<span class="cp">#define	RFPGA0_ANALOGPARAMETER2			0x884</span>
<span class="cp">#define	RFPGA0_ANALOGPARAMETER3			0x888</span>
<span class="cp">#define	RFPGA0_ADDALLOCKEN			0x888</span>
<span class="cp">#define	RFPGA0_ANALOGPARAMETER4			0x88c</span>

<span class="cp">#define	RFPGA0_XA_LSSIREADBACK			0x8a0</span>
<span class="cp">#define	RFPGA0_XB_LSSIREADBACK			0x8a4</span>
<span class="cp">#define	RFPGA0_XC_LSSIREADBACK			0x8a8</span>
<span class="cp">#define	RFPGA0_XD_LSSIREADBACK			0x8ac</span>

<span class="cp">#define	RFPGA0_PSDREPORT			0x8b4</span>
<span class="cp">#define	TRANSCEIVERA_HSPI_READBACK		0x8b8</span>
<span class="cp">#define	TRANSCEIVERB_HSPI_READBACK		0x8bc</span>
<span class="cp">#define	RFPGA0_XAB_RFINTERFACERB		0x8e0</span>
<span class="cp">#define	RFPGA0_XCD_RFINTERFACERB		0x8e4</span>

<span class="cm">/* 4. Page9(0x900) */</span>
<span class="cp">#define	RFPGA1_RFMOD				0x900</span>

<span class="cp">#define	RFPGA1_TXBLOCK				0x904</span>
<span class="cp">#define	RFPGA1_DEBUGSELECT			0x908</span>
<span class="cp">#define	RFPGA1_TXINFO				0x90c</span>

<span class="cm">/* 5. PageA(0xA00)  */</span>
<span class="cp">#define	RCCK0_SYSTEM				0xa00</span>

<span class="cp">#define	RCCK0_AFESSTTING			0xa04</span>
<span class="cp">#define	RCCK0_CCA				0xa08</span>

<span class="cp">#define	RCCK0_RXAGC1				0xa0c</span>
<span class="cp">#define	RCCK0_RXAGC2				0xa10</span>

<span class="cp">#define	RCCK0_RXHP				0xa14</span>

<span class="cp">#define	RCCK0_DSPPARAMETER1			0xa18</span>
<span class="cp">#define	RCCK0_DSPPARAMETER2			0xa1c</span>

<span class="cp">#define	RCCK0_TXFILTER1				0xa20</span>
<span class="cp">#define	RCCK0_TXFILTER2				0xa24</span>
<span class="cp">#define	RCCK0_DEBUGPORT				0xa28</span>
<span class="cp">#define	RCCK0_FALSEALARMREPORT			0xa2c</span>
<span class="cp">#define	RCCK0_TRSSIREPORT			0xa50</span>
<span class="cp">#define	RCCK0_RXREPORT				0xa54</span>
<span class="cp">#define	RCCK0_FACOUNTERLOWER			0xa5c</span>
<span class="cp">#define	RCCK0_FACOUNTERUPPER			0xa58</span>

<span class="cm">/* 6. PageC(0xC00) */</span>
<span class="cp">#define	ROFDM0_LSTF				0xc00</span>

<span class="cp">#define	ROFDM0_TRXPATHENABLE			0xc04</span>
<span class="cp">#define	ROFDM0_TRMUXPAR				0xc08</span>
<span class="cp">#define	ROFDM0_TRSWISOLATION			0xc0c</span>

<span class="cp">#define	ROFDM0_XARXAFE				0xc10</span>
<span class="cp">#define	ROFDM0_XARXIQIMBALANCE			0xc14</span>
<span class="cp">#define	ROFDM0_XBRXAFE				0xc18</span>
<span class="cp">#define	ROFDM0_XBRXIQIMBALANCE			0xc1c</span>
<span class="cp">#define	ROFDM0_XCRXAFE				0xc20</span>
<span class="cp">#define	ROFDM0_XCRXIQIMBALANCE			0xc24</span>
<span class="cp">#define	ROFDM0_XDRXAFE				0xc28</span>
<span class="cp">#define	ROFDM0_XDRXIQIMBALANCE			0xc2c</span>

<span class="cp">#define	ROFDM0_RXDETECTOR1			0xc30</span>
<span class="cp">#define	ROFDM0_RXDETECTOR2			0xc34</span>
<span class="cp">#define	ROFDM0_RXDETECTOR3			0xc38</span>
<span class="cp">#define	ROFDM0_RXDETECTOR4			0xc3c</span>

<span class="cp">#define	ROFDM0_RXDSP				0xc40</span>
<span class="cp">#define	ROFDM0_CFOANDDAGC			0xc44</span>
<span class="cp">#define	ROFDM0_CCADROPTHRESHOLD			0xc48</span>
<span class="cp">#define	ROFDM0_ECCATHRESHOLD			0xc4c</span>

<span class="cp">#define	ROFDM0_XAAGCCORE1			0xc50</span>
<span class="cp">#define	ROFDM0_XAAGCCORE2			0xc54</span>
<span class="cp">#define	ROFDM0_XBAGCCORE1			0xc58</span>
<span class="cp">#define	ROFDM0_XBAGCCORE2			0xc5c</span>
<span class="cp">#define	ROFDM0_XCAGCCORE1			0xc60</span>
<span class="cp">#define	ROFDM0_XCAGCCORE2			0xc64</span>
<span class="cp">#define	ROFDM0_XDAGCCORE1			0xc68</span>
<span class="cp">#define	ROFDM0_XDAGCCORE2			0xc6c</span>

<span class="cp">#define	ROFDM0_AGCPARAMETER1			0xc70</span>
<span class="cp">#define	ROFDM0_AGCPARAMETER2			0xc74</span>
<span class="cp">#define	ROFDM0_AGCRSSITABLE			0xc78</span>
<span class="cp">#define	ROFDM0_HTSTFAGC				0xc7c</span>

<span class="cp">#define	ROFDM0_XATxIQIMBALANCE			0xc80</span>
<span class="cp">#define	ROFDM0_XATxAFE				0xc84</span>
<span class="cp">#define	ROFDM0_XBTxIQIMBALANCE			0xc88</span>
<span class="cp">#define	ROFDM0_XBTxAFE				0xc8c</span>
<span class="cp">#define	ROFDM0_XCTxIQIMBALANCE			0xc90</span>
<span class="cp">#define	ROFDM0_XCTxAFE				0xc94</span>
<span class="cp">#define	ROFDM0_XDTxIQIMBALANCE			0xc98</span>
<span class="cp">#define	ROFDM0_XDTxAFE				0xc9c</span>

<span class="cp">#define	ROFDM0_RXHPPARAMETER			0xce0</span>
<span class="cp">#define	ROFDM0_TXPSEUDONOISEWGT			0xce4</span>
<span class="cp">#define	ROFDM0_FRAMESYNC			0xcf0</span>
<span class="cp">#define	ROFDM0_DFSREPORT			0xcf4</span>
<span class="cp">#define	ROFDM0_TXCOEFF1				0xca4</span>
<span class="cp">#define	ROFDM0_TXCOEFF2				0xca8</span>
<span class="cp">#define	ROFDM0_TXCOEFF3				0xcac</span>
<span class="cp">#define	ROFDM0_TXCOEFF4				0xcb0</span>
<span class="cp">#define	ROFDM0_TXCOEFF5				0xcb4</span>
<span class="cp">#define	ROFDM0_TXCOEFF6				0xcb8</span>

<span class="cm">/* 7. PageD(0xD00) */</span>
<span class="cp">#define	ROFDM1_LSTF				0xd00</span>
<span class="cp">#define	ROFDM1_TRXPATHENABLE			0xd04</span>

<span class="cp">#define	ROFDM1_CFO				0xd08</span>
<span class="cp">#define	ROFDM1_CSI1				0xd10</span>
<span class="cp">#define	ROFDM1_SBD				0xd14</span>
<span class="cp">#define	ROFDM1_CSI2				0xd18</span>
<span class="cp">#define	ROFDM1_CFOTRACKING			0xd2c</span>
<span class="cp">#define	ROFDM1_TRXMESAURE1			0xd34</span>
<span class="cp">#define	ROFDM1_INTFDET				0xd3c</span>
<span class="cp">#define	ROFDM1_PSEUDONOISESTATEAB		0xd50</span>
<span class="cp">#define	ROFDM1_PSEUDONOISESTATECD		0xd54</span>
<span class="cp">#define	ROFDM1_RXPSEUDONOISEWGT			0xd58</span>

<span class="cp">#define	ROFDM_PHYCOUNTER1			0xda0</span>
<span class="cp">#define	ROFDM_PHYCOUNTER2			0xda4</span>
<span class="cp">#define	ROFDM_PHYCOUNTER3			0xda8</span>

<span class="cp">#define	ROFDM_SHORTCFOAB			0xdac</span>
<span class="cp">#define	ROFDM_SHORTCFOCD			0xdb0</span>
<span class="cp">#define	ROFDM_LONGCFOAB				0xdb4</span>
<span class="cp">#define	ROFDM_LONGCFOCD				0xdb8</span>
<span class="cp">#define	ROFDM_TAILCFOAB				0xdbc</span>
<span class="cp">#define	ROFDM_TAILCFOCD				0xdc0</span>
<span class="cp">#define	ROFDM_PWMEASURE1			0xdc4</span>
<span class="cp">#define	ROFDM_PWMEASURE2			0xdc8</span>
<span class="cp">#define	ROFDM_BWREPORT				0xdcc</span>
<span class="cp">#define	ROFDM_AGCREPORT				0xdd0</span>
<span class="cp">#define	ROFDM_RXSNR				0xdd4</span>
<span class="cp">#define	ROFDM_RXEVMCSI				0xdd8</span>
<span class="cp">#define	ROFDM_SIGReport				0xddc</span>

<span class="cm">/* 8. PageE(0xE00) */</span>
<span class="cp">#define	RTXAGC_A_RATE18_06			0xe00</span>
<span class="cp">#define	RTXAGC_A_RATE54_24			0xe04</span>
<span class="cp">#define	RTXAGC_A_CCK1_MCS32			0xe08</span>
<span class="cp">#define	RTXAGC_A_MCS03_MCS00			0xe10</span>
<span class="cp">#define	RTXAGC_A_MCS07_MCS04			0xe14</span>
<span class="cp">#define	RTXAGC_A_MCS11_MCS08			0xe18</span>
<span class="cp">#define	RTXAGC_A_MCS15_MCS12			0xe1c</span>

<span class="cp">#define	RTXAGC_B_RATE18_06			0x830</span>
<span class="cp">#define	RTXAGC_B_RATE54_24			0x834</span>
<span class="cp">#define	RTXAGC_B_CCK1_55_MCS32			0x838</span>
<span class="cp">#define	RTXAGC_B_MCS03_MCS00			0x83c</span>
<span class="cp">#define	RTXAGC_B_MCS07_MCS04			0x848</span>
<span class="cp">#define	RTXAGC_B_MCS11_MCS08			0x84c</span>
<span class="cp">#define	RTXAGC_B_MCS15_MCS12			0x868</span>
<span class="cp">#define	RTXAGC_B_CCK11_A_CCK2_11		0x86c</span>

<span class="cm">/* RL6052 Register definition */</span>
<span class="cp">#define	RF_AC					0x00</span>

<span class="cp">#define	RF_IQADJ_G1				0x01</span>
<span class="cp">#define	RF_IQADJ_G2				0x02</span>
<span class="cp">#define	RF_POW_TRSW				0x05</span>

<span class="cp">#define	RF_GAIN_RX				0x06</span>
<span class="cp">#define	RF_GAIN_TX				0x07</span>

<span class="cp">#define	RF_TXM_IDAC				0x08</span>
<span class="cp">#define	RF_BS_IQGEN				0x0F</span>

<span class="cp">#define	RF_MODE1				0x10</span>
<span class="cp">#define	RF_MODE2				0x11</span>

<span class="cp">#define	RF_RX_AGC_HP				0x12</span>
<span class="cp">#define	RF_TX_AGC				0x13</span>
<span class="cp">#define	RF_BIAS					0x14</span>
<span class="cp">#define	RF_IPA					0x15</span>
<span class="cp">#define	RF_POW_ABILITY				0x17</span>
<span class="cp">#define	RF_MODE_AG				0x18</span>
<span class="cp">#define	rRfChannel				0x18</span>
<span class="cp">#define	RF_CHNLBW				0x18</span>
<span class="cp">#define	RF_TOP					0x19</span>

<span class="cp">#define	RF_RX_G1				0x1A</span>
<span class="cp">#define	RF_RX_G2				0x1B</span>

<span class="cp">#define	RF_RX_BB2				0x1C</span>
<span class="cp">#define	RF_RX_BB1				0x1D</span>

<span class="cp">#define	RF_RCK1					0x1E</span>
<span class="cp">#define	RF_RCK2					0x1F</span>

<span class="cp">#define	RF_TX_G1				0x20</span>
<span class="cp">#define	RF_TX_G2				0x21</span>
<span class="cp">#define	RF_TX_G3				0x22</span>

<span class="cp">#define	RF_TX_BB1				0x23</span>

<span class="cp">#define	RF_T_METER				0x42</span>

<span class="cp">#define	RF_SYN_G1				0x25</span>
<span class="cp">#define	RF_SYN_G2				0x26</span>
<span class="cp">#define	RF_SYN_G3				0x27</span>
<span class="cp">#define	RF_SYN_G4				0x28</span>
<span class="cp">#define	RF_SYN_G5				0x29</span>
<span class="cp">#define	RF_SYN_G6				0x2A</span>
<span class="cp">#define	RF_SYN_G7				0x2B</span>
<span class="cp">#define	RF_SYN_G8				0x2C</span>

<span class="cp">#define	RF_RCK_OS				0x30</span>

<span class="cp">#define	RF_TXPA_G1				0x31</span>
<span class="cp">#define	RF_TXPA_G2				0x32</span>
<span class="cp">#define	RF_TXPA_G3				0x33</span>

<span class="cm">/* Bit Mask */</span>

<span class="cm">/* 2. Page8(0x800) */</span>
<span class="cp">#define	BRFMOD					0x1</span>
<span class="cp">#define	BCCKTXSC				0x30</span>
<span class="cp">#define	BCCKEN					0x1000000</span>
<span class="cp">#define	BOFDMEN					0x2000000</span>

<span class="cp">#define	B3WIREDATALENGTH			0x800</span>
<span class="cp">#define	B3WIREADDRESSLENGTH			0x400</span>

<span class="cp">#define	BRFSI_RFENV				0x10</span>

<span class="cp">#define	BLSSIREADADDRESS			0x7f800000</span>
<span class="cp">#define	BLSSIREADEDGE				0x80000000</span>
<span class="cp">#define	BLSSIREADBACKDATA			0xfffff</span>
<span class="cm">/* 4. PageA(0xA00) */</span>
<span class="cp">#define BCCKSIDEBAND				0x10</span>

<span class="cm">/* Other Definition */</span>
<span class="cp">#define	BBYTE0					0x1</span>
<span class="cp">#define	BBYTE1					0x2</span>
<span class="cp">#define	BBYTE2					0x4</span>
<span class="cp">#define	BBYTE3					0x8</span>
<span class="cp">#define	BWORD0					0x3</span>
<span class="cp">#define	BWORD1					0xc</span>
<span class="cp">#define	BDWORD					0xf</span>

<span class="cp">#define	BMASKBYTE0				0xff</span>
<span class="cp">#define	BMASKBYTE1				0xff00</span>
<span class="cp">#define	BMASKBYTE2				0xff0000</span>
<span class="cp">#define	BMASKBYTE3				0xff000000</span>
<span class="cp">#define	BMASKHWORD				0xffff0000</span>
<span class="cp">#define	BMASKLWORD				0x0000ffff</span>
<span class="cp">#define	BMASKDWORD				0xffffffff</span>
<span class="cp">#define	BMASK12BITS				0xfff</span>
<span class="cp">#define	BMASKH4BITS				0xf0000000</span>
<span class="cp">#define BMASKOFDM_D				0xffc00000</span>
<span class="cp">#define	BMASKCCK				0x3f3f3f3f</span>

<span class="cp">#define BRFREGOFFSETMASK			0xfffff</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
