#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Mar 18 14:45:26 2017
# Process ID: 30903
# Current directory: /home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1
# Command line: vivado -log vgademo1_bars_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vgademo1_bars_top.tcl -notrace
# Log file: /home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/vgademo1_bars_top.vdi
# Journal file: /home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source vgademo1_bars_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/.Xil/Vivado-30903-Aoide-ThinkPad-T410/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/.Xil/Vivado-30903-Aoide-ThinkPad-T410/blk_mem_gen_0/blk_mem_gen_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/.Xil/Vivado-30903-Aoide-ThinkPad-T410/blk_mem_gen_1/blk_mem_gen_1.dcp]
INFO: [Project 1-454] Reading design checkpoint '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/.Xil/Vivado-30903-Aoide-ThinkPad-T410/clk_wiz_0/clk_wiz_0.dcp' for cell 'c1'
INFO: [Project 1-454] Reading design checkpoint '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/.Xil/Vivado-30903-Aoide-ThinkPad-T410/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'P1/W1'
INFO: [Project 1-454] Reading design checkpoint '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/.Xil/Vivado-30903-Aoide-ThinkPad-T410/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'W1/rom'
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'c1/inst'
Finished Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'c1/inst'
Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'c1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.000 ; gain = 442.445 ; free physical = 531 ; free virtual = 7290
Finished Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'c1/inst'
Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/constrs_1/new/vgatop_pins.xdc]
Finished Parsing XDC File [/home/aaron/school/EGR426/Wario/vgademo1_bars.srcs/constrs_1/new/vgatop_pins.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/.Xil/Vivado-30903-Aoide-ThinkPad-T410/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/.Xil/Vivado-30903-Aoide-ThinkPad-T410/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/.Xil/Vivado-30903-Aoide-ThinkPad-T410/blk_mem_gen_1/blk_mem_gen_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1719.000 ; gain = 721.453 ; free physical = 534 ; free virtual = 7290
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1751.016 ; gain = 32.016 ; free physical = 526 ; free virtual = 7282
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 15d904e43

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19a4849b7

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1760.016 ; gain = 0.000 ; free physical = 524 ; free virtual = 7280

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 19 cells.
Phase 2 Constant propagation | Checksum: 1003af289

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1760.016 ; gain = 0.000 ; free physical = 523 ; free virtual = 7280

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1224 unconnected nets.
INFO: [Opt 31-11] Eliminated 8 unconnected cells.
Phase 3 Sweep | Checksum: 1475b1ace

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1760.016 ; gain = 0.000 ; free physical = 523 ; free virtual = 7280

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 189b8fc98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1760.016 ; gain = 0.000 ; free physical = 523 ; free virtual = 7279

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1760.016 ; gain = 0.000 ; free physical = 523 ; free virtual = 7279
Ending Logic Optimization Task | Checksum: 189b8fc98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1760.016 ; gain = 0.000 ; free physical = 523 ; free virtual = 7279

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 15a1c455e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 404 ; free virtual = 7164
Ending Power Optimization Task | Checksum: 15a1c455e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1963.086 ; gain = 203.070 ; free physical = 404 ; free virtual = 7164
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 402 ; free virtual = 7164
INFO: [Common 17-1381] The checkpoint '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/vgademo1_bars_top_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/vgademo1_bars_top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 396 ; free virtual = 7159
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 395 ; free virtual = 7158

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e458e025

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 395 ; free virtual = 7159

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1079eedac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 393 ; free virtual = 7158

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1079eedac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 393 ; free virtual = 7158
Phase 1 Placer Initialization | Checksum: 1079eedac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 393 ; free virtual = 7158

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 211e61a15

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 389 ; free virtual = 7156

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 211e61a15

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 389 ; free virtual = 7156

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c206013c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 389 ; free virtual = 7156

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c835220d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 389 ; free virtual = 7156

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c835220d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 389 ; free virtual = 7156

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 134d2670d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 389 ; free virtual = 7156

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 153323539

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 388 ; free virtual = 7155

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 239085697

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 388 ; free virtual = 7155

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e717a191

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 388 ; free virtual = 7155

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1e717a191

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 388 ; free virtual = 7156

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1d33eb5d9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 388 ; free virtual = 7157
Phase 3 Detail Placement | Checksum: 1d33eb5d9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 388 ; free virtual = 7157

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.047. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 168bb1a30

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 386 ; free virtual = 7155
Phase 4.1 Post Commit Optimization | Checksum: 168bb1a30

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 386 ; free virtual = 7155

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 168bb1a30

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 386 ; free virtual = 7155

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 168bb1a30

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 386 ; free virtual = 7155

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1066fb2cc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 386 ; free virtual = 7155
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1066fb2cc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 386 ; free virtual = 7155
Ending Placer Task | Checksum: 925b2162

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 386 ; free virtual = 7155
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 386 ; free virtual = 7155
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 384 ; free virtual = 7155
INFO: [Common 17-1381] The checkpoint '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/vgademo1_bars_top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 385 ; free virtual = 7154
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 384 ; free virtual = 7153
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 384 ; free virtual = 7153
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8af24d26 ConstDB: 0 ShapeSum: 768d43c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 113613cf4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 358 ; free virtual = 7127

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 113613cf4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 358 ; free virtual = 7127

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 113613cf4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 349 ; free virtual = 7117

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 113613cf4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 349 ; free virtual = 7117
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b2d505c6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 340 ; free virtual = 7110
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.149 | TNS=-172.016| WHS=-0.119 | THS=-4.779 |

Phase 2 Router Initialization | Checksum: 167487597

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7107

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1785b7aef

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7107

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 243
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2109959d8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7106
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.031 | TNS=-233.717| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 12e30abc3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7106

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1b9bd78d2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7106
Phase 4.1.2 GlobIterForTiming | Checksum: 13b07c805

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7106
Phase 4.1 Global Iteration 0 | Checksum: 13b07c805

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7106

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 10aa03473

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7106
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.572 | TNS=-225.242| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1688b0e4d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7106

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 14af538fb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7107
Phase 4.2.2 GlobIterForTiming | Checksum: 1478dced3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7107
Phase 4.2 Global Iteration 1 | Checksum: 1478dced3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7107

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 164b73b53

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.615 | TNS=-226.828| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 427669d1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7107
Phase 4 Rip-up And Reroute | Checksum: 427669d1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7107

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 49d928fe

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 337 ; free virtual = 7107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.493 | TNS=-222.319| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21bf1769e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 7096

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21bf1769e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 7096
Phase 5 Delay and Skew Optimization | Checksum: 21bf1769e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 7096

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b11d5581

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 7096
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.408 | TNS=-219.134| WHS=0.137  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b11d5581

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 7096
Phase 6 Post Hold Fix | Checksum: 1b11d5581

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 7096

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.77629 %
  Global Horizontal Routing Utilization  = 0.653045 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
Phase 7 Route finalize | Checksum: 209f00ea4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 7096

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 209f00ea4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 7096

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 196f6b3cb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 7096

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.408 | TNS=-219.134| WHS=0.137  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 196f6b3cb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 7096
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 7095

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 7095
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1963.086 ; gain = 0.000 ; free physical = 323 ; free virtual = 7096
INFO: [Common 17-1381] The checkpoint '/home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/vgademo1_bars_top_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/vgademo1_bars_top_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/aaron/school/EGR426/Wario/vgademo1_bars.runs/impl_1/vgademo1_bars_top_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file vgademo1_bars_top_power_routed.rpt -pb vgademo1_bars_top_power_summary_routed.pb -rpx vgademo1_bars_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Sat Mar 18 14:47:10 2017...
