###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        84746   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        75187   # Number of read row buffer hits
num_read_cmds                  =        84746   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         9565   # Number of ACT commands
num_pre_cmds                   =         9553   # Number of PRE commands
num_ondemand_pres              =         1455   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6517980   # Cyles of rank active rank.0
rank_active_cycles.1           =      6040258   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3482020   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3959742   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        75697   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          229   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           88   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           40   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           37   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           17   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           18   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           11   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           15   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           13   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8581   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        50456   # Read request latency (cycles)
read_latency[40-59]            =        18283   # Read request latency (cycles)
read_latency[60-79]            =         5233   # Read request latency (cycles)
read_latency[80-99]            =         1648   # Read request latency (cycles)
read_latency[100-119]          =         1216   # Read request latency (cycles)
read_latency[120-139]          =         1024   # Read request latency (cycles)
read_latency[140-159]          =          686   # Read request latency (cycles)
read_latency[160-179]          =          649   # Read request latency (cycles)
read_latency[180-199]          =          612   # Read request latency (cycles)
read_latency[200-]             =         4939   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.41696e+08   # Read energy
act_energy                     =  2.61698e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.67137e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.90068e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.06722e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.76912e+09   # Active standby energy rank.1
average_read_latency           =      63.4795   # Average read request latency (cycles)
average_interarrival           =      117.997   # Average request interarrival latency (cycles)
total_energy                   =  1.24809e+10   # Total energy (pJ)
average_power                  =      1248.09   # Average power (mW)
average_bandwidth              =     0.723166   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        95544   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        84954   # Number of read row buffer hits
num_read_cmds                  =        95544   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        10602   # Number of ACT commands
num_pre_cmds                   =        10587   # Number of PRE commands
num_ondemand_pres              =         1620   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6196084   # Cyles of rank active rank.0
rank_active_cycles.1           =      6266813   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3803916   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3733187   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        86652   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          187   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           56   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           35   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           34   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           16   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           18   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           15   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           10   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8507   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        52202   # Read request latency (cycles)
read_latency[40-59]            =        22224   # Read request latency (cycles)
read_latency[60-79]            =         7710   # Read request latency (cycles)
read_latency[80-99]            =         2431   # Read request latency (cycles)
read_latency[100-119]          =         1472   # Read request latency (cycles)
read_latency[120-139]          =         1170   # Read request latency (cycles)
read_latency[140-159]          =          815   # Read request latency (cycles)
read_latency[160-179]          =          723   # Read request latency (cycles)
read_latency[180-199]          =          627   # Read request latency (cycles)
read_latency[200-]             =         6170   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.85233e+08   # Read energy
act_energy                     =  2.90071e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.82588e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.79193e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.86636e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.91049e+09   # Active standby energy rank.1
average_read_latency           =      72.2737   # Average read request latency (cycles)
average_interarrival           =      104.662   # Average request interarrival latency (cycles)
total_energy                   =  1.25135e+10   # Total energy (pJ)
average_power                  =      1251.35   # Average power (mW)
average_bandwidth              =     0.815309   # Average bandwidth
