$date
	Wed Feb 21 15:28:24 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bitIdentifierCount_testbench $end
$scope module dut $end
$var wire 1 ! bitReceived $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 4 % bitCount [3:0] $end
$var reg 1 & characterReceived $end
$var reg 1 ' characterReceivedState $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
x&
bx %
1$
0#
0"
0!
$end
#1
b0 %
0&
1"
#2
0"
0$
#3
1"
#4
0"
1#
#5
1"
#6
0"
1!
#7
b1 %
1"
#8
0"
#9
b10 %
1"
#10
0"
#11
b11 %
1"
#12
0"
#13
b100 %
1"
#14
0"
#15
b101 %
1"
#16
0"
#17
b110 %
1"
#18
0"
#19
1'
b111 %
1"
#20
0"
#21
0'
b1000 %
1&
1"
#22
0"
#23
b1001 %
0&
1"
#24
0"
