
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Implementation : impl_1

# Written on Tue Sep  3 03:58:51 2019

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                  Ending                                                    |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                    System                                                    |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                                    pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     |     11.490           |     No paths         |     No paths         |     No paths                         
pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     System                                                    |     11.490           |     No paths         |     No paths         |     No paths                         
pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     |     11.490           |     No paths         |     No paths         |     No paths                         
===============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:busy_o_pi
p:clk_i
p:frame_opto_i
p:frame_rst_o_pi
p:global_rst
p:smi_data_i_pi[0]
p:smi_data_i_pi[1]
p:smi_data_i_pi[2]
p:smi_data_i_pi[3]
p:smi_data_i_pi[4]
p:smi_data_i_pi[5]
p:smi_data_i_pi[6]
p:smi_data_i_pi[7]
p:smi_noe_i_pi
p:smi_nwe_i_pi
p:tlc_gclk_o
p:tlc_lat_o
p:tlc_sclk_o
p:tlc_sin_o
p:tlc_sout_i


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
