-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
-- Date        : Mon Oct 23 16:00:05 2023
-- Host        : simtool-5 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_simframe_ctl_0_0 -prefix
--               design_1_simframe_ctl_0_0_ design_1_simframe_ctl_0_0_sim_netlist.vhdl
-- Design      : design_1_simframe_ctl_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu19eg-ffvc1760-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_simframe_ctl_0_0_axi4_lite_slave is
  port (
    AXI_BVALID_reg_0 : out STD_LOGIC;
    AXI_WREADY_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_AWREADY_reg_0 : out STD_LOGIC;
    AXI_RVALID_reg_0 : out STD_LOGIC;
    AXI_ARREADY_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ashi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    FSM_sequential_axi4_write_state_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    FSM_sequential_axi4_write_state_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \f0_count_reg[14]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \f1_count_reg[14]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    AXI_ARREADY_reg_1 : out STD_LOGIC;
    ashi_rdata : out STD_LOGIC;
    FSM_sequential_axi4_write_state_reg_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    FSM_sequential_axi4_write_state_reg_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    FSM_sequential_axi4_write_state_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    FSM_sequential_axi4_write_state_reg_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    FSM_sequential_axi4_write_state_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_WREADY_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \f0_count_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \S_AXI_ARADDR[5]\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_0\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_1\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_2\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_3\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_4\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_5\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_6\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_7\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_8\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_9\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_10\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_11\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_12\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_13\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_14\ : out STD_LOGIC;
    \S_AXI_ARADDR[5]_15\ : out STD_LOGIC;
    resetn_0 : out STD_LOGIC;
    resetn_1 : out STD_LOGIC;
    \f0_reset_counter_reg[1]\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    \axi4_write_state__0\ : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \f1_count_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    resetn : in STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    FSM_sequential_axi4_write_state_reg_6 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \f0_reset_counter_reg[2]\ : in STD_LOGIC;
    \f0_reset_counter_reg[0]\ : in STD_LOGIC;
    \f1_reset_counter_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \f1_reset_counter_reg[2]_0\ : in STD_LOGIC;
    \f1_reset_counter_reg[0]\ : in STD_LOGIC;
    \fifo_on_deck_reg[0]\ : in STD_LOGIC;
    \fifo_on_deck_reg[0]_0\ : in STD_LOGIC;
    \fifo_on_deck_reg[0]_1\ : in STD_LOGIC;
    \fifo_on_deck_reg[0]_2\ : in STD_LOGIC;
    \f0_count_reg[14]_1\ : in STD_LOGIC;
    \f0_count_reg[10]\ : in STD_LOGIC;
    \f0_count_reg[9]\ : in STD_LOGIC;
    \f0_count_reg[5]\ : in STD_LOGIC;
    \f1_count_reg[14]_1\ : in STD_LOGIC;
    \f1_count_reg[10]\ : in STD_LOGIC;
    \f1_count_reg[9]\ : in STD_LOGIC;
    \f1_count_reg[5]\ : in STD_LOGIC;
    \ashi_rdata_reg[31]_i_8_0\ : in STD_LOGIC_VECTOR ( 511 downto 0 );
    \ashi_rdata_reg[0]\ : in STD_LOGIC;
    \ashi_rdata_reg[0]_0\ : in STD_LOGIC;
    \ashi_rdata_reg[1]\ : in STD_LOGIC;
    \ashi_rdata_reg[1]_0\ : in STD_LOGIC;
    S_AXI_BRESP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_RRESP : in STD_LOGIC_VECTOR ( 0 to 0 );
    f1_reset0 : in STD_LOGIC
  );
end design_1_simframe_ctl_0_0_axi4_lite_slave;

architecture STRUCTURE of design_1_simframe_ctl_0_0_axi4_lite_slave is
  signal AXI_ARREADY_i_1_n_0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal AXI_AWREADY_i_1_n_0 : STD_LOGIC;
  signal AXI_AWREADY_i_2_n_0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal AXI_BVALID_i_1_n_0 : STD_LOGIC;
  signal \^axi_bvalid_reg_0\ : STD_LOGIC;
  signal AXI_RVALID_i_1_n_0 : STD_LOGIC;
  signal \^axi_rvalid_reg_0\ : STD_LOGIC;
  signal AXI_WREADY_i_1_n_0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ashi_raddr : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal ashi_raddr_0 : STD_LOGIC;
  signal \ashi_raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \ashi_raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \ashi_raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \ashi_raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \ashi_raddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \^ashi_rdata\ : STD_LOGIC;
  signal \ashi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[10]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[11]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[12]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[13]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[14]_i_10_n_0\ : STD_LOGIC;
  signal \ashi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[14]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[14]_i_9_n_0\ : STD_LOGIC;
  signal \ashi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[16]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[18]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[19]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[20]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[24]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[25]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[25]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[26]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[27]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[28]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \ashi_rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \ashi_rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \ashi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \ashi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[6]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[8]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata[9]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \ashi_rdata_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal ashi_read : STD_LOGIC;
  signal ashi_waddr : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \ashi_waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \ashi_waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \ashi_waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \ashi_waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \ashi_waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \ashi_waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \^ashi_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ashi_wdata_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ashi_wresp[1]_i_2_n_0\ : STD_LOGIC;
  signal ashi_write : STD_LOGIC;
  signal axi4_write_state : STD_LOGIC;
  signal \f0_count[14]_i_3_n_0\ : STD_LOGIC;
  signal \f0_reset_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \f0_reset_counter[1]_i_2_n_0\ : STD_LOGIC;
  signal \f0_reset_counter[2]_i_3_n_0\ : STD_LOGIC;
  signal \f0_reset_counter[2]_i_5_n_0\ : STD_LOGIC;
  signal \f1_count[14]_i_3_n_0\ : STD_LOGIC;
  signal \f1_reset_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \f1_reset_counter[1]_i_2_n_0\ : STD_LOGIC;
  signal \f1_reset_counter[2]_i_4_n_0\ : STD_LOGIC;
  signal \f1_reset_counter[2]_i_6_n_0\ : STD_LOGIC;
  signal \f1_reset_counter[2]_i_8_n_0\ : STD_LOGIC;
  signal \fifo_load_strobe[1]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_load_strobe[1]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_on_deck[1]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_on_deck[1]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_on_deck[1]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_on_deck[1]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_on_deck[1]_i_9_n_0\ : STD_LOGIC;
  signal \input_value[255]_i_2_n_0\ : STD_LOGIC;
  signal \input_value[319]_i_2_n_0\ : STD_LOGIC;
  signal \input_value[351]_i_2_n_0\ : STD_LOGIC;
  signal \input_value[351]_i_3_n_0\ : STD_LOGIC;
  signal \input_value[415]_i_2_n_0\ : STD_LOGIC;
  signal \input_value[479]_i_2_n_0\ : STD_LOGIC;
  signal \input_value[511]_i_2_n_0\ : STD_LOGIC;
  signal \input_value[511]_i_3_n_0\ : STD_LOGIC;
  signal \input_value[63]_i_2_n_0\ : STD_LOGIC;
  signal read_state_i_1_n_0 : STD_LOGIC;
  signal read_state_reg_n_0 : STD_LOGIC;
  signal write_state_i_1_n_0 : STD_LOGIC;
  signal write_state_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_WREADY_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ashi_rdata[31]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ashi_rdata[31]_i_4\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ashi_rresp[1]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ashi_waddr[4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ashi_waddr[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ashi_waddr[6]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ashi_wdata[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ashi_wdata[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ashi_wresp[1]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \f0_count[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \f1_count[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \input_value[255]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \input_value[351]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \input_value[479]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of read_state_i_1 : label is "soft_lutpair69";
begin
  AXI_ARREADY_reg_0 <= \^axi_arready_reg_0\;
  AXI_AWREADY_reg_0 <= \^axi_awready_reg_0\;
  AXI_BVALID_reg_0 <= \^axi_bvalid_reg_0\;
  AXI_RVALID_reg_0 <= \^axi_rvalid_reg_0\;
  AXI_WREADY_reg_0 <= \^axi_wready_reg_0\;
  SR(0) <= \^sr\(0);
  ashi_rdata <= \^ashi_rdata\;
  ashi_wdata(31 downto 0) <= \^ashi_wdata\(31 downto 0);
AXI_ARREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000FF00"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => \^axi_rvalid_reg_0\,
      I2 => S_AXI_RREADY,
      I3 => resetn,
      I4 => S_AXI_ARVALID,
      I5 => read_state_reg_n_0,
      O => AXI_ARREADY_i_1_n_0
    );
AXI_ARREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => AXI_ARREADY_i_1_n_0,
      Q => \^axi_arready_reg_0\,
      R => '0'
    );
AXI_AWREADY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C80888"
    )
        port map (
      I0 => AXI_AWREADY_i_2_n_0,
      I1 => resetn,
      I2 => \^axi_awready_reg_0\,
      I3 => S_AXI_AWVALID,
      I4 => write_state_reg_n_0,
      O => AXI_AWREADY_i_1_n_0
    );
AXI_AWREADY_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000888FFFFFFFF"
    )
        port map (
      I0 => \^axi_bvalid_reg_0\,
      I1 => S_AXI_BREADY,
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => \axi4_write_state__0\,
      I5 => write_state_reg_n_0,
      O => AXI_AWREADY_i_2_n_0
    );
AXI_AWREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => AXI_AWREADY_i_1_n_0,
      Q => \^axi_awready_reg_0\,
      R => '0'
    );
AXI_BVALID_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A028A8"
    )
        port map (
      I0 => resetn,
      I1 => write_state_reg_n_0,
      I2 => \^axi_bvalid_reg_0\,
      I3 => S_AXI_BREADY,
      I4 => ashi_write,
      I5 => \axi4_write_state__0\,
      O => AXI_BVALID_i_1_n_0
    );
AXI_BVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => AXI_BVALID_i_1_n_0,
      Q => \^axi_bvalid_reg_0\,
      R => '0'
    );
AXI_RVALID_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2220888AAAA0888"
    )
        port map (
      I0 => resetn,
      I1 => read_state_reg_n_0,
      I2 => S_AXI_ARVALID,
      I3 => \^axi_arready_reg_0\,
      I4 => \^axi_rvalid_reg_0\,
      I5 => S_AXI_RREADY,
      O => AXI_RVALID_i_1_n_0
    );
AXI_RVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => AXI_RVALID_i_1_n_0,
      Q => \^axi_rvalid_reg_0\,
      R => '0'
    );
AXI_WREADY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C80888"
    )
        port map (
      I0 => AXI_AWREADY_i_2_n_0,
      I1 => resetn,
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => write_state_reg_n_0,
      O => AXI_WREADY_i_1_n_0
    );
AXI_WREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => AXI_WREADY_i_1_n_0,
      Q => \^axi_wready_reg_0\,
      R => '0'
    );
FSM_sequential_axi4_write_state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCAAAAAAAA"
    )
        port map (
      I0 => axi4_write_state,
      I1 => f1_reset0,
      I2 => FSM_sequential_axi4_write_state_reg_6(1),
      I3 => FSM_sequential_axi4_write_state_reg_6(0),
      I4 => FSM_sequential_axi4_write_state_reg_6(2),
      I5 => \axi4_write_state__0\,
      O => \f0_reset_counter_reg[1]\
    );
FSM_sequential_axi4_write_state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002220"
    )
        port map (
      I0 => ashi_write,
      I1 => \fifo_load_strobe[1]_i_3_n_0\,
      I2 => \^ashi_wdata\(1),
      I3 => \^ashi_wdata\(0),
      I4 => ashi_waddr(3),
      I5 => \fifo_load_strobe[1]_i_2_n_0\,
      O => axi4_write_state
    );
\ashi_raddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => resetn,
      I1 => read_state_reg_n_0,
      I2 => S_AXI_ARVALID,
      O => ashi_raddr_0
    );
\ashi_raddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_raddr_0,
      D => S_AXI_ARADDR(0),
      Q => \ashi_raddr_reg_n_0_[2]\,
      R => '0'
    );
\ashi_raddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_raddr_0,
      D => S_AXI_ARADDR(1),
      Q => \ashi_raddr_reg_n_0_[3]\,
      R => '0'
    );
\ashi_raddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_raddr_0,
      D => S_AXI_ARADDR(2),
      Q => \ashi_raddr_reg_n_0_[4]\,
      R => '0'
    );
\ashi_raddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_raddr_0,
      D => S_AXI_ARADDR(3),
      Q => \ashi_raddr_reg_n_0_[5]\,
      R => '0'
    );
\ashi_raddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_raddr_0,
      D => S_AXI_ARADDR(4),
      Q => \ashi_raddr_reg_n_0_[6]\,
      R => '0'
    );
\ashi_rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ashi_rdata_reg[0]_i_2_n_0\,
      I1 => ashi_raddr(5),
      I2 => \ashi_rdata_reg[0]_i_3_n_0\,
      I3 => ashi_raddr(6),
      I4 => \ashi_rdata[0]_i_4_n_0\,
      O => \f0_count_reg[14]_0\(0)
    );
\ashi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(0),
      I1 => Q(0),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[0]\,
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[0]_0\,
      O => \ashi_rdata[0]_i_4_n_0\
    );
\ashi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(352),
      I1 => \ashi_rdata_reg[31]_i_8_0\(320),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(288),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(256),
      O => \ashi_rdata[0]_i_5_n_0\
    );
\ashi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(480),
      I1 => \ashi_rdata_reg[31]_i_8_0\(448),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(416),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(384),
      O => \ashi_rdata[0]_i_6_n_0\
    );
\ashi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(96),
      I1 => \ashi_rdata_reg[31]_i_8_0\(64),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(32),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(0),
      O => \ashi_rdata[0]_i_7_n_0\
    );
\ashi_rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(224),
      I1 => \ashi_rdata_reg[31]_i_8_0\(192),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(160),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(128),
      O => \ashi_rdata[0]_i_8_n_0\
    );
\ashi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[10]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(10),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(10),
      O => \f0_count_reg[14]_0\(10)
    );
\ashi_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(106),
      I1 => \ashi_rdata_reg[31]_i_8_0\(74),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(42),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(10),
      O => \ashi_rdata[10]_i_5_n_0\
    );
\ashi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(234),
      I1 => \ashi_rdata_reg[31]_i_8_0\(202),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(170),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(138),
      O => \ashi_rdata[10]_i_6_n_0\
    );
\ashi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(362),
      I1 => \ashi_rdata_reg[31]_i_8_0\(330),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(298),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(266),
      O => \ashi_rdata[10]_i_7_n_0\
    );
\ashi_rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(490),
      I1 => \ashi_rdata_reg[31]_i_8_0\(458),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(426),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(394),
      O => \ashi_rdata[10]_i_8_n_0\
    );
\ashi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[11]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(11),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(11),
      O => \f0_count_reg[14]_0\(11)
    );
\ashi_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(107),
      I1 => \ashi_rdata_reg[31]_i_8_0\(75),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(43),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(11),
      O => \ashi_rdata[11]_i_5_n_0\
    );
\ashi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(235),
      I1 => \ashi_rdata_reg[31]_i_8_0\(203),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(171),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(139),
      O => \ashi_rdata[11]_i_6_n_0\
    );
\ashi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(363),
      I1 => \ashi_rdata_reg[31]_i_8_0\(331),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(299),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(267),
      O => \ashi_rdata[11]_i_7_n_0\
    );
\ashi_rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(491),
      I1 => \ashi_rdata_reg[31]_i_8_0\(459),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(427),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(395),
      O => \ashi_rdata[11]_i_8_n_0\
    );
\ashi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[12]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(12),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(12),
      O => \f0_count_reg[14]_0\(12)
    );
\ashi_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(108),
      I1 => \ashi_rdata_reg[31]_i_8_0\(76),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(44),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(12),
      O => \ashi_rdata[12]_i_5_n_0\
    );
\ashi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(236),
      I1 => \ashi_rdata_reg[31]_i_8_0\(204),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(172),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(140),
      O => \ashi_rdata[12]_i_6_n_0\
    );
\ashi_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(364),
      I1 => \ashi_rdata_reg[31]_i_8_0\(332),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(300),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(268),
      O => \ashi_rdata[12]_i_7_n_0\
    );
\ashi_rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(492),
      I1 => \ashi_rdata_reg[31]_i_8_0\(460),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(428),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(396),
      O => \ashi_rdata[12]_i_8_n_0\
    );
\ashi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[13]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(13),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(13),
      O => \f0_count_reg[14]_0\(13)
    );
\ashi_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(109),
      I1 => \ashi_rdata_reg[31]_i_8_0\(77),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(45),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(13),
      O => \ashi_rdata[13]_i_5_n_0\
    );
\ashi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(237),
      I1 => \ashi_rdata_reg[31]_i_8_0\(205),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(173),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(141),
      O => \ashi_rdata[13]_i_6_n_0\
    );
\ashi_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(365),
      I1 => \ashi_rdata_reg[31]_i_8_0\(333),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(301),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(269),
      O => \ashi_rdata[13]_i_7_n_0\
    );
\ashi_rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(493),
      I1 => \ashi_rdata_reg[31]_i_8_0\(461),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(429),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(397),
      O => \ashi_rdata[13]_i_8_n_0\
    );
\ashi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[14]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(14),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(14),
      O => \f0_count_reg[14]_0\(14)
    );
\ashi_rdata[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(494),
      I1 => \ashi_rdata_reg[31]_i_8_0\(462),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(430),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(398),
      O => \ashi_rdata[14]_i_10_n_0\
    );
\ashi_rdata[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_ARADDR(1),
      I1 => \ashi_raddr_reg_n_0_[3]\,
      I2 => S_AXI_ARVALID,
      I3 => \^axi_arready_reg_0\,
      O => ashi_raddr(3)
    );
\ashi_rdata[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_ARADDR(0),
      I1 => \ashi_raddr_reg_n_0_[2]\,
      I2 => S_AXI_ARVALID,
      I3 => \^axi_arready_reg_0\,
      O => ashi_raddr(2)
    );
\ashi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(110),
      I1 => \ashi_rdata_reg[31]_i_8_0\(78),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(46),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(14),
      O => \ashi_rdata[14]_i_7_n_0\
    );
\ashi_rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(238),
      I1 => \ashi_rdata_reg[31]_i_8_0\(206),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(174),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(142),
      O => \ashi_rdata[14]_i_8_n_0\
    );
\ashi_rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(366),
      I1 => \ashi_rdata_reg[31]_i_8_0\(334),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(302),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(270),
      O => \ashi_rdata[14]_i_9_n_0\
    );
\ashi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(111),
      I1 => \ashi_rdata_reg[31]_i_8_0\(79),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(47),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(15),
      O => \ashi_rdata[15]_i_4_n_0\
    );
\ashi_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(239),
      I1 => \ashi_rdata_reg[31]_i_8_0\(207),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(175),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(143),
      O => \ashi_rdata[15]_i_5_n_0\
    );
\ashi_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(367),
      I1 => \ashi_rdata_reg[31]_i_8_0\(335),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(303),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(271),
      O => \ashi_rdata[15]_i_6_n_0\
    );
\ashi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(495),
      I1 => \ashi_rdata_reg[31]_i_8_0\(463),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(431),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(399),
      O => \ashi_rdata[15]_i_7_n_0\
    );
\ashi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(112),
      I1 => \ashi_rdata_reg[31]_i_8_0\(80),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(48),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(16),
      O => \ashi_rdata[16]_i_4_n_0\
    );
\ashi_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(240),
      I1 => \ashi_rdata_reg[31]_i_8_0\(208),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(176),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(144),
      O => \ashi_rdata[16]_i_5_n_0\
    );
\ashi_rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(368),
      I1 => \ashi_rdata_reg[31]_i_8_0\(336),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(304),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(272),
      O => \ashi_rdata[16]_i_6_n_0\
    );
\ashi_rdata[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(496),
      I1 => \ashi_rdata_reg[31]_i_8_0\(464),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(432),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(400),
      O => \ashi_rdata[16]_i_7_n_0\
    );
\ashi_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(113),
      I1 => \ashi_rdata_reg[31]_i_8_0\(81),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(49),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(17),
      O => \ashi_rdata[17]_i_4_n_0\
    );
\ashi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(241),
      I1 => \ashi_rdata_reg[31]_i_8_0\(209),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(177),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(145),
      O => \ashi_rdata[17]_i_5_n_0\
    );
\ashi_rdata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(369),
      I1 => \ashi_rdata_reg[31]_i_8_0\(337),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(305),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(273),
      O => \ashi_rdata[17]_i_6_n_0\
    );
\ashi_rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(497),
      I1 => \ashi_rdata_reg[31]_i_8_0\(465),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(433),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(401),
      O => \ashi_rdata[17]_i_7_n_0\
    );
\ashi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(114),
      I1 => \ashi_rdata_reg[31]_i_8_0\(82),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(50),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(18),
      O => \ashi_rdata[18]_i_4_n_0\
    );
\ashi_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(242),
      I1 => \ashi_rdata_reg[31]_i_8_0\(210),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(178),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(146),
      O => \ashi_rdata[18]_i_5_n_0\
    );
\ashi_rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(370),
      I1 => \ashi_rdata_reg[31]_i_8_0\(338),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(306),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(274),
      O => \ashi_rdata[18]_i_6_n_0\
    );
\ashi_rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(498),
      I1 => \ashi_rdata_reg[31]_i_8_0\(466),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(434),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(402),
      O => \ashi_rdata[18]_i_7_n_0\
    );
\ashi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(115),
      I1 => \ashi_rdata_reg[31]_i_8_0\(83),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(51),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(19),
      O => \ashi_rdata[19]_i_4_n_0\
    );
\ashi_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(243),
      I1 => \ashi_rdata_reg[31]_i_8_0\(211),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(179),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(147),
      O => \ashi_rdata[19]_i_5_n_0\
    );
\ashi_rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(371),
      I1 => \ashi_rdata_reg[31]_i_8_0\(339),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(307),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(275),
      O => \ashi_rdata[19]_i_6_n_0\
    );
\ashi_rdata[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(499),
      I1 => \ashi_rdata_reg[31]_i_8_0\(467),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(435),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(403),
      O => \ashi_rdata[19]_i_7_n_0\
    );
\ashi_rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \ashi_rdata_reg[1]_i_2_n_0\,
      I1 => ashi_raddr(5),
      I2 => \ashi_rdata_reg[1]_i_3_n_0\,
      I3 => ashi_raddr(6),
      I4 => \ashi_rdata[1]_i_4_n_0\,
      O => \f0_count_reg[14]_0\(1)
    );
\ashi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(1),
      I1 => Q(1),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[1]\,
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[1]_0\,
      O => \ashi_rdata[1]_i_4_n_0\
    );
\ashi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(353),
      I1 => \ashi_rdata_reg[31]_i_8_0\(321),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(289),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(257),
      O => \ashi_rdata[1]_i_5_n_0\
    );
\ashi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(481),
      I1 => \ashi_rdata_reg[31]_i_8_0\(449),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(417),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(385),
      O => \ashi_rdata[1]_i_6_n_0\
    );
\ashi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(97),
      I1 => \ashi_rdata_reg[31]_i_8_0\(65),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(33),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(1),
      O => \ashi_rdata[1]_i_7_n_0\
    );
\ashi_rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(225),
      I1 => \ashi_rdata_reg[31]_i_8_0\(193),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(161),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(129),
      O => \ashi_rdata[1]_i_8_n_0\
    );
\ashi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(116),
      I1 => \ashi_rdata_reg[31]_i_8_0\(84),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(52),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(20),
      O => \ashi_rdata[20]_i_4_n_0\
    );
\ashi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(244),
      I1 => \ashi_rdata_reg[31]_i_8_0\(212),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(180),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(148),
      O => \ashi_rdata[20]_i_5_n_0\
    );
\ashi_rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(372),
      I1 => \ashi_rdata_reg[31]_i_8_0\(340),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(308),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(276),
      O => \ashi_rdata[20]_i_6_n_0\
    );
\ashi_rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(500),
      I1 => \ashi_rdata_reg[31]_i_8_0\(468),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(436),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(404),
      O => \ashi_rdata[20]_i_7_n_0\
    );
\ashi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(117),
      I1 => \ashi_rdata_reg[31]_i_8_0\(85),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(53),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(21),
      O => \ashi_rdata[21]_i_4_n_0\
    );
\ashi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(245),
      I1 => \ashi_rdata_reg[31]_i_8_0\(213),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(181),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(149),
      O => \ashi_rdata[21]_i_5_n_0\
    );
\ashi_rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(373),
      I1 => \ashi_rdata_reg[31]_i_8_0\(341),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(309),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(277),
      O => \ashi_rdata[21]_i_6_n_0\
    );
\ashi_rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(501),
      I1 => \ashi_rdata_reg[31]_i_8_0\(469),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(437),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(405),
      O => \ashi_rdata[21]_i_7_n_0\
    );
\ashi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(118),
      I1 => \ashi_rdata_reg[31]_i_8_0\(86),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(54),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(22),
      O => \ashi_rdata[22]_i_4_n_0\
    );
\ashi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(246),
      I1 => \ashi_rdata_reg[31]_i_8_0\(214),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(182),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(150),
      O => \ashi_rdata[22]_i_5_n_0\
    );
\ashi_rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(374),
      I1 => \ashi_rdata_reg[31]_i_8_0\(342),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(310),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(278),
      O => \ashi_rdata[22]_i_6_n_0\
    );
\ashi_rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(502),
      I1 => \ashi_rdata_reg[31]_i_8_0\(470),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(438),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(406),
      O => \ashi_rdata[22]_i_7_n_0\
    );
\ashi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(119),
      I1 => \ashi_rdata_reg[31]_i_8_0\(87),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(55),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(23),
      O => \ashi_rdata[23]_i_4_n_0\
    );
\ashi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(247),
      I1 => \ashi_rdata_reg[31]_i_8_0\(215),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(183),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(151),
      O => \ashi_rdata[23]_i_5_n_0\
    );
\ashi_rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(375),
      I1 => \ashi_rdata_reg[31]_i_8_0\(343),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(311),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(279),
      O => \ashi_rdata[23]_i_6_n_0\
    );
\ashi_rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(503),
      I1 => \ashi_rdata_reg[31]_i_8_0\(471),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(439),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(407),
      O => \ashi_rdata[23]_i_7_n_0\
    );
\ashi_rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(120),
      I1 => \ashi_rdata_reg[31]_i_8_0\(88),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(56),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(24),
      O => \ashi_rdata[24]_i_4_n_0\
    );
\ashi_rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(248),
      I1 => \ashi_rdata_reg[31]_i_8_0\(216),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(184),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(152),
      O => \ashi_rdata[24]_i_5_n_0\
    );
\ashi_rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(376),
      I1 => \ashi_rdata_reg[31]_i_8_0\(344),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(312),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(280),
      O => \ashi_rdata[24]_i_6_n_0\
    );
\ashi_rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(504),
      I1 => \ashi_rdata_reg[31]_i_8_0\(472),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(440),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(408),
      O => \ashi_rdata[24]_i_7_n_0\
    );
\ashi_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(121),
      I1 => \ashi_rdata_reg[31]_i_8_0\(89),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(57),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(25),
      O => \ashi_rdata[25]_i_4_n_0\
    );
\ashi_rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(249),
      I1 => \ashi_rdata_reg[31]_i_8_0\(217),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(185),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(153),
      O => \ashi_rdata[25]_i_5_n_0\
    );
\ashi_rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(377),
      I1 => \ashi_rdata_reg[31]_i_8_0\(345),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(313),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(281),
      O => \ashi_rdata[25]_i_6_n_0\
    );
\ashi_rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(505),
      I1 => \ashi_rdata_reg[31]_i_8_0\(473),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(441),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(409),
      O => \ashi_rdata[25]_i_7_n_0\
    );
\ashi_rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(122),
      I1 => \ashi_rdata_reg[31]_i_8_0\(90),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(58),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(26),
      O => \ashi_rdata[26]_i_4_n_0\
    );
\ashi_rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(250),
      I1 => \ashi_rdata_reg[31]_i_8_0\(218),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(186),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(154),
      O => \ashi_rdata[26]_i_5_n_0\
    );
\ashi_rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(378),
      I1 => \ashi_rdata_reg[31]_i_8_0\(346),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(314),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(282),
      O => \ashi_rdata[26]_i_6_n_0\
    );
\ashi_rdata[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(506),
      I1 => \ashi_rdata_reg[31]_i_8_0\(474),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(442),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(410),
      O => \ashi_rdata[26]_i_7_n_0\
    );
\ashi_rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(123),
      I1 => \ashi_rdata_reg[31]_i_8_0\(91),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(59),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(27),
      O => \ashi_rdata[27]_i_4_n_0\
    );
\ashi_rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(251),
      I1 => \ashi_rdata_reg[31]_i_8_0\(219),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(187),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(155),
      O => \ashi_rdata[27]_i_5_n_0\
    );
\ashi_rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(379),
      I1 => \ashi_rdata_reg[31]_i_8_0\(347),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(315),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(283),
      O => \ashi_rdata[27]_i_6_n_0\
    );
\ashi_rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(507),
      I1 => \ashi_rdata_reg[31]_i_8_0\(475),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(443),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(411),
      O => \ashi_rdata[27]_i_7_n_0\
    );
\ashi_rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(124),
      I1 => \ashi_rdata_reg[31]_i_8_0\(92),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(60),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(28),
      O => \ashi_rdata[28]_i_4_n_0\
    );
\ashi_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(252),
      I1 => \ashi_rdata_reg[31]_i_8_0\(220),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(188),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(156),
      O => \ashi_rdata[28]_i_5_n_0\
    );
\ashi_rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(380),
      I1 => \ashi_rdata_reg[31]_i_8_0\(348),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(316),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(284),
      O => \ashi_rdata[28]_i_6_n_0\
    );
\ashi_rdata[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(508),
      I1 => \ashi_rdata_reg[31]_i_8_0\(476),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(444),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(412),
      O => \ashi_rdata[28]_i_7_n_0\
    );
\ashi_rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(125),
      I1 => \ashi_rdata_reg[31]_i_8_0\(93),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(61),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(29),
      O => \ashi_rdata[29]_i_4_n_0\
    );
\ashi_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(253),
      I1 => \ashi_rdata_reg[31]_i_8_0\(221),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(189),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(157),
      O => \ashi_rdata[29]_i_5_n_0\
    );
\ashi_rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(381),
      I1 => \ashi_rdata_reg[31]_i_8_0\(349),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(317),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(285),
      O => \ashi_rdata[29]_i_6_n_0\
    );
\ashi_rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(509),
      I1 => \ashi_rdata_reg[31]_i_8_0\(477),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(445),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(413),
      O => \ashi_rdata[29]_i_7_n_0\
    );
\ashi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[2]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(2),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(2),
      O => \f0_count_reg[14]_0\(2)
    );
\ashi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(98),
      I1 => \ashi_rdata_reg[31]_i_8_0\(66),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(34),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(2),
      O => \ashi_rdata[2]_i_5_n_0\
    );
\ashi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(226),
      I1 => \ashi_rdata_reg[31]_i_8_0\(194),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(162),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(130),
      O => \ashi_rdata[2]_i_6_n_0\
    );
\ashi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(354),
      I1 => \ashi_rdata_reg[31]_i_8_0\(322),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(290),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(258),
      O => \ashi_rdata[2]_i_7_n_0\
    );
\ashi_rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(482),
      I1 => \ashi_rdata_reg[31]_i_8_0\(450),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(418),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(386),
      O => \ashi_rdata[2]_i_8_n_0\
    );
\ashi_rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(126),
      I1 => \ashi_rdata_reg[31]_i_8_0\(94),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(62),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(30),
      O => \ashi_rdata[30]_i_4_n_0\
    );
\ashi_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(254),
      I1 => \ashi_rdata_reg[31]_i_8_0\(222),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(190),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(158),
      O => \ashi_rdata[30]_i_5_n_0\
    );
\ashi_rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(382),
      I1 => \ashi_rdata_reg[31]_i_8_0\(350),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(318),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(286),
      O => \ashi_rdata[30]_i_6_n_0\
    );
\ashi_rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(510),
      I1 => \ashi_rdata_reg[31]_i_8_0\(478),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(446),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(414),
      O => \ashi_rdata[30]_i_7_n_0\
    );
\ashi_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A80AA"
    )
        port map (
      I0 => \^ashi_rdata\,
      I1 => \^axi_arready_reg_0\,
      I2 => S_AXI_ARVALID,
      I3 => \ashi_raddr_reg_n_0_[6]\,
      I4 => S_AXI_ARADDR(4),
      O => AXI_ARREADY_reg_1
    );
\ashi_rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(255),
      I1 => \ashi_rdata_reg[31]_i_8_0\(223),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(191),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(159),
      O => \ashi_rdata[31]_i_10_n_0\
    );
\ashi_rdata[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(383),
      I1 => \ashi_rdata_reg[31]_i_8_0\(351),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(319),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(287),
      O => \ashi_rdata[31]_i_11_n_0\
    );
\ashi_rdata[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(511),
      I1 => \ashi_rdata_reg[31]_i_8_0\(479),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(447),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(415),
      O => \ashi_rdata[31]_i_12_n_0\
    );
\ashi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A000000000000"
    )
        port map (
      I0 => resetn,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(5),
      I3 => ashi_raddr(4),
      I4 => S_AXI_ARVALID,
      I5 => \^axi_arready_reg_0\,
      O => \^ashi_rdata\
    );
\ashi_rdata[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_ARADDR(4),
      I1 => \ashi_raddr_reg_n_0_[6]\,
      I2 => S_AXI_ARVALID,
      I3 => \^axi_arready_reg_0\,
      O => ashi_raddr(6)
    );
\ashi_rdata[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_ARADDR(3),
      I1 => \ashi_raddr_reg_n_0_[5]\,
      I2 => S_AXI_ARVALID,
      I3 => \^axi_arready_reg_0\,
      O => ashi_raddr(5)
    );
\ashi_rdata[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_ARADDR(2),
      I1 => \ashi_raddr_reg_n_0_[4]\,
      I2 => S_AXI_ARVALID,
      I3 => \^axi_arready_reg_0\,
      O => ashi_raddr(4)
    );
\ashi_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(127),
      I1 => \ashi_rdata_reg[31]_i_8_0\(95),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(63),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(31),
      O => \ashi_rdata[31]_i_9_n_0\
    );
\ashi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[3]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(3),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(3),
      O => \f0_count_reg[14]_0\(3)
    );
\ashi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(99),
      I1 => \ashi_rdata_reg[31]_i_8_0\(67),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(35),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(3),
      O => \ashi_rdata[3]_i_5_n_0\
    );
\ashi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(227),
      I1 => \ashi_rdata_reg[31]_i_8_0\(195),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(163),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(131),
      O => \ashi_rdata[3]_i_6_n_0\
    );
\ashi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(355),
      I1 => \ashi_rdata_reg[31]_i_8_0\(323),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(291),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(259),
      O => \ashi_rdata[3]_i_7_n_0\
    );
\ashi_rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(483),
      I1 => \ashi_rdata_reg[31]_i_8_0\(451),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(419),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(387),
      O => \ashi_rdata[3]_i_8_n_0\
    );
\ashi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[4]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(4),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(4),
      O => \f0_count_reg[14]_0\(4)
    );
\ashi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(100),
      I1 => \ashi_rdata_reg[31]_i_8_0\(68),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(36),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(4),
      O => \ashi_rdata[4]_i_5_n_0\
    );
\ashi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(228),
      I1 => \ashi_rdata_reg[31]_i_8_0\(196),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(164),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(132),
      O => \ashi_rdata[4]_i_6_n_0\
    );
\ashi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(356),
      I1 => \ashi_rdata_reg[31]_i_8_0\(324),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(292),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(260),
      O => \ashi_rdata[4]_i_7_n_0\
    );
\ashi_rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(484),
      I1 => \ashi_rdata_reg[31]_i_8_0\(452),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(420),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(388),
      O => \ashi_rdata[4]_i_8_n_0\
    );
\ashi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[5]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(5),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(5),
      O => \f0_count_reg[14]_0\(5)
    );
\ashi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(101),
      I1 => \ashi_rdata_reg[31]_i_8_0\(69),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(37),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(5),
      O => \ashi_rdata[5]_i_5_n_0\
    );
\ashi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(229),
      I1 => \ashi_rdata_reg[31]_i_8_0\(197),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(165),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(133),
      O => \ashi_rdata[5]_i_6_n_0\
    );
\ashi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(357),
      I1 => \ashi_rdata_reg[31]_i_8_0\(325),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(293),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(261),
      O => \ashi_rdata[5]_i_7_n_0\
    );
\ashi_rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(485),
      I1 => \ashi_rdata_reg[31]_i_8_0\(453),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(421),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(389),
      O => \ashi_rdata[5]_i_8_n_0\
    );
\ashi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[6]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(6),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(6),
      O => \f0_count_reg[14]_0\(6)
    );
\ashi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(102),
      I1 => \ashi_rdata_reg[31]_i_8_0\(70),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(38),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(6),
      O => \ashi_rdata[6]_i_5_n_0\
    );
\ashi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(230),
      I1 => \ashi_rdata_reg[31]_i_8_0\(198),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(166),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(134),
      O => \ashi_rdata[6]_i_6_n_0\
    );
\ashi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(358),
      I1 => \ashi_rdata_reg[31]_i_8_0\(326),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(294),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(262),
      O => \ashi_rdata[6]_i_7_n_0\
    );
\ashi_rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(486),
      I1 => \ashi_rdata_reg[31]_i_8_0\(454),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(422),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(390),
      O => \ashi_rdata[6]_i_8_n_0\
    );
\ashi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[7]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(7),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(7),
      O => \f0_count_reg[14]_0\(7)
    );
\ashi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(103),
      I1 => \ashi_rdata_reg[31]_i_8_0\(71),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(39),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(7),
      O => \ashi_rdata[7]_i_5_n_0\
    );
\ashi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(231),
      I1 => \ashi_rdata_reg[31]_i_8_0\(199),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(167),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(135),
      O => \ashi_rdata[7]_i_6_n_0\
    );
\ashi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(359),
      I1 => \ashi_rdata_reg[31]_i_8_0\(327),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(295),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(263),
      O => \ashi_rdata[7]_i_7_n_0\
    );
\ashi_rdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(487),
      I1 => \ashi_rdata_reg[31]_i_8_0\(455),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(423),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(391),
      O => \ashi_rdata[7]_i_8_n_0\
    );
\ashi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[8]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(8),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(8),
      O => \f0_count_reg[14]_0\(8)
    );
\ashi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(104),
      I1 => \ashi_rdata_reg[31]_i_8_0\(72),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(40),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(8),
      O => \ashi_rdata[8]_i_5_n_0\
    );
\ashi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(232),
      I1 => \ashi_rdata_reg[31]_i_8_0\(200),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(168),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(136),
      O => \ashi_rdata[8]_i_6_n_0\
    );
\ashi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(360),
      I1 => \ashi_rdata_reg[31]_i_8_0\(328),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(296),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(264),
      O => \ashi_rdata[8]_i_7_n_0\
    );
\ashi_rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(488),
      I1 => \ashi_rdata_reg[31]_i_8_0\(456),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(424),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(392),
      O => \ashi_rdata[8]_i_8_n_0\
    );
\ashi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \ashi_rdata_reg[9]_i_2_n_0\,
      I1 => ashi_raddr(6),
      I2 => ashi_raddr(3),
      I3 => Q(9),
      I4 => ashi_raddr(2),
      I5 => \f1_count_reg[14]_0\(9),
      O => \f0_count_reg[14]_0\(9)
    );
\ashi_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(105),
      I1 => \ashi_rdata_reg[31]_i_8_0\(73),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(41),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(9),
      O => \ashi_rdata[9]_i_5_n_0\
    );
\ashi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(233),
      I1 => \ashi_rdata_reg[31]_i_8_0\(201),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(169),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(137),
      O => \ashi_rdata[9]_i_6_n_0\
    );
\ashi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(361),
      I1 => \ashi_rdata_reg[31]_i_8_0\(329),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(297),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(265),
      O => \ashi_rdata[9]_i_7_n_0\
    );
\ashi_rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ashi_rdata_reg[31]_i_8_0\(489),
      I1 => \ashi_rdata_reg[31]_i_8_0\(457),
      I2 => ashi_raddr(3),
      I3 => \ashi_rdata_reg[31]_i_8_0\(425),
      I4 => ashi_raddr(2),
      I5 => \ashi_rdata_reg[31]_i_8_0\(393),
      O => \ashi_rdata[9]_i_8_n_0\
    );
\ashi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[0]_i_5_n_0\,
      I1 => \ashi_rdata[0]_i_6_n_0\,
      O => \ashi_rdata_reg[0]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[0]_i_7_n_0\,
      I1 => \ashi_rdata[0]_i_8_n_0\,
      O => \ashi_rdata_reg[0]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[10]_i_3_n_0\,
      I1 => \ashi_rdata_reg[10]_i_4_n_0\,
      O => \ashi_rdata_reg[10]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[10]_i_5_n_0\,
      I1 => \ashi_rdata[10]_i_6_n_0\,
      O => \ashi_rdata_reg[10]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[10]_i_7_n_0\,
      I1 => \ashi_rdata[10]_i_8_n_0\,
      O => \ashi_rdata_reg[10]_i_4_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[11]_i_3_n_0\,
      I1 => \ashi_rdata_reg[11]_i_4_n_0\,
      O => \ashi_rdata_reg[11]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[11]_i_5_n_0\,
      I1 => \ashi_rdata[11]_i_6_n_0\,
      O => \ashi_rdata_reg[11]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[11]_i_7_n_0\,
      I1 => \ashi_rdata[11]_i_8_n_0\,
      O => \ashi_rdata_reg[11]_i_4_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[12]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[12]_i_3_n_0\,
      I1 => \ashi_rdata_reg[12]_i_4_n_0\,
      O => \ashi_rdata_reg[12]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[12]_i_5_n_0\,
      I1 => \ashi_rdata[12]_i_6_n_0\,
      O => \ashi_rdata_reg[12]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[12]_i_7_n_0\,
      I1 => \ashi_rdata[12]_i_8_n_0\,
      O => \ashi_rdata_reg[12]_i_4_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[13]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[13]_i_3_n_0\,
      I1 => \ashi_rdata_reg[13]_i_4_n_0\,
      O => \ashi_rdata_reg[13]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[13]_i_5_n_0\,
      I1 => \ashi_rdata[13]_i_6_n_0\,
      O => \ashi_rdata_reg[13]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[13]_i_7_n_0\,
      I1 => \ashi_rdata[13]_i_8_n_0\,
      O => \ashi_rdata_reg[13]_i_4_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[14]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[14]_i_5_n_0\,
      I1 => \ashi_rdata_reg[14]_i_6_n_0\,
      O => \ashi_rdata_reg[14]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[14]_i_7_n_0\,
      I1 => \ashi_rdata[14]_i_8_n_0\,
      O => \ashi_rdata_reg[14]_i_5_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[14]_i_9_n_0\,
      I1 => \ashi_rdata[14]_i_10_n_0\,
      O => \ashi_rdata_reg[14]_i_6_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[15]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[15]_i_2_n_0\,
      I1 => \ashi_rdata_reg[15]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[15]_i_4_n_0\,
      I1 => \ashi_rdata[15]_i_5_n_0\,
      O => \ashi_rdata_reg[15]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[15]_i_6_n_0\,
      I1 => \ashi_rdata[15]_i_7_n_0\,
      O => \ashi_rdata_reg[15]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[16]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[16]_i_2_n_0\,
      I1 => \ashi_rdata_reg[16]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[16]_i_4_n_0\,
      I1 => \ashi_rdata[16]_i_5_n_0\,
      O => \ashi_rdata_reg[16]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[16]_i_6_n_0\,
      I1 => \ashi_rdata[16]_i_7_n_0\,
      O => \ashi_rdata_reg[16]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[17]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[17]_i_2_n_0\,
      I1 => \ashi_rdata_reg[17]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_1\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[17]_i_4_n_0\,
      I1 => \ashi_rdata[17]_i_5_n_0\,
      O => \ashi_rdata_reg[17]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[17]_i_6_n_0\,
      I1 => \ashi_rdata[17]_i_7_n_0\,
      O => \ashi_rdata_reg[17]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[18]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[18]_i_2_n_0\,
      I1 => \ashi_rdata_reg[18]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_2\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[18]_i_4_n_0\,
      I1 => \ashi_rdata[18]_i_5_n_0\,
      O => \ashi_rdata_reg[18]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[18]_i_6_n_0\,
      I1 => \ashi_rdata[18]_i_7_n_0\,
      O => \ashi_rdata_reg[18]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[19]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[19]_i_2_n_0\,
      I1 => \ashi_rdata_reg[19]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_3\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[19]_i_4_n_0\,
      I1 => \ashi_rdata[19]_i_5_n_0\,
      O => \ashi_rdata_reg[19]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[19]_i_6_n_0\,
      I1 => \ashi_rdata[19]_i_7_n_0\,
      O => \ashi_rdata_reg[19]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[1]_i_5_n_0\,
      I1 => \ashi_rdata[1]_i_6_n_0\,
      O => \ashi_rdata_reg[1]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[1]_i_7_n_0\,
      I1 => \ashi_rdata[1]_i_8_n_0\,
      O => \ashi_rdata_reg[1]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[20]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[20]_i_2_n_0\,
      I1 => \ashi_rdata_reg[20]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_4\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[20]_i_4_n_0\,
      I1 => \ashi_rdata[20]_i_5_n_0\,
      O => \ashi_rdata_reg[20]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[20]_i_6_n_0\,
      I1 => \ashi_rdata[20]_i_7_n_0\,
      O => \ashi_rdata_reg[20]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[21]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[21]_i_2_n_0\,
      I1 => \ashi_rdata_reg[21]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_5\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[21]_i_4_n_0\,
      I1 => \ashi_rdata[21]_i_5_n_0\,
      O => \ashi_rdata_reg[21]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[21]_i_6_n_0\,
      I1 => \ashi_rdata[21]_i_7_n_0\,
      O => \ashi_rdata_reg[21]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[22]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[22]_i_2_n_0\,
      I1 => \ashi_rdata_reg[22]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_6\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[22]_i_4_n_0\,
      I1 => \ashi_rdata[22]_i_5_n_0\,
      O => \ashi_rdata_reg[22]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[22]_i_6_n_0\,
      I1 => \ashi_rdata[22]_i_7_n_0\,
      O => \ashi_rdata_reg[22]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[23]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[23]_i_2_n_0\,
      I1 => \ashi_rdata_reg[23]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_7\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[23]_i_4_n_0\,
      I1 => \ashi_rdata[23]_i_5_n_0\,
      O => \ashi_rdata_reg[23]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[23]_i_6_n_0\,
      I1 => \ashi_rdata[23]_i_7_n_0\,
      O => \ashi_rdata_reg[23]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[24]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[24]_i_2_n_0\,
      I1 => \ashi_rdata_reg[24]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_8\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[24]_i_4_n_0\,
      I1 => \ashi_rdata[24]_i_5_n_0\,
      O => \ashi_rdata_reg[24]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[24]_i_6_n_0\,
      I1 => \ashi_rdata[24]_i_7_n_0\,
      O => \ashi_rdata_reg[24]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[25]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[25]_i_2_n_0\,
      I1 => \ashi_rdata_reg[25]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_9\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[25]_i_4_n_0\,
      I1 => \ashi_rdata[25]_i_5_n_0\,
      O => \ashi_rdata_reg[25]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[25]_i_6_n_0\,
      I1 => \ashi_rdata[25]_i_7_n_0\,
      O => \ashi_rdata_reg[25]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[26]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[26]_i_2_n_0\,
      I1 => \ashi_rdata_reg[26]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_10\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[26]_i_4_n_0\,
      I1 => \ashi_rdata[26]_i_5_n_0\,
      O => \ashi_rdata_reg[26]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[26]_i_6_n_0\,
      I1 => \ashi_rdata[26]_i_7_n_0\,
      O => \ashi_rdata_reg[26]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[27]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[27]_i_2_n_0\,
      I1 => \ashi_rdata_reg[27]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_11\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[27]_i_4_n_0\,
      I1 => \ashi_rdata[27]_i_5_n_0\,
      O => \ashi_rdata_reg[27]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[27]_i_6_n_0\,
      I1 => \ashi_rdata[27]_i_7_n_0\,
      O => \ashi_rdata_reg[27]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[28]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[28]_i_2_n_0\,
      I1 => \ashi_rdata_reg[28]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_12\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[28]_i_4_n_0\,
      I1 => \ashi_rdata[28]_i_5_n_0\,
      O => \ashi_rdata_reg[28]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[28]_i_6_n_0\,
      I1 => \ashi_rdata[28]_i_7_n_0\,
      O => \ashi_rdata_reg[28]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[29]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[29]_i_2_n_0\,
      I1 => \ashi_rdata_reg[29]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_13\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[29]_i_4_n_0\,
      I1 => \ashi_rdata[29]_i_5_n_0\,
      O => \ashi_rdata_reg[29]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[29]_i_6_n_0\,
      I1 => \ashi_rdata[29]_i_7_n_0\,
      O => \ashi_rdata_reg[29]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[2]_i_3_n_0\,
      I1 => \ashi_rdata_reg[2]_i_4_n_0\,
      O => \ashi_rdata_reg[2]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[2]_i_5_n_0\,
      I1 => \ashi_rdata[2]_i_6_n_0\,
      O => \ashi_rdata_reg[2]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[2]_i_7_n_0\,
      I1 => \ashi_rdata[2]_i_8_n_0\,
      O => \ashi_rdata_reg[2]_i_4_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[30]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[30]_i_2_n_0\,
      I1 => \ashi_rdata_reg[30]_i_3_n_0\,
      O => \S_AXI_ARADDR[5]_14\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[30]_i_4_n_0\,
      I1 => \ashi_rdata[30]_i_5_n_0\,
      O => \ashi_rdata_reg[30]_i_2_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[30]_i_6_n_0\,
      I1 => \ashi_rdata[30]_i_7_n_0\,
      O => \ashi_rdata_reg[30]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[31]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[31]_i_7_n_0\,
      I1 => \ashi_rdata_reg[31]_i_8_n_0\,
      O => \S_AXI_ARADDR[5]_15\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[31]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[31]_i_9_n_0\,
      I1 => \ashi_rdata[31]_i_10_n_0\,
      O => \ashi_rdata_reg[31]_i_7_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[31]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[31]_i_11_n_0\,
      I1 => \ashi_rdata[31]_i_12_n_0\,
      O => \ashi_rdata_reg[31]_i_8_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[3]_i_3_n_0\,
      I1 => \ashi_rdata_reg[3]_i_4_n_0\,
      O => \ashi_rdata_reg[3]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[3]_i_5_n_0\,
      I1 => \ashi_rdata[3]_i_6_n_0\,
      O => \ashi_rdata_reg[3]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[3]_i_7_n_0\,
      I1 => \ashi_rdata[3]_i_8_n_0\,
      O => \ashi_rdata_reg[3]_i_4_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[4]_i_3_n_0\,
      I1 => \ashi_rdata_reg[4]_i_4_n_0\,
      O => \ashi_rdata_reg[4]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[4]_i_5_n_0\,
      I1 => \ashi_rdata[4]_i_6_n_0\,
      O => \ashi_rdata_reg[4]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[4]_i_7_n_0\,
      I1 => \ashi_rdata[4]_i_8_n_0\,
      O => \ashi_rdata_reg[4]_i_4_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[5]_i_3_n_0\,
      I1 => \ashi_rdata_reg[5]_i_4_n_0\,
      O => \ashi_rdata_reg[5]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[5]_i_5_n_0\,
      I1 => \ashi_rdata[5]_i_6_n_0\,
      O => \ashi_rdata_reg[5]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[5]_i_7_n_0\,
      I1 => \ashi_rdata[5]_i_8_n_0\,
      O => \ashi_rdata_reg[5]_i_4_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[6]_i_3_n_0\,
      I1 => \ashi_rdata_reg[6]_i_4_n_0\,
      O => \ashi_rdata_reg[6]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[6]_i_5_n_0\,
      I1 => \ashi_rdata[6]_i_6_n_0\,
      O => \ashi_rdata_reg[6]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[6]_i_7_n_0\,
      I1 => \ashi_rdata[6]_i_8_n_0\,
      O => \ashi_rdata_reg[6]_i_4_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[7]_i_3_n_0\,
      I1 => \ashi_rdata_reg[7]_i_4_n_0\,
      O => \ashi_rdata_reg[7]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[7]_i_5_n_0\,
      I1 => \ashi_rdata[7]_i_6_n_0\,
      O => \ashi_rdata_reg[7]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[7]_i_7_n_0\,
      I1 => \ashi_rdata[7]_i_8_n_0\,
      O => \ashi_rdata_reg[7]_i_4_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[8]_i_3_n_0\,
      I1 => \ashi_rdata_reg[8]_i_4_n_0\,
      O => \ashi_rdata_reg[8]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[8]_i_5_n_0\,
      I1 => \ashi_rdata[8]_i_6_n_0\,
      O => \ashi_rdata_reg[8]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[8]_i_7_n_0\,
      I1 => \ashi_rdata[8]_i_8_n_0\,
      O => \ashi_rdata_reg[8]_i_4_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \ashi_rdata_reg[9]_i_3_n_0\,
      I1 => \ashi_rdata_reg[9]_i_4_n_0\,
      O => \ashi_rdata_reg[9]_i_2_n_0\,
      S => ashi_raddr(5)
    );
\ashi_rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[9]_i_5_n_0\,
      I1 => \ashi_rdata[9]_i_6_n_0\,
      O => \ashi_rdata_reg[9]_i_3_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rdata_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ashi_rdata[9]_i_7_n_0\,
      I1 => \ashi_rdata[9]_i_8_n_0\,
      O => \ashi_rdata_reg[9]_i_4_n_0\,
      S => ashi_raddr(4)
    );
\ashi_rresp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFFFFFF0E000000"
    )
        port map (
      I0 => ashi_raddr(4),
      I1 => ashi_raddr(5),
      I2 => ashi_raddr(6),
      I3 => resetn,
      I4 => ashi_read,
      I5 => S_AXI_RRESP(0),
      O => resetn_1
    );
\ashi_rresp[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_ARVALID,
      I1 => \^axi_arready_reg_0\,
      O => ashi_read
    );
\ashi_waddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_AWADDR(0),
      I1 => \ashi_waddr_reg_n_0_[2]\,
      I2 => S_AXI_AWVALID,
      I3 => \^axi_awready_reg_0\,
      O => ashi_waddr(2)
    );
\ashi_waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_AWADDR(1),
      I1 => \ashi_waddr_reg_n_0_[3]\,
      I2 => S_AXI_AWVALID,
      I3 => \^axi_awready_reg_0\,
      O => ashi_waddr(3)
    );
\ashi_waddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_AWADDR(2),
      I1 => \ashi_waddr_reg_n_0_[4]\,
      I2 => S_AXI_AWVALID,
      I3 => \^axi_awready_reg_0\,
      O => ashi_waddr(4)
    );
\ashi_waddr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_AWADDR(3),
      I1 => \ashi_waddr_reg_n_0_[5]\,
      I2 => S_AXI_AWVALID,
      I3 => \^axi_awready_reg_0\,
      O => ashi_waddr(5)
    );
\ashi_waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => resetn,
      I1 => write_state_reg_n_0,
      O => \ashi_waddr[6]_i_1_n_0\
    );
\ashi_waddr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_AWADDR(4),
      I1 => \ashi_waddr_reg_n_0_[6]\,
      I2 => S_AXI_AWVALID,
      I3 => \^axi_awready_reg_0\,
      O => ashi_waddr(6)
    );
\ashi_waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => ashi_waddr(2),
      Q => \ashi_waddr_reg_n_0_[2]\,
      R => '0'
    );
\ashi_waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => ashi_waddr(3),
      Q => \ashi_waddr_reg_n_0_[3]\,
      R => '0'
    );
\ashi_waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => ashi_waddr(4),
      Q => \ashi_waddr_reg_n_0_[4]\,
      R => '0'
    );
\ashi_waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => ashi_waddr(5),
      Q => \ashi_waddr_reg_n_0_[5]\,
      R => '0'
    );
\ashi_waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => ashi_waddr(6),
      Q => \ashi_waddr_reg_n_0_[6]\,
      R => '0'
    );
\ashi_wdata[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(0),
      I1 => ashi_wdata_1(0),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(0)
    );
\ashi_wdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(10),
      I1 => ashi_wdata_1(10),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(10)
    );
\ashi_wdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(11),
      I1 => ashi_wdata_1(11),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(11)
    );
\ashi_wdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(12),
      I1 => ashi_wdata_1(12),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(12)
    );
\ashi_wdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(13),
      I1 => ashi_wdata_1(13),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(13)
    );
\ashi_wdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(14),
      I1 => ashi_wdata_1(14),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(14)
    );
\ashi_wdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(15),
      I1 => ashi_wdata_1(15),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(15)
    );
\ashi_wdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(16),
      I1 => ashi_wdata_1(16),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(16)
    );
\ashi_wdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(17),
      I1 => ashi_wdata_1(17),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(17)
    );
\ashi_wdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(18),
      I1 => ashi_wdata_1(18),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(18)
    );
\ashi_wdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(19),
      I1 => ashi_wdata_1(19),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(19)
    );
\ashi_wdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(1),
      I1 => ashi_wdata_1(1),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(1)
    );
\ashi_wdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(20),
      I1 => ashi_wdata_1(20),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(20)
    );
\ashi_wdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(21),
      I1 => ashi_wdata_1(21),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(21)
    );
\ashi_wdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(22),
      I1 => ashi_wdata_1(22),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(22)
    );
\ashi_wdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(23),
      I1 => ashi_wdata_1(23),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(23)
    );
\ashi_wdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(24),
      I1 => ashi_wdata_1(24),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(24)
    );
\ashi_wdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(25),
      I1 => ashi_wdata_1(25),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(25)
    );
\ashi_wdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(26),
      I1 => ashi_wdata_1(26),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(26)
    );
\ashi_wdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(27),
      I1 => ashi_wdata_1(27),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(27)
    );
\ashi_wdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(28),
      I1 => ashi_wdata_1(28),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(28)
    );
\ashi_wdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(29),
      I1 => ashi_wdata_1(29),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(29)
    );
\ashi_wdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(2),
      I1 => ashi_wdata_1(2),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(2)
    );
\ashi_wdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(30),
      I1 => ashi_wdata_1(30),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(30)
    );
\ashi_wdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(31),
      I1 => ashi_wdata_1(31),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(31)
    );
\ashi_wdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(3),
      I1 => ashi_wdata_1(3),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(3)
    );
\ashi_wdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(4),
      I1 => ashi_wdata_1(4),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(4)
    );
\ashi_wdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(5),
      I1 => ashi_wdata_1(5),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(5)
    );
\ashi_wdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(6),
      I1 => ashi_wdata_1(6),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(6)
    );
\ashi_wdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(7),
      I1 => ashi_wdata_1(7),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(7)
    );
\ashi_wdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(8),
      I1 => ashi_wdata_1(8),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(8)
    );
\ashi_wdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => S_AXI_WDATA(9),
      I1 => ashi_wdata_1(9),
      I2 => S_AXI_WVALID,
      I3 => \^axi_wready_reg_0\,
      O => \^ashi_wdata\(9)
    );
\ashi_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(0),
      Q => ashi_wdata_1(0),
      R => '0'
    );
\ashi_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(10),
      Q => ashi_wdata_1(10),
      R => '0'
    );
\ashi_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(11),
      Q => ashi_wdata_1(11),
      R => '0'
    );
\ashi_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(12),
      Q => ashi_wdata_1(12),
      R => '0'
    );
\ashi_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(13),
      Q => ashi_wdata_1(13),
      R => '0'
    );
\ashi_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(14),
      Q => ashi_wdata_1(14),
      R => '0'
    );
\ashi_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(15),
      Q => ashi_wdata_1(15),
      R => '0'
    );
\ashi_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(16),
      Q => ashi_wdata_1(16),
      R => '0'
    );
\ashi_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(17),
      Q => ashi_wdata_1(17),
      R => '0'
    );
\ashi_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(18),
      Q => ashi_wdata_1(18),
      R => '0'
    );
\ashi_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(19),
      Q => ashi_wdata_1(19),
      R => '0'
    );
\ashi_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(1),
      Q => ashi_wdata_1(1),
      R => '0'
    );
\ashi_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(20),
      Q => ashi_wdata_1(20),
      R => '0'
    );
\ashi_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(21),
      Q => ashi_wdata_1(21),
      R => '0'
    );
\ashi_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(22),
      Q => ashi_wdata_1(22),
      R => '0'
    );
\ashi_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(23),
      Q => ashi_wdata_1(23),
      R => '0'
    );
\ashi_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(24),
      Q => ashi_wdata_1(24),
      R => '0'
    );
\ashi_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(25),
      Q => ashi_wdata_1(25),
      R => '0'
    );
\ashi_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(26),
      Q => ashi_wdata_1(26),
      R => '0'
    );
\ashi_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(27),
      Q => ashi_wdata_1(27),
      R => '0'
    );
\ashi_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(28),
      Q => ashi_wdata_1(28),
      R => '0'
    );
\ashi_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(29),
      Q => ashi_wdata_1(29),
      R => '0'
    );
\ashi_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(2),
      Q => ashi_wdata_1(2),
      R => '0'
    );
\ashi_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(30),
      Q => ashi_wdata_1(30),
      R => '0'
    );
\ashi_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(31),
      Q => ashi_wdata_1(31),
      R => '0'
    );
\ashi_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(3),
      Q => ashi_wdata_1(3),
      R => '0'
    );
\ashi_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(4),
      Q => ashi_wdata_1(4),
      R => '0'
    );
\ashi_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(5),
      Q => ashi_wdata_1(5),
      R => '0'
    );
\ashi_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(6),
      Q => ashi_wdata_1(6),
      R => '0'
    );
\ashi_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(7),
      Q => ashi_wdata_1(7),
      R => '0'
    );
\ashi_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(8),
      Q => ashi_wdata_1(8),
      R => '0'
    );
\ashi_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ashi_waddr[6]_i_1_n_0\,
      D => \^ashi_wdata\(9),
      Q => ashi_wdata_1(9),
      R => '0'
    );
\ashi_wresp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFF00100000"
    )
        port map (
      I0 => ashi_waddr(6),
      I1 => \ashi_wresp[1]_i_2_n_0\,
      I2 => resetn,
      I3 => \axi4_write_state__0\,
      I4 => ashi_write,
      I5 => S_AXI_BRESP(0),
      O => resetn_0
    );
\ashi_wresp[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000078F"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => S_AXI_AWVALID,
      I2 => \ashi_waddr_reg_n_0_[4]\,
      I3 => S_AXI_AWADDR(2),
      I4 => ashi_waddr(3),
      I5 => ashi_waddr(5),
      O => \ashi_wresp[1]_i_2_n_0\
    );
\ashi_wresp[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_WVALID,
      I1 => \^axi_wready_reg_0\,
      O => ashi_write
    );
\f0_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F870"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => S_AXI_WVALID,
      I2 => ashi_wdata_1(2),
      I3 => S_AXI_WDATA(2),
      I4 => Q(0),
      O => \f0_count_reg[14]\(0)
    );
\f0_count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666600006660000"
    )
        port map (
      I0 => Q(10),
      I1 => \f0_count_reg[10]\,
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(2),
      I5 => S_AXI_WDATA(2),
      O => \f0_count_reg[14]\(8)
    );
\f0_count[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666600006660000"
    )
        port map (
      I0 => Q(11),
      I1 => \f0_count_reg[14]_1\,
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(2),
      I5 => S_AXI_WDATA(2),
      O => \f0_count_reg[14]\(9)
    );
\f0_count[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      I2 => \f0_count_reg[14]_1\,
      I3 => Q(11),
      I4 => \^ashi_wdata\(2),
      O => \f0_count_reg[14]\(10)
    );
\f0_count[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \fifo_load_strobe[1]_i_2_n_0\,
      I1 => \f0_count[14]_i_3_n_0\,
      I2 => ashi_waddr(5),
      I3 => ashi_waddr(4),
      I4 => ashi_write,
      I5 => \axi4_write_state__0\,
      O => E(0)
    );
\f0_count[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => Q(14),
      I1 => Q(13),
      I2 => Q(11),
      I3 => \f0_count_reg[14]_1\,
      I4 => Q(12),
      I5 => \^ashi_wdata\(2),
      O => \f0_count_reg[14]\(11)
    );
\f0_count[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F870F870F870FFFF"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => S_AXI_AWVALID,
      I2 => \ashi_waddr_reg_n_0_[3]\,
      I3 => S_AXI_AWADDR(1),
      I4 => \^ashi_wdata\(0),
      I5 => \^ashi_wdata\(2),
      O => \f0_count[14]_i_3_n_0\
    );
\f0_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666600006660000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(2),
      I5 => S_AXI_WDATA(2),
      O => \f0_count_reg[14]\(1)
    );
\f0_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^ashi_wdata\(2),
      O => \f0_count_reg[14]\(2)
    );
\f0_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \^ashi_wdata\(2),
      O => \f0_count_reg[14]\(3)
    );
\f0_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666600006660000"
    )
        port map (
      I0 => Q(5),
      I1 => \f0_count_reg[5]\,
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(2),
      I5 => S_AXI_WDATA(2),
      O => \f0_count_reg[14]\(4)
    );
\f0_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666600006660000"
    )
        port map (
      I0 => Q(6),
      I1 => \f0_count_reg[9]\,
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(2),
      I5 => S_AXI_WDATA(2),
      O => \f0_count_reg[14]\(5)
    );
\f0_count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => Q(8),
      I1 => Q(7),
      I2 => \f0_count_reg[9]\,
      I3 => Q(6),
      I4 => \^ashi_wdata\(2),
      O => \f0_count_reg[14]\(6)
    );
\f0_count[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(6),
      I3 => \f0_count_reg[9]\,
      I4 => Q(7),
      I5 => \^ashi_wdata\(2),
      O => \f0_count_reg[14]\(7)
    );
\f0_reset_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFEFFFF"
    )
        port map (
      I0 => \axi4_write_state__0\,
      I1 => ashi_waddr(6),
      I2 => ashi_waddr(5),
      I3 => \f0_reset_counter[0]_i_2_n_0\,
      I4 => ashi_write,
      I5 => FSM_sequential_axi4_write_state_reg_6(0),
      O => FSM_sequential_axi4_write_state_reg_2(0)
    );
\f0_reset_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11100100FFFFFFFF"
    )
        port map (
      I0 => \input_value[63]_i_2_n_0\,
      I1 => \f1_reset_counter[2]_i_8_n_0\,
      I2 => ashi_write,
      I3 => ashi_wdata_1(0),
      I4 => S_AXI_WDATA(0),
      I5 => FSM_sequential_axi4_write_state_reg_6(0),
      O => \f0_reset_counter[0]_i_2_n_0\
    );
\f0_reset_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF10001000FEFF"
    )
        port map (
      I0 => \axi4_write_state__0\,
      I1 => ashi_waddr(6),
      I2 => \f0_reset_counter[1]_i_2_n_0\,
      I3 => ashi_write,
      I4 => FSM_sequential_axi4_write_state_reg_6(1),
      I5 => FSM_sequential_axi4_write_state_reg_6(0),
      O => FSM_sequential_axi4_write_state_reg_2(1)
    );
\f0_reset_counter[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01000100FFFF"
    )
        port map (
      I0 => ashi_waddr(5),
      I1 => \input_value[63]_i_2_n_0\,
      I2 => \f1_reset_counter[2]_i_8_n_0\,
      I3 => \^ashi_wdata\(0),
      I4 => FSM_sequential_axi4_write_state_reg_6(1),
      I5 => FSM_sequential_axi4_write_state_reg_6(0),
      O => \f0_reset_counter[1]_i_2_n_0\
    );
\f0_reset_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \axi4_write_state__0\,
      I1 => ashi_waddr(6),
      I2 => ashi_waddr(5),
      I3 => \f0_reset_counter[2]_i_3_n_0\,
      I4 => ashi_write,
      I5 => \f0_reset_counter_reg[0]\,
      O => FSM_sequential_axi4_write_state_reg_3(0)
    );
\f0_reset_counter[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \axi4_write_state__0\,
      I1 => ashi_waddr(6),
      I2 => ashi_waddr(5),
      I3 => \f0_reset_counter[2]_i_5_n_0\,
      I4 => ashi_write,
      I5 => \f0_reset_counter_reg[2]\,
      O => FSM_sequential_axi4_write_state_reg_2(2)
    );
\f0_reset_counter[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF10"
    )
        port map (
      I0 => \input_value[63]_i_2_n_0\,
      I1 => \f1_reset_counter[2]_i_8_n_0\,
      I2 => \^ashi_wdata\(0),
      I3 => FSM_sequential_axi4_write_state_reg_6(1),
      I4 => FSM_sequential_axi4_write_state_reg_6(2),
      I5 => FSM_sequential_axi4_write_state_reg_6(0),
      O => \f0_reset_counter[2]_i_3_n_0\
    );
\f0_reset_counter[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FF10FF1010FF"
    )
        port map (
      I0 => \input_value[63]_i_2_n_0\,
      I1 => \f1_reset_counter[2]_i_8_n_0\,
      I2 => \^ashi_wdata\(0),
      I3 => FSM_sequential_axi4_write_state_reg_6(2),
      I4 => FSM_sequential_axi4_write_state_reg_6(0),
      I5 => FSM_sequential_axi4_write_state_reg_6(1),
      O => \f0_reset_counter[2]_i_5_n_0\
    );
\f1_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F870"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => S_AXI_WVALID,
      I2 => ashi_wdata_1(3),
      I3 => S_AXI_WDATA(3),
      I4 => \f1_count_reg[14]_0\(0),
      O => \f1_count_reg[14]\(0)
    );
\f1_count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666600006660000"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(10),
      I1 => \f1_count_reg[10]\,
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(3),
      I5 => S_AXI_WDATA(3),
      O => \f1_count_reg[14]\(8)
    );
\f1_count[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666600006660000"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(11),
      I1 => \f1_count_reg[14]_1\,
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(3),
      I5 => S_AXI_WDATA(3),
      O => \f1_count_reg[14]\(9)
    );
\f1_count[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(13),
      I1 => \f1_count_reg[14]_0\(12),
      I2 => \f1_count_reg[14]_1\,
      I3 => \f1_count_reg[14]_0\(11),
      I4 => \^ashi_wdata\(3),
      O => \f1_count_reg[14]\(10)
    );
\f1_count[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \fifo_load_strobe[1]_i_2_n_0\,
      I1 => \f1_count[14]_i_3_n_0\,
      I2 => ashi_waddr(5),
      I3 => ashi_waddr(4),
      I4 => ashi_write,
      I5 => \axi4_write_state__0\,
      O => FSM_sequential_axi4_write_state_reg(0)
    );
\f1_count[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(14),
      I1 => \f1_count_reg[14]_0\(13),
      I2 => \f1_count_reg[14]_0\(11),
      I3 => \f1_count_reg[14]_1\,
      I4 => \f1_count_reg[14]_0\(12),
      I5 => \^ashi_wdata\(3),
      O => \f1_count_reg[14]\(11)
    );
\f1_count[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F870F870F870FFFF"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => S_AXI_AWVALID,
      I2 => \ashi_waddr_reg_n_0_[3]\,
      I3 => S_AXI_AWADDR(1),
      I4 => \^ashi_wdata\(1),
      I5 => \^ashi_wdata\(3),
      O => \f1_count[14]_i_3_n_0\
    );
\f1_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666600006660000"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(1),
      I1 => \f1_count_reg[14]_0\(0),
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(3),
      I5 => S_AXI_WDATA(3),
      O => \f1_count_reg[14]\(1)
    );
\f1_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(3),
      I1 => \f1_count_reg[14]_0\(2),
      I2 => \f1_count_reg[14]_0\(0),
      I3 => \f1_count_reg[14]_0\(1),
      I4 => \^ashi_wdata\(3),
      O => \f1_count_reg[14]\(2)
    );
\f1_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(4),
      I1 => \f1_count_reg[14]_0\(3),
      I2 => \f1_count_reg[14]_0\(1),
      I3 => \f1_count_reg[14]_0\(0),
      I4 => \f1_count_reg[14]_0\(2),
      I5 => \^ashi_wdata\(3),
      O => \f1_count_reg[14]\(3)
    );
\f1_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666600006660000"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(5),
      I1 => \f1_count_reg[5]\,
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(3),
      I5 => S_AXI_WDATA(3),
      O => \f1_count_reg[14]\(4)
    );
\f1_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666600006660000"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(6),
      I1 => \f1_count_reg[9]\,
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(3),
      I5 => S_AXI_WDATA(3),
      O => \f1_count_reg[14]\(5)
    );
\f1_count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(8),
      I1 => \f1_count_reg[14]_0\(7),
      I2 => \f1_count_reg[9]\,
      I3 => \f1_count_reg[14]_0\(6),
      I4 => \^ashi_wdata\(3),
      O => \f1_count_reg[14]\(6)
    );
\f1_count[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \f1_count_reg[14]_0\(9),
      I1 => \f1_count_reg[14]_0\(8),
      I2 => \f1_count_reg[14]_0\(6),
      I3 => \f1_count_reg[9]\,
      I4 => \f1_count_reg[14]_0\(7),
      I5 => \^ashi_wdata\(3),
      O => \f1_count_reg[14]\(7)
    );
\f1_reset_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFEFFFF"
    )
        port map (
      I0 => \axi4_write_state__0\,
      I1 => ashi_waddr(6),
      I2 => ashi_waddr(5),
      I3 => \f1_reset_counter[0]_i_2_n_0\,
      I4 => ashi_write,
      I5 => \f1_reset_counter_reg[2]\(0),
      O => FSM_sequential_axi4_write_state_reg_4(0)
    );
\f1_reset_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11100100FFFFFFFF"
    )
        port map (
      I0 => \input_value[63]_i_2_n_0\,
      I1 => \f1_reset_counter[2]_i_8_n_0\,
      I2 => ashi_write,
      I3 => ashi_wdata_1(1),
      I4 => S_AXI_WDATA(1),
      I5 => \f1_reset_counter_reg[2]\(0),
      O => \f1_reset_counter[0]_i_2_n_0\
    );
\f1_reset_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF10001000FEFF"
    )
        port map (
      I0 => \axi4_write_state__0\,
      I1 => ashi_waddr(6),
      I2 => \f1_reset_counter[1]_i_2_n_0\,
      I3 => ashi_write,
      I4 => \f1_reset_counter_reg[2]\(1),
      I5 => \f1_reset_counter_reg[2]\(0),
      O => FSM_sequential_axi4_write_state_reg_4(1)
    );
\f1_reset_counter[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01000100FFFF"
    )
        port map (
      I0 => ashi_waddr(5),
      I1 => \input_value[63]_i_2_n_0\,
      I2 => \f1_reset_counter[2]_i_8_n_0\,
      I3 => \^ashi_wdata\(1),
      I4 => \f1_reset_counter_reg[2]\(1),
      I5 => \f1_reset_counter_reg[2]\(0),
      O => \f1_reset_counter[1]_i_2_n_0\
    );
\f1_reset_counter[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => \^sr\(0)
    );
\f1_reset_counter[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \axi4_write_state__0\,
      I1 => ashi_waddr(6),
      I2 => ashi_waddr(5),
      I3 => \f1_reset_counter[2]_i_4_n_0\,
      I4 => ashi_write,
      I5 => \f1_reset_counter_reg[0]\,
      O => FSM_sequential_axi4_write_state_reg_5(0)
    );
\f1_reset_counter[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF01000000"
    )
        port map (
      I0 => \axi4_write_state__0\,
      I1 => ashi_waddr(6),
      I2 => ashi_waddr(5),
      I3 => \f1_reset_counter[2]_i_6_n_0\,
      I4 => ashi_write,
      I5 => \f1_reset_counter_reg[2]_0\,
      O => FSM_sequential_axi4_write_state_reg_4(2)
    );
\f1_reset_counter[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF10"
    )
        port map (
      I0 => \input_value[63]_i_2_n_0\,
      I1 => \f1_reset_counter[2]_i_8_n_0\,
      I2 => \^ashi_wdata\(1),
      I3 => \f1_reset_counter_reg[2]\(1),
      I4 => \f1_reset_counter_reg[2]\(2),
      I5 => \f1_reset_counter_reg[2]\(0),
      O => \f1_reset_counter[2]_i_4_n_0\
    );
\f1_reset_counter[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FF10FF1010FF"
    )
        port map (
      I0 => \input_value[63]_i_2_n_0\,
      I1 => \f1_reset_counter[2]_i_8_n_0\,
      I2 => \^ashi_wdata\(1),
      I3 => \f1_reset_counter_reg[2]\(2),
      I4 => \f1_reset_counter_reg[2]\(0),
      I5 => \f1_reset_counter_reg[2]\(1),
      O => \f1_reset_counter[2]_i_6_n_0\
    );
\f1_reset_counter[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABBAABBAABBAA"
    )
        port map (
      I0 => ashi_waddr(4),
      I1 => ashi_waddr(3),
      I2 => S_AXI_AWADDR(0),
      I3 => \ashi_waddr_reg_n_0_[2]\,
      I4 => S_AXI_AWVALID,
      I5 => \^axi_awready_reg_0\,
      O => \f1_reset_counter[2]_i_8_n_0\
    );
\fifo_load_strobe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \fifo_load_strobe[1]_i_2_n_0\,
      I1 => ashi_waddr(3),
      I2 => \^ashi_wdata\(2),
      I3 => \fifo_load_strobe[1]_i_3_n_0\,
      I4 => ashi_write,
      I5 => \axi4_write_state__0\,
      O => D(0)
    );
\fifo_load_strobe[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \fifo_load_strobe[1]_i_2_n_0\,
      I1 => ashi_waddr(3),
      I2 => \^ashi_wdata\(3),
      I3 => \fifo_load_strobe[1]_i_3_n_0\,
      I4 => ashi_write,
      I5 => \axi4_write_state__0\,
      O => D(1)
    );
\fifo_load_strobe[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAACFFFCAAA"
    )
        port map (
      I0 => \ashi_waddr_reg_n_0_[6]\,
      I1 => S_AXI_AWADDR(4),
      I2 => \^axi_awready_reg_0\,
      I3 => S_AXI_AWVALID,
      I4 => \ashi_waddr_reg_n_0_[2]\,
      I5 => S_AXI_AWADDR(0),
      O => \fifo_load_strobe[1]_i_2_n_0\
    );
\fifo_load_strobe[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAACFFFCAAA"
    )
        port map (
      I0 => \ashi_waddr_reg_n_0_[5]\,
      I1 => S_AXI_AWADDR(3),
      I2 => \^axi_awready_reg_0\,
      I3 => S_AXI_AWVALID,
      I4 => \ashi_waddr_reg_n_0_[4]\,
      I5 => S_AXI_AWADDR(2),
      O => \fifo_load_strobe[1]_i_3_n_0\
    );
\fifo_on_deck[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0000EEE0000"
    )
        port map (
      I0 => \fifo_on_deck[1]_i_4_n_0\,
      I1 => \fifo_on_deck[1]_i_5_n_0\,
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(0),
      I5 => S_AXI_WDATA(0),
      O => AXI_WREADY_reg_1(0)
    );
\fifo_on_deck[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => ashi_waddr(2),
      I1 => \fifo_on_deck[1]_i_3_n_0\,
      I2 => ashi_waddr(5),
      I3 => ashi_waddr(6),
      I4 => ashi_write,
      I5 => \axi4_write_state__0\,
      O => FSM_sequential_axi4_write_state_reg_0(0)
    );
\fifo_on_deck[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0000EEE0000"
    )
        port map (
      I0 => \fifo_on_deck[1]_i_4_n_0\,
      I1 => \fifo_on_deck[1]_i_5_n_0\,
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(1),
      I5 => S_AXI_WDATA(1),
      O => AXI_WREADY_reg_1(1)
    );
\fifo_on_deck[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAACFFFCAAA"
    )
        port map (
      I0 => \ashi_waddr_reg_n_0_[4]\,
      I1 => S_AXI_AWADDR(2),
      I2 => \^axi_awready_reg_0\,
      I3 => S_AXI_AWVALID,
      I4 => \ashi_waddr_reg_n_0_[3]\,
      I5 => S_AXI_AWADDR(1),
      O => \fifo_on_deck[1]_i_3_n_0\
    );
\fifo_on_deck[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \fifo_on_deck[1]_i_6_n_0\,
      I1 => \fifo_on_deck_reg[0]\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => \fifo_on_deck_reg[0]_0\,
      O => \fifo_on_deck[1]_i_4_n_0\
    );
\fifo_on_deck[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \fifo_on_deck[1]_i_9_n_0\,
      I1 => \fifo_on_deck_reg[0]_1\,
      I2 => \f1_count_reg[14]_0\(1),
      I3 => \f1_count_reg[14]_0\(2),
      I4 => \f1_count_reg[14]_0\(0),
      I5 => \fifo_on_deck_reg[0]_2\,
      O => \fifo_on_deck[1]_i_5_n_0\
    );
\fifo_on_deck[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AAAC000CAAA"
    )
        port map (
      I0 => ashi_wdata_1(0),
      I1 => S_AXI_WDATA(0),
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(1),
      I5 => S_AXI_WDATA(1),
      O => \fifo_on_deck[1]_i_6_n_0\
    );
\fifo_on_deck[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AAAC000CAAA"
    )
        port map (
      I0 => ashi_wdata_1(1),
      I1 => S_AXI_WDATA(1),
      I2 => \^axi_wready_reg_0\,
      I3 => S_AXI_WVALID,
      I4 => ashi_wdata_1(0),
      I5 => S_AXI_WDATA(0),
      O => \fifo_on_deck[1]_i_9_n_0\
    );
\input_value[127]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => ashi_waddr(4),
      I1 => resetn,
      I2 => \input_value[255]_i_2_n_0\,
      I3 => \input_value[511]_i_2_n_0\,
      I4 => ashi_waddr(6),
      I5 => ashi_write,
      O => FSM_sequential_axi4_write_state_reg_1(3)
    );
\input_value[159]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => ashi_waddr(2),
      I1 => ashi_waddr(3),
      I2 => \input_value[255]_i_2_n_0\,
      I3 => \input_value[415]_i_2_n_0\,
      I4 => resetn,
      I5 => ashi_waddr(4),
      O => FSM_sequential_axi4_write_state_reg_1(4)
    );
\input_value[191]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => ashi_waddr(3),
      I1 => resetn,
      I2 => \input_value[255]_i_2_n_0\,
      I3 => \input_value[319]_i_2_n_0\,
      I4 => ashi_waddr(6),
      I5 => ashi_waddr(4),
      O => FSM_sequential_axi4_write_state_reg_1(5)
    );
\input_value[223]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => ashi_waddr(2),
      I1 => resetn,
      I2 => \input_value[255]_i_2_n_0\,
      I3 => \input_value[351]_i_3_n_0\,
      I4 => ashi_waddr(6),
      I5 => ashi_waddr(4),
      O => FSM_sequential_axi4_write_state_reg_1(6)
    );
\input_value[255]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => resetn,
      I1 => ashi_waddr(6),
      I2 => \input_value[255]_i_2_n_0\,
      I3 => \input_value[511]_i_2_n_0\,
      I4 => ashi_write,
      I5 => ashi_waddr(4),
      O => FSM_sequential_axi4_write_state_reg_1(7)
    );
\input_value[255]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEABFAA"
    )
        port map (
      I0 => \axi4_write_state__0\,
      I1 => \^axi_awready_reg_0\,
      I2 => S_AXI_AWVALID,
      I3 => \ashi_waddr_reg_n_0_[5]\,
      I4 => S_AXI_AWADDR(3),
      O => \input_value[255]_i_2_n_0\
    );
\input_value[287]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => ashi_waddr(2),
      I1 => ashi_waddr(3),
      I2 => \input_value[351]_i_2_n_0\,
      I3 => \input_value[415]_i_2_n_0\,
      I4 => resetn,
      I5 => ashi_waddr(5),
      O => FSM_sequential_axi4_write_state_reg_1(8)
    );
\input_value[319]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => ashi_waddr(3),
      I1 => resetn,
      I2 => \input_value[351]_i_2_n_0\,
      I3 => \input_value[319]_i_2_n_0\,
      I4 => ashi_waddr(5),
      I5 => ashi_waddr(6),
      O => FSM_sequential_axi4_write_state_reg_1(9)
    );
\input_value[319]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777FFFF777FFFF"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => S_AXI_WVALID,
      I2 => \^axi_awready_reg_0\,
      I3 => S_AXI_AWVALID,
      I4 => \ashi_waddr_reg_n_0_[2]\,
      I5 => S_AXI_AWADDR(0),
      O => \input_value[319]_i_2_n_0\
    );
\input_value[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => ashi_waddr(2),
      I1 => ashi_waddr(3),
      I2 => \input_value[351]_i_2_n_0\,
      I3 => \input_value[415]_i_2_n_0\,
      I4 => ashi_waddr(5),
      I5 => resetn,
      O => FSM_sequential_axi4_write_state_reg_1(0)
    );
\input_value[351]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => ashi_waddr(2),
      I1 => resetn,
      I2 => \input_value[351]_i_2_n_0\,
      I3 => \input_value[351]_i_3_n_0\,
      I4 => ashi_waddr(5),
      I5 => ashi_waddr(6),
      O => FSM_sequential_axi4_write_state_reg_1(10)
    );
\input_value[351]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEABFAA"
    )
        port map (
      I0 => \axi4_write_state__0\,
      I1 => \^axi_awready_reg_0\,
      I2 => S_AXI_AWVALID,
      I3 => \ashi_waddr_reg_n_0_[4]\,
      I4 => S_AXI_AWADDR(2),
      O => \input_value[351]_i_2_n_0\
    );
\input_value[351]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078FFFFFFFFFFFFF"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => S_AXI_AWVALID,
      I2 => \ashi_waddr_reg_n_0_[3]\,
      I3 => S_AXI_AWADDR(1),
      I4 => \^axi_wready_reg_0\,
      I5 => S_AXI_WVALID,
      O => \input_value[351]_i_3_n_0\
    );
\input_value[383]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \input_value[479]_i_2_n_0\,
      I1 => \axi4_write_state__0\,
      I2 => ashi_waddr(4),
      I3 => \input_value[511]_i_2_n_0\,
      I4 => ashi_waddr(5),
      I5 => ashi_write,
      O => FSM_sequential_axi4_write_state_reg_1(11)
    );
\input_value[415]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => ashi_waddr(2),
      I1 => resetn,
      I2 => \axi4_write_state__0\,
      I3 => ashi_waddr(3),
      I4 => \input_value[415]_i_2_n_0\,
      I5 => \input_value[511]_i_3_n_0\,
      O => FSM_sequential_axi4_write_state_reg_1(12)
    );
\input_value[415]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078FFFFFFFFFFFFF"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => S_AXI_AWVALID,
      I2 => \ashi_waddr_reg_n_0_[6]\,
      I3 => S_AXI_AWADDR(4),
      I4 => \^axi_wready_reg_0\,
      I5 => S_AXI_WVALID,
      O => \input_value[415]_i_2_n_0\
    );
\input_value[447]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \input_value[479]_i_2_n_0\,
      I1 => \axi4_write_state__0\,
      I2 => ashi_waddr(3),
      I3 => ashi_write,
      I4 => ashi_waddr(2),
      I5 => \input_value[511]_i_3_n_0\,
      O => FSM_sequential_axi4_write_state_reg_1(13)
    );
\input_value[479]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \input_value[479]_i_2_n_0\,
      I1 => \axi4_write_state__0\,
      I2 => ashi_waddr(2),
      I3 => ashi_waddr(3),
      I4 => ashi_write,
      I5 => \input_value[511]_i_3_n_0\,
      O => FSM_sequential_axi4_write_state_reg_1(14)
    );
\input_value[479]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FD5FF"
    )
        port map (
      I0 => resetn,
      I1 => \^axi_awready_reg_0\,
      I2 => S_AXI_AWVALID,
      I3 => \ashi_waddr_reg_n_0_[6]\,
      I4 => S_AXI_AWADDR(4),
      O => \input_value[479]_i_2_n_0\
    );
\input_value[511]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => ashi_write,
      I1 => ashi_waddr(6),
      I2 => \axi4_write_state__0\,
      I3 => resetn,
      I4 => \input_value[511]_i_2_n_0\,
      I5 => \input_value[511]_i_3_n_0\,
      O => FSM_sequential_axi4_write_state_reg_1(15)
    );
\input_value[511]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35553FFFF555FFFF"
    )
        port map (
      I0 => \ashi_waddr_reg_n_0_[3]\,
      I1 => S_AXI_AWADDR(1),
      I2 => \^axi_awready_reg_0\,
      I3 => S_AXI_AWVALID,
      I4 => \ashi_waddr_reg_n_0_[2]\,
      I5 => S_AXI_AWADDR(0),
      O => \input_value[511]_i_2_n_0\
    );
\input_value[511]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35553FFFF555FFFF"
    )
        port map (
      I0 => \ashi_waddr_reg_n_0_[5]\,
      I1 => S_AXI_AWADDR(3),
      I2 => \^axi_awready_reg_0\,
      I3 => S_AXI_AWVALID,
      I4 => \ashi_waddr_reg_n_0_[4]\,
      I5 => S_AXI_AWADDR(2),
      O => \input_value[511]_i_3_n_0\
    );
\input_value[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \input_value[63]_i_2_n_0\,
      I1 => \input_value[255]_i_2_n_0\,
      I2 => ashi_write,
      I3 => ashi_waddr(2),
      I4 => resetn,
      I5 => ashi_waddr(6),
      O => FSM_sequential_axi4_write_state_reg_1(1)
    );
\input_value[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAACFFFCAAA"
    )
        port map (
      I0 => \ashi_waddr_reg_n_0_[3]\,
      I1 => S_AXI_AWADDR(1),
      I2 => \^axi_awready_reg_0\,
      I3 => S_AXI_AWVALID,
      I4 => \ashi_waddr_reg_n_0_[4]\,
      I5 => S_AXI_AWADDR(2),
      O => \input_value[63]_i_2_n_0\
    );
\input_value[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => ashi_waddr(2),
      I1 => ashi_waddr(4),
      I2 => \input_value[255]_i_2_n_0\,
      I3 => ashi_waddr(3),
      I4 => ashi_write,
      I5 => \input_value[479]_i_2_n_0\,
      O => FSM_sequential_axi4_write_state_reg_1(2)
    );
read_state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF7700"
    )
        port map (
      I0 => S_AXI_RREADY,
      I1 => \^axi_rvalid_reg_0\,
      I2 => \^axi_arready_reg_0\,
      I3 => read_state_reg_n_0,
      I4 => S_AXI_ARVALID,
      O => read_state_i_1_n_0
    );
read_state_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => read_state_i_1_n_0,
      Q => read_state_reg_n_0,
      R => \^sr\(0)
    );
write_state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBF00BF00BF00"
    )
        port map (
      I0 => \axi4_write_state__0\,
      I1 => S_AXI_BREADY,
      I2 => \^axi_bvalid_reg_0\,
      I3 => write_state_reg_n_0,
      I4 => S_AXI_WVALID,
      I5 => \^axi_wready_reg_0\,
      O => write_state_i_1_n_0
    );
write_state_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => write_state_i_1_n_0,
      Q => write_state_reg_n_0,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_simframe_ctl_0_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_1_simframe_ctl_0_0_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_simframe_ctl_0_0_xpm_cdc_sync_rst : entity is 4;
  attribute INIT : string;
  attribute INIT of design_1_simframe_ctl_0_0_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_1_simframe_ctl_0_0_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_simframe_ctl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_simframe_ctl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_simframe_ctl_0_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_simframe_ctl_0_0_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_simframe_ctl_0_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end design_1_simframe_ctl_0_0_xpm_cdc_sync_rst;

architecture STRUCTURE of design_1_simframe_ctl_0_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair49";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(12 downto 0) <= \^q\(12 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[11]_i_2__0_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__0_n_0\
    );
\count_value_i[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \count_value_i[11]_i_2__0_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \count_value_i[11]_i_1__0_n_0\
    );
\count_value_i[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__0_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[11]_i_2__0_n_0\
    );
\count_value_i[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(10),
      I1 => \count_value_i[12]_i_2__0_n_0\,
      I2 => \^q\(11),
      I3 => \^q\(12),
      O => \count_value_i[12]_i_1__0_n_0\
    );
\count_value_i[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2__0_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \count_value_i[12]_i_2__0_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[10]_i_1__0_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[11]_i_1__0_n_0\,
      Q => \^q\(11),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[12]_i_1__0_n_0\,
      Q => \^q\(12),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_i,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC4D5D5D5"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_i,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(9),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(11),
      I3 => \^q\(11),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(10),
      I5 => \^q\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(12),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(12),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(9),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(11),
      I3 => \^q\(11),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(10),
      I5 => \^q\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_0\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    \count_value_i_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_0\ : entity is "xpm_counter_updn";
end \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_0\;

architecture STRUCTURE of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair54";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[11]_i_2__1_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__1_n_0\
    );
\count_value_i[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \count_value_i[11]_i_2__1_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \count_value_i[11]_i_1__1_n_0\
    );
\count_value_i[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__1_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[11]_i_2__1_n_0\
    );
\count_value_i[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(10),
      I1 => \count_value_i[12]_i_2__1_n_0\,
      I2 => \^q\(11),
      I3 => \^q\(12),
      O => \count_value_i[12]_i_1__1_n_0\
    );
\count_value_i[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2__1_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \count_value_i[12]_i_2__1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => \count_value_i_reg[12]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_i,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[10]_i_1__1_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[11]_i_1__1_n_0\,
      Q => \^q\(11),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[12]_i_1__1_n_0\,
      Q => \^q\(12),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[12]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_i,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(12),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      I5 => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(9),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(11),
      I3 => \^q\(11),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(10),
      I5 => \^q\(10),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_2\ : entity is "xpm_counter_updn";
end \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_2\;

architecture STRUCTURE of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_2\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair18";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(12 downto 0) <= \^q\(12 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[11]_i_2__0_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__0_n_0\
    );
\count_value_i[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \count_value_i[11]_i_2__0_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \count_value_i[11]_i_1__0_n_0\
    );
\count_value_i[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__0_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[11]_i_2__0_n_0\
    );
\count_value_i[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(10),
      I1 => \count_value_i[12]_i_2__0_n_0\,
      I2 => \^q\(11),
      I3 => \^q\(12),
      O => \count_value_i[12]_i_1__0_n_0\
    );
\count_value_i[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2__0_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \count_value_i[12]_i_2__0_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[10]_i_1__0_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[11]_i_1__0_n_0\,
      Q => \^q\(11),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[12]_i_1__0_n_0\,
      Q => \^q\(12),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_i,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC4D5D5D5"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_i,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(9),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(11),
      I3 => \^q\(11),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(10),
      I5 => \^q\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(12),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(12),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(9),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(11),
      I3 => \^q\(11),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(10),
      I5 => \^q\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_5\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    \count_value_i_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_5\ : entity is "xpm_counter_updn";
end \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_5\;

architecture STRUCTURE of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair23";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[11]_i_2__1_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__1_n_0\
    );
\count_value_i[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \count_value_i[11]_i_2__1_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \count_value_i[11]_i_1__1_n_0\
    );
\count_value_i[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__1_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[11]_i_2__1_n_0\
    );
\count_value_i[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(10),
      I1 => \count_value_i[12]_i_2__1_n_0\,
      I2 => \^q\(11),
      I3 => \^q\(12),
      O => \count_value_i[12]_i_1__1_n_0\
    );
\count_value_i[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2__1_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \count_value_i[12]_i_2__1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => \count_value_i_reg[12]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_i,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[10]_i_1__1_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[11]_i_1__1_n_0\,
      Q => \^q\(11),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[12]_i_1__1_n_0\,
      Q => \^q\(12),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[12]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[12]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_i,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(12),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      I5 => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(9),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(11),
      I3 => \^q\(11),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(10),
      I5 => \^q\(10),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair52";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[11]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1_n_0\
    );
\count_value_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \count_value_i[11]_i_2_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \count_value_i[11]_i_1_n_0\
    );
\count_value_i[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[11]_i_2_n_0\
    );
\count_value_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(10),
      I1 => \count_value_i[12]_i_2_n_0\,
      I2 => \^q\(11),
      I3 => \^q\(12),
      O => \count_value_i[12]_i_1_n_0\
    );
\count_value_i[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \count_value_i[12]_i_2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[10]_i_1_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[11]_i_1_n_0\,
      Q => \^q\(11),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[12]_i_1_n_0\,
      Q => \^q\(12),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_wr_en_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_1\ : entity is "xpm_counter_updn";
end \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_1\;

architecture STRUCTURE of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair57";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[11]_i_2__2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__2_n_0\
    );
\count_value_i[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \count_value_i[11]_i_2__2_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \count_value_i[11]_i_1__2_n_0\
    );
\count_value_i[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[11]_i_2__2_n_0\
    );
\count_value_i[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(10),
      I1 => \count_value_i[12]_i_2__2_n_0\,
      I2 => \^q\(11),
      I3 => \^q\(12),
      O => \count_value_i[12]_i_1__2_n_0\
    );
\count_value_i[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2__2_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \count_value_i[12]_i_2__2_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_i,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[10]_i_1__2_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[11]_i_1__2_n_0\,
      Q => \^q\(11),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[12]_i_1__2_n_0\,
      Q => \^q\(12),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_3\ : entity is "xpm_counter_updn";
end \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_3\;

architecture STRUCTURE of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair21";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[11]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1_n_0\
    );
\count_value_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \count_value_i[11]_i_2_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \count_value_i[11]_i_1_n_0\
    );
\count_value_i[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[11]_i_2_n_0\
    );
\count_value_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(10),
      I1 => \count_value_i[12]_i_2_n_0\,
      I2 => \^q\(11),
      I3 => \^q\(12),
      O => \count_value_i[12]_i_1_n_0\
    );
\count_value_i[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \count_value_i[12]_i_2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[10]_i_1_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[11]_i_1_n_0\,
      Q => \^q\(11),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[12]_i_1_n_0\,
      Q => \^q\(12),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_wr_en_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_6\ : entity is "xpm_counter_updn";
end \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_6\;

architecture STRUCTURE of \design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair26";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[11]_i_2__2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__2_n_0\
    );
\count_value_i[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \count_value_i[11]_i_2__2_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \count_value_i[11]_i_1__2_n_0\
    );
\count_value_i[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[11]_i_2__2_n_0\
    );
\count_value_i[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(10),
      I1 => \count_value_i[12]_i_2__2_n_0\,
      I2 => \^q\(11),
      I3 => \^q\(12),
      O => \count_value_i[12]_i_1__2_n_0\
    );
\count_value_i[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \count_value_i[9]_i_2__2_n_0\,
      I4 => \^q\(6),
      I5 => \^q\(8),
      O => \count_value_i[12]_i_2__2_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_i,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[10]_i_1__2_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[11]_i_1__2_n_0\,
      Q => \^q\(11),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[12]_i_1__2_n_0\,
      Q => \^q\(12),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_i,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_simframe_ctl_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
end design_1_simframe_ctl_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of design_1_simframe_ctl_0_0_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_simframe_ctl_0_0_xpm_fifo_reg_bit_4 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_simframe_ctl_0_0_xpm_fifo_reg_bit_4 : entity is "xpm_fifo_reg_bit";
end design_1_simframe_ctl_0_0_xpm_fifo_reg_bit_4;

architecture STRUCTURE of design_1_simframe_ctl_0_0_xpm_fifo_reg_bit_4 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_simframe_ctl_0_0_xpm_fifo_rst is
  port (
    ram_wr_en_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[12]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end design_1_simframe_ctl_0_0_xpm_fifo_rst;

architecture STRUCTURE of design_1_simframe_ctl_0_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[12]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_i
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_simframe_ctl_0_0_xpm_fifo_rst_7 is
  port (
    ram_wr_en_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[12]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_simframe_ctl_0_0_xpm_fifo_rst_7 : entity is "xpm_fifo_rst";
end design_1_simframe_ctl_0_0_xpm_fifo_rst_7;

architecture STRUCTURE of design_1_simframe_ctl_0_0_xpm_fifo_rst_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[12]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_i
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_simframe_ctl_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 43 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 43 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 43 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 43 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 13;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 13;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 360448;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 8192;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 13;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 13;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 13;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 13;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_simframe_ctl_0_0_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of design_1_simframe_ctl_0_0_xpm_memory_base : entity is 44;
end design_1_simframe_ctl_0_0_xpm_memory_base;

architecture STRUCTURE of design_1_simframe_ctl_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 360448;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3\ : label is "soft_lutpair31";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4\ : label is "soft_lutpair31";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 2048;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 3071;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 2048;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 3071;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 2048;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 3071;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4\ : label is "soft_lutpair32";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 3072;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 3072;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 4095;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 3072;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 4095;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4\ : label is "soft_lutpair32";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 4096;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 5119;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 4096;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 5119;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 4096;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 5119;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4\ : label is "soft_lutpair33";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 5120;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 6143;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 5120;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 6143;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 5120;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 6143;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4\ : label is "soft_lutpair33";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 6144;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 7167;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 6144;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 7167;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 6144;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 7167;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4\ : label is "soft_lutpair34";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 7168;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 8191;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 7168;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 8191;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 7168;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 8191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4\ : label is "soft_lutpair34";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 36;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 43;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 4095;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 36;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 43;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 4095;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 43;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3\ : label is "soft_lutpair47";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 4096;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 8191;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 36;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 43;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 4096;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 8191;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 36;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 43;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 4096;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 8191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 43;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3\ : label is "soft_lutpair47";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      I2 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(11),
      I3 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(11),
      I3 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => addrb(11),
      I1 => addrb(12),
      I2 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => enb,
      I1 => addrb(11),
      I2 => addrb(12),
      I3 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => wea(0),
      I1 => addra(11),
      I2 => addra(12),
      I3 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(12),
      I2 => addrb(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(12),
      I3 => addrb(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(12),
      I3 => addra(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(11),
      I2 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      I2 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(11),
      I3 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(11),
      I3 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(11),
      I2 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      I2 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(11),
      I3 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(11),
      I3 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(12),
      I2 => addrb(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(12),
      I3 => addrb(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(12),
      I3 => addra(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(11),
      I2 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      I2 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(11),
      I3 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(11),
      I3 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\,
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => enb,
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(35 downto 32),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => addrb(11),
      I1 => addrb(12),
      I2 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => enb,
      I1 => addrb(11),
      I2 => addrb(12),
      I3 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wea(0),
      I1 => addra(11),
      I2 => addra(12),
      I3 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_8\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 8) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED\(31 downto 8),
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_139\,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(43 downto 36),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_1_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enb,
      I1 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wea(0),
      I1 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_9\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 8) => B"000000000000000000000000",
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1_n_0\,
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => enb,
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(43 downto 36),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => doutb(43 downto 36),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => addra(12),
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enb,
      I1 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_simframe_ctl_0_0_xpm_memory_base__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 43 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 43 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 43 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 43 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 13;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 13;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 360448;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 8192;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 13;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 13;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 13;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 13;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ : entity is 44;
end \design_1_simframe_ctl_0_0_xpm_memory_base__2\;

architecture STRUCTURE of \design_1_simframe_ctl_0_0_xpm_memory_base__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 360448;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3\ : label is "soft_lutpair0";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4\ : label is "soft_lutpair0";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 2048;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 3071;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 2048;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 3071;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 2048;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 3071;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4\ : label is "soft_lutpair1";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 3072;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 3072;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 4095;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 3072;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 4095;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4\ : label is "soft_lutpair1";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 4096;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 5119;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 4096;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 5119;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 4096;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 5119;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4\ : label is "soft_lutpair2";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 5120;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 6143;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 5120;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 6143;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 5120;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 6143;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4\ : label is "soft_lutpair2";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 6144;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 7167;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 6144;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 7167;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 6144;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 7167;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4\ : label is "soft_lutpair3";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 7168;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 8191;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 7168;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 8191;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 7168;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 8191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 35;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4\ : label is "soft_lutpair3";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 36;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 43;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 4095;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 36;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 43;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 4095;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 43;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3\ : label is "soft_lutpair16";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 4096;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 8191;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 36;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 43;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 4096;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 8191;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 36;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 43;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 360448;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 4096;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 8191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_9\ : label is 43;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3\ : label is "soft_lutpair16";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      I2 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(11),
      I3 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(11),
      I3 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => addrb(11),
      I1 => addrb(12),
      I2 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => enb,
      I1 => addrb(11),
      I2 => addrb(12),
      I3 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => wea(0),
      I1 => addra(11),
      I2 => addra(12),
      I3 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(12),
      I2 => addrb(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(12),
      I3 => addrb(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(12),
      I3 => addra(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(11),
      I2 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      I2 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(11),
      I3 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(11),
      I3 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(11),
      I2 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      I2 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(11),
      I3 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(11),
      I3 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(12),
      I2 => addrb(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(11),
      I1 => addra(12),
      I2 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(12),
      I3 => addrb(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(12),
      I3 => addra(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(11),
      I2 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      I2 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(11),
      I3 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(11),
      I3 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\,
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => enb,
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(35 downto 32),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => addrb(11),
      I1 => addrb(12),
      I2 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(10),
      I1 => addra(12),
      I2 => addra(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => enb,
      I1 => addrb(11),
      I2 => addrb(12),
      I3 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wea(0),
      I1 => addra(11),
      I2 => addra(12),
      I3 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_8\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 8) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED\(31 downto 8),
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_139\,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(43 downto 36),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_1_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enb,
      I1 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wea(0),
      I1 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_9\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 8) => B"000000000000000000000000",
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1_n_0\,
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => enb,
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => dina(43 downto 36),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => doutb(43 downto 36),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => addra(12),
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_9_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enb,
      I1 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wea(0),
      I1 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_simframe_ctl_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 43 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 43 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 8192;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 360448;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 8192;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 8187;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 8187;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 14;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 13;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 44;
  attribute READ_MODE : integer;
  attribute READ_MODE of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 825241648;
  attribute VERSION : integer;
  attribute VERSION of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 44;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 14;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 13;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 13;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of design_1_simframe_ctl_0_0_xpm_fifo_base : entity is 1;
end design_1_simframe_ctl_0_0_xpm_fifo_base;

architecture STRUCTURE of design_1_simframe_ctl_0_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg_n_0\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_11 : STD_LOGIC;
  signal wrpp1_inst_n_12 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair60";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair61";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 43;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 8191;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 360448;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 8192;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair61";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gen_fwft.empty_fwft_i_reg_n_0\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \gen_fwft.empty_fwft_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_15,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_16,
      Q => full_n,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.design_1_simframe_ctl_0_0_xpm_memory_base
     port map (
      addra(12 downto 0) => wr_pntr_ext(12 downto 0),
      addrb(12 downto 0) => rd_pntr_ext(12 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(43 downto 0) => din(43 downto 0),
      dinb(43 downto 0) => B"00000000000000000000000000000000000000000000",
      douta(43 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(43 downto 0),
      doutb(43 downto 0) => dout(43 downto 0),
      ena => '0',
      enb => rdp_inst_n_13,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_i,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_13,
      Q(12 downto 0) => rd_pntr_ext(12 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_15,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_16,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(12 downto 0) => wr_pntr_ext(12 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(12) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(11) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(10) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(9) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(8) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(7) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(6) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(5) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(4) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(3) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(2) => wrpp1_inst_n_10,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(1) => wrpp1_inst_n_11,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(0) => wrpp1_inst_n_12,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1\
     port map (
      Q(12 downto 0) => \count_value_i__0\(12 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_13,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_simframe_ctl_0_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_0\
     port map (
      Q(12 downto 0) => wr_pntr_ext(12 downto 0),
      \count_value_i_reg[12]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[6]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(12 downto 0) => \count_value_i__0\(12 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_i => ram_wr_en_i,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_1\
     port map (
      Q(12) => wrpp1_inst_n_0,
      Q(11) => wrpp1_inst_n_1,
      Q(10) => wrpp1_inst_n_2,
      Q(9) => wrpp1_inst_n_3,
      Q(8) => wrpp1_inst_n_4,
      Q(7) => wrpp1_inst_n_5,
      Q(6) => wrpp1_inst_n_6,
      Q(5) => wrpp1_inst_n_7,
      Q(4) => wrpp1_inst_n_8,
      Q(3) => wrpp1_inst_n_9,
      Q(2) => wrpp1_inst_n_10,
      Q(1) => wrpp1_inst_n_11,
      Q(0) => wrpp1_inst_n_12,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[6]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_i => ram_wr_en_i,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.design_1_simframe_ctl_0_0_xpm_fifo_rst
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[12]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_i => ram_wr_en_i,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 43 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 43 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 8192;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 360448;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 8192;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 8187;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 8187;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 14;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 13;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 44;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 825241648;
  attribute VERSION : integer;
  attribute VERSION of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 44;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 14;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 13;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 13;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ : entity is 1;
end \design_1_simframe_ctl_0_0_xpm_fifo_base__2\;

architecture STRUCTURE of \design_1_simframe_ctl_0_0_xpm_fifo_base__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg_n_0\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_11 : STD_LOGIC;
  signal wrpp1_inst_n_12 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair30";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 43;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 8191;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 360448;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 8192;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair30";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gen_fwft.empty_fwft_i_reg_n_0\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \gen_fwft.empty_fwft_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_15,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_16,
      Q => full_n,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_simframe_ctl_0_0_xpm_memory_base__2\
     port map (
      addra(12 downto 0) => wr_pntr_ext(12 downto 0),
      addrb(12 downto 0) => rd_pntr_ext(12 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(43 downto 0) => din(43 downto 0),
      dinb(43 downto 0) => B"00000000000000000000000000000000000000000000",
      douta(43 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(43 downto 0),
      doutb(43 downto 0) => dout(43 downto 0),
      ena => '0',
      enb => rdp_inst_n_13,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_i,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_2\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_13,
      Q(12 downto 0) => rd_pntr_ext(12 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_15,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_16,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(12 downto 0) => wr_pntr_ext(12 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(12) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(11) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(10) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(9) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(8) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(7) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(6) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(5) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(4) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(3) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(2) => wrpp1_inst_n_10,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(1) => wrpp1_inst_n_11,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(0) => wrpp1_inst_n_12,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_3\
     port map (
      Q(12 downto 0) => \count_value_i__0\(12 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_13,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_simframe_ctl_0_0_xpm_fifo_reg_bit_4
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized0_5\
     port map (
      Q(12 downto 0) => wr_pntr_ext(12 downto 0),
      \count_value_i_reg[12]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[6]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(12 downto 0) => \count_value_i__0\(12 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_i => ram_wr_en_i,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\design_1_simframe_ctl_0_0_xpm_counter_updn__parameterized1_6\
     port map (
      Q(12) => wrpp1_inst_n_0,
      Q(11) => wrpp1_inst_n_1,
      Q(10) => wrpp1_inst_n_2,
      Q(9) => wrpp1_inst_n_3,
      Q(8) => wrpp1_inst_n_4,
      Q(7) => wrpp1_inst_n_5,
      Q(6) => wrpp1_inst_n_6,
      Q(5) => wrpp1_inst_n_7,
      Q(4) => wrpp1_inst_n_8,
      Q(3) => wrpp1_inst_n_9,
      Q(2) => wrpp1_inst_n_10,
      Q(1) => wrpp1_inst_n_11,
      Q(0) => wrpp1_inst_n_12,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[6]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_i => ram_wr_en_i,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.design_1_simframe_ctl_0_0_xpm_fifo_rst_7
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[12]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_i => ram_wr_en_i,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_simframe_ctl_0_0_xpm_fifo_axis is
  port (
    s_aresetn : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_axis : out STD_LOGIC;
    wr_data_count_axis : out STD_LOGIC_VECTOR ( 0 to 0 );
    almost_full_axis : out STD_LOGIC;
    prog_empty_axis : out STD_LOGIC;
    rd_data_count_axis : out STD_LOGIC_VECTOR ( 0 to 0 );
    almost_empty_axis : out STD_LOGIC;
    injectsbiterr_axis : in STD_LOGIC;
    injectdbiterr_axis : in STD_LOGIC;
    sbiterr_axis : out STD_LOGIC;
    dbiterr_axis : out STD_LOGIC
  );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 44;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 44;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 2;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "16'b0000000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 8192;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "auto";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 13;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 0;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 32;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 32;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 42;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 41;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 40;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 36;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 4053;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 43;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 1;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "0000";
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of design_1_simframe_ctl_0_0_xpm_fifo_axis : entity is "true";
end design_1_simframe_ctl_0_0_xpm_fifo_axis;

architecture STRUCTURE of design_1_simframe_ctl_0_0_xpm_fifo_axis is
  signal \<const0>\ : STD_LOGIC;
  signal \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal rst_axis : STD_LOGIC;
  signal xpm_fifo_base_inst_i_1_n_0 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "TRUE";
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 8192;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 360448;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 8192;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 8187;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 8187;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 14;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 44;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES_integer : integer;
  attribute USE_ADV_FEATURES_integer of xpm_fifo_base_inst : label is 825241648;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 44;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 14;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 13;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty_axis <= \<const0>\;
  almost_full_axis <= \<const0>\;
  dbiterr_axis <= \<const0>\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  prog_empty_axis <= \<const0>\;
  prog_full_axis <= \<const0>\;
  rd_data_count_axis(0) <= \<const0>\;
  sbiterr_axis <= \<const0>\;
  wr_data_count_axis(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst\: entity work.design_1_simframe_ctl_0_0_xpm_cdc_sync_rst
     port map (
      dest_clk => s_aclk,
      dest_rst => rst_axis,
      src_rst => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
xpm_fifo_base_inst: entity work.design_1_simframe_ctl_0_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => \^m_axis_tvalid\,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(43) => s_axis_tlast,
      din(42) => s_axis_tuser(0),
      din(41) => s_axis_tdest(0),
      din(40) => s_axis_tid(0),
      din(39 downto 36) => s_axis_tkeep(3 downto 0),
      din(35 downto 32) => s_axis_tstrb(3 downto 0),
      din(31 downto 0) => s_axis_tdata(31 downto 0),
      dout(43) => m_axis_tlast,
      dout(42) => m_axis_tuser(0),
      dout(41) => m_axis_tdest(0),
      dout(40) => m_axis_tid(0),
      dout(39 downto 36) => m_axis_tkeep(3 downto 0),
      dout(35 downto 32) => m_axis_tstrb(3 downto 0),
      dout(31 downto 0) => m_axis_tdata(31 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => s_axis_tready,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(0),
      rd_en => xpm_fifo_base_inst_i_1_n_0,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst_axis,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => s_aclk,
      wr_data_count(0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(0),
      wr_en => s_axis_tvalid,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => xpm_fifo_base_inst_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ is
  port (
    s_aresetn : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_axis : out STD_LOGIC;
    wr_data_count_axis : out STD_LOGIC_VECTOR ( 0 to 0 );
    almost_full_axis : out STD_LOGIC;
    prog_empty_axis : out STD_LOGIC;
    rd_data_count_axis : out STD_LOGIC_VECTOR ( 0 to 0 );
    almost_empty_axis : out STD_LOGIC;
    injectsbiterr_axis : in STD_LOGIC;
    injectdbiterr_axis : in STD_LOGIC;
    sbiterr_axis : out STD_LOGIC;
    dbiterr_axis : out STD_LOGIC
  );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 44;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 44;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 2;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "16'b0000000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 8192;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "auto";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 13;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "xpm_fifo_axis";
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 32;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 32;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 42;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 41;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 40;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 36;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 4053;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 43;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "0000";
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ : entity is "true";
end \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\;

architecture STRUCTURE of \design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal rst_axis : STD_LOGIC;
  signal xpm_fifo_base_inst_i_1_n_0 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "TRUE";
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 8192;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 360448;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 8192;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 8187;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 8187;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 14;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 44;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES_integer : integer;
  attribute USE_ADV_FEATURES_integer of xpm_fifo_base_inst : label is 825241648;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 44;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 14;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 13;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty_axis <= \<const0>\;
  almost_full_axis <= \<const0>\;
  dbiterr_axis <= \<const0>\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  prog_empty_axis <= \<const0>\;
  prog_full_axis <= \<const0>\;
  rd_data_count_axis(0) <= \<const0>\;
  sbiterr_axis <= \<const0>\;
  wr_data_count_axis(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst\: entity work.\design_1_simframe_ctl_0_0_xpm_cdc_sync_rst__2\
     port map (
      dest_clk => s_aclk,
      dest_rst => rst_axis,
      src_rst => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
xpm_fifo_base_inst: entity work.\design_1_simframe_ctl_0_0_xpm_fifo_base__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => \^m_axis_tvalid\,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(43) => s_axis_tlast,
      din(42) => s_axis_tuser(0),
      din(41) => s_axis_tdest(0),
      din(40) => s_axis_tid(0),
      din(39 downto 36) => s_axis_tkeep(3 downto 0),
      din(35 downto 32) => s_axis_tstrb(3 downto 0),
      din(31 downto 0) => s_axis_tdata(31 downto 0),
      dout(43) => m_axis_tlast,
      dout(42) => m_axis_tuser(0),
      dout(41) => m_axis_tdest(0),
      dout(40) => m_axis_tid(0),
      dout(39 downto 36) => m_axis_tkeep(3 downto 0),
      dout(35 downto 32) => m_axis_tstrb(3 downto 0),
      dout(31 downto 0) => m_axis_tdata(31 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => s_axis_tready,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(0),
      rd_en => xpm_fifo_base_inst_i_1_n_0,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst_axis,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => s_aclk,
      wr_data_count(0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(0),
      wr_en => s_axis_tvalid,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => xpm_fifo_base_inst_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_simframe_ctl_0_0_simframe_ctl is
  port (
    AXI_AWREADY_reg : out STD_LOGIC;
    AXI_WREADY_reg : out STD_LOGIC;
    AXI_BVALID_reg : out STD_LOGIC;
    AXI_ARREADY_reg : out STD_LOGIC;
    AXIS_OUT_TVALID_reg_0 : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_RVALID_reg : out STD_LOGIC;
    AXIS_OUT_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    resetn : in STD_LOGIC;
    clk : in STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    AXIS_OUT_TREADY : in STD_LOGIC
  );
end design_1_simframe_ctl_0_0_simframe_ctl;

architecture STRUCTURE of design_1_simframe_ctl_0_0_simframe_ctl is
  signal AXIS_OUT_TVALID_i_1_n_0 : STD_LOGIC;
  signal AXIS_OUT_TVALID_i_2_n_0 : STD_LOGIC;
  signal \^axis_out_tvalid_reg_0\ : STD_LOGIC;
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_rresp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \active_fifo[0]_i_1_n_0\ : STD_LOGIC;
  signal \active_fifo[1]_i_1_n_0\ : STD_LOGIC;
  signal \active_fifo_reg_n_0_[0]\ : STD_LOGIC;
  signal \active_fifo_reg_n_0_[1]\ : STD_LOGIC;
  signal ashi_rdata : STD_LOGIC;
  signal \ashi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \ashi_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal ashi_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \axi4_write_state__0\ : STD_LOGIC;
  signal axi_slave_n_100 : STD_LOGIC;
  signal axi_slave_n_101 : STD_LOGIC;
  signal axi_slave_n_102 : STD_LOGIC;
  signal axi_slave_n_103 : STD_LOGIC;
  signal axi_slave_n_104 : STD_LOGIC;
  signal axi_slave_n_105 : STD_LOGIC;
  signal axi_slave_n_106 : STD_LOGIC;
  signal axi_slave_n_107 : STD_LOGIC;
  signal axi_slave_n_108 : STD_LOGIC;
  signal axi_slave_n_109 : STD_LOGIC;
  signal axi_slave_n_110 : STD_LOGIC;
  signal axi_slave_n_111 : STD_LOGIC;
  signal axi_slave_n_112 : STD_LOGIC;
  signal axi_slave_n_113 : STD_LOGIC;
  signal axi_slave_n_114 : STD_LOGIC;
  signal axi_slave_n_115 : STD_LOGIC;
  signal axi_slave_n_116 : STD_LOGIC;
  signal axi_slave_n_117 : STD_LOGIC;
  signal axi_slave_n_118 : STD_LOGIC;
  signal axi_slave_n_119 : STD_LOGIC;
  signal axi_slave_n_120 : STD_LOGIC;
  signal axi_slave_n_121 : STD_LOGIC;
  signal axi_slave_n_122 : STD_LOGIC;
  signal axi_slave_n_123 : STD_LOGIC;
  signal axi_slave_n_124 : STD_LOGIC;
  signal axi_slave_n_125 : STD_LOGIC;
  signal axi_slave_n_126 : STD_LOGIC;
  signal axi_slave_n_127 : STD_LOGIC;
  signal axi_slave_n_128 : STD_LOGIC;
  signal axi_slave_n_129 : STD_LOGIC;
  signal axi_slave_n_40 : STD_LOGIC;
  signal axi_slave_n_41 : STD_LOGIC;
  signal axi_slave_n_42 : STD_LOGIC;
  signal axi_slave_n_54 : STD_LOGIC;
  signal axi_slave_n_6 : STD_LOGIC;
  signal axi_slave_n_66 : STD_LOGIC;
  signal axi_slave_n_67 : STD_LOGIC;
  signal axi_slave_n_69 : STD_LOGIC;
  signal axi_slave_n_7 : STD_LOGIC;
  signal axi_slave_n_70 : STD_LOGIC;
  signal axi_slave_n_71 : STD_LOGIC;
  signal axi_slave_n_72 : STD_LOGIC;
  signal axi_slave_n_73 : STD_LOGIC;
  signal axi_slave_n_74 : STD_LOGIC;
  signal axi_slave_n_75 : STD_LOGIC;
  signal axi_slave_n_76 : STD_LOGIC;
  signal axi_slave_n_77 : STD_LOGIC;
  signal axi_slave_n_78 : STD_LOGIC;
  signal axi_slave_n_79 : STD_LOGIC;
  signal axi_slave_n_80 : STD_LOGIC;
  signal axi_slave_n_81 : STD_LOGIC;
  signal axi_slave_n_82 : STD_LOGIC;
  signal axi_slave_n_83 : STD_LOGIC;
  signal axi_slave_n_84 : STD_LOGIC;
  signal axi_slave_n_85 : STD_LOGIC;
  signal axi_slave_n_86 : STD_LOGIC;
  signal axi_slave_n_87 : STD_LOGIC;
  signal axi_slave_n_89 : STD_LOGIC;
  signal axi_slave_n_90 : STD_LOGIC;
  signal axi_slave_n_91 : STD_LOGIC;
  signal axi_slave_n_93 : STD_LOGIC;
  signal axi_slave_n_94 : STD_LOGIC;
  signal axi_slave_n_95 : STD_LOGIC;
  signal axi_slave_n_96 : STD_LOGIC;
  signal axi_slave_n_97 : STD_LOGIC;
  signal axi_slave_n_98 : STD_LOGIC;
  signal axi_slave_n_99 : STD_LOGIC;
  signal data10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data15 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data16 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data17 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data19 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \f0_count[10]_i_2_n_0\ : STD_LOGIC;
  signal \f0_count[14]_i_4_n_0\ : STD_LOGIC;
  signal \f0_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \f0_count[9]_i_2_n_0\ : STD_LOGIC;
  signal f0_count_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal f0_reset_counter : STD_LOGIC;
  signal \f0_reset_counter[2]_i_4_n_0\ : STD_LOGIC;
  signal \f0_reset_counter[2]_i_6_n_0\ : STD_LOGIC;
  signal \f0_reset_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \f0_reset_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \f0_reset_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal f0in_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \f0in_tdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \f0in_tdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \f0in_tdata[9]_i_1_n_0\ : STD_LOGIC;
  signal f0in_tvalid : STD_LOGIC;
  signal f0in_tvalid_i_1_n_0 : STD_LOGIC;
  signal f0out_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal f0out_tready : STD_LOGIC;
  signal f0out_tvalid : STD_LOGIC;
  signal \f1_count[10]_i_2_n_0\ : STD_LOGIC;
  signal \f1_count[14]_i_4_n_0\ : STD_LOGIC;
  signal \f1_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \f1_count[9]_i_2_n_0\ : STD_LOGIC;
  signal f1_count_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal f1_reset0 : STD_LOGIC;
  signal f1_reset02_in : STD_LOGIC;
  signal f1_reset_counter : STD_LOGIC;
  signal \f1_reset_counter[2]_i_5_n_0\ : STD_LOGIC;
  signal \f1_reset_counter[2]_i_7_n_0\ : STD_LOGIC;
  signal \f1_reset_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \f1_reset_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \f1_reset_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal f1in_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \f1in_tdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \f1in_tdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \f1in_tdata[9]_i_1_n_0\ : STD_LOGIC;
  signal f1in_tvalid : STD_LOGIC;
  signal f1in_tvalid_i_1_n_0 : STD_LOGIC;
  signal f1out_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal f1out_tready : STD_LOGIC;
  signal f1out_tvalid : STD_LOGIC;
  signal fifo_0_i_1_n_0 : STD_LOGIC;
  signal fifo_1_i_1_n_0 : STD_LOGIC;
  signal \fifo_load_strobe_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_load_strobe_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_on_deck[1]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_on_deck[1]_i_11_n_0\ : STD_LOGIC;
  signal \fifo_on_deck[1]_i_12_n_0\ : STD_LOGIC;
  signal \fifo_on_deck[1]_i_13_n_0\ : STD_LOGIC;
  signal \fifo_on_deck[1]_i_7_n_0\ : STD_LOGIC;
  signal \fifo_on_deck[1]_i_8_n_0\ : STD_LOGIC;
  signal \fifo_on_deck_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_on_deck_reg_n_0_[1]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[10]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[11]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[12]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[13]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[14]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[15]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[16]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[17]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[18]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[19]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[20]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[21]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[22]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[23]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[24]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[25]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[26]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[27]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[28]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[29]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[30]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[31]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[8]\ : STD_LOGIC;
  signal \input_value_reg_n_0_[9]\ : STD_LOGIC;
  signal \osm_counter[10]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[10]_i_3_n_0\ : STD_LOGIC;
  signal \osm_counter[11]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[13]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[14]_i_1_n_0\ : STD_LOGIC;
  signal \osm_counter[14]_i_3_n_0\ : STD_LOGIC;
  signal \osm_counter[14]_i_4_n_0\ : STD_LOGIC;
  signal \osm_counter[14]_i_5_n_0\ : STD_LOGIC;
  signal \osm_counter[14]_i_6_n_0\ : STD_LOGIC;
  signal \osm_counter[14]_i_7_n_0\ : STD_LOGIC;
  signal \osm_counter[14]_i_8_n_0\ : STD_LOGIC;
  signal \osm_counter[14]_i_9_n_0\ : STD_LOGIC;
  signal \osm_counter[15]_i_1_n_0\ : STD_LOGIC;
  signal \osm_counter[15]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[15]_i_3_n_0\ : STD_LOGIC;
  signal \osm_counter[1]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[2]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter[9]_i_2_n_0\ : STD_LOGIC;
  signal \osm_counter__0\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \osm_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \osm_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal osm_state : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_fifo_0_almost_empty_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_0_almost_full_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_0_dbiterr_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_0_prog_empty_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_0_prog_full_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_0_sbiterr_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_0_rd_data_count_axis_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_0_wr_data_count_axis_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_1_almost_empty_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_1_almost_full_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_1_dbiterr_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_1_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_1_prog_empty_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_1_prog_full_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_1_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_1_sbiterr_axis_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_1_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_1_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_1_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_1_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_1_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_1_rd_data_count_axis_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_1_wr_data_count_axis_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FSM_sequential_axi4_write_state_i_3 : label is "soft_lutpair81";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_axi4_write_state_reg : label is "iSTATE:0,iSTATE0:1,";
  attribute SOFT_HLUTNM of \active_fifo[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ashi_rdata[0]_i_9\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ashi_rdata[1]_i_9\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \f0_reset_counter[2]_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \f0_reset_counter[2]_i_6\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of f0in_tvalid_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \f1_reset_counter[2]_i_5\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of f1in_tvalid_i_1 : label is "soft_lutpair73";
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of fifo_0 : label is 44;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of fifo_0 : label is 44;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of fifo_0 : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of fifo_0 : label is 2;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of fifo_0 : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of fifo_0 : label is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of fifo_0 : label is "16'b0000000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of fifo_0 : label is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of fifo_0 : label is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of fifo_0 : label is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of fifo_0 : label is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of fifo_0 : label is 8192;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of fifo_0 : label is "auto";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of fifo_0 : label is 13;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of fifo_0 : label is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of fifo_0 : label is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of fifo_0 : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of fifo_0 : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of fifo_0 : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of fifo_0 : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of fifo_0 : label is 0;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of fifo_0 : label is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of fifo_0 : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of fifo_0 : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of fifo_0 : label is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of fifo_0 : label is 32;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of fifo_0 : label is 32;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of fifo_0 : label is 42;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of fifo_0 : label is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of fifo_0 : label is 41;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of fifo_0 : label is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of fifo_0 : label is 40;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of fifo_0 : label is 36;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of fifo_0 : label is 4053;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of fifo_0 : label is 43;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of fifo_0 : label is 1;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of fifo_0 : label is "0000";
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of fifo_0 : label is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of fifo_0 : label is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of fifo_0 : label is "TRUE";
  attribute SOFT_HLUTNM of fifo_0_i_1 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of fifo_0_i_2 : label is "soft_lutpair74";
  attribute AXIS_DATA_WIDTH of fifo_1 : label is 44;
  attribute AXIS_FINAL_DATA_WIDTH of fifo_1 : label is 44;
  attribute CASCADE_HEIGHT of fifo_1 : label is 0;
  attribute CDC_SYNC_STAGES of fifo_1 : label is 2;
  attribute CLOCKING_MODE of fifo_1 : label is "common_clock";
  attribute ECC_MODE of fifo_1 : label is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS of fifo_1 : label is "16'b0000000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT of fifo_1 : label is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT of fifo_1 : label is "1'b0";
  attribute EN_ALMOST_FULL_INT of fifo_1 : label is "1'b0";
  attribute EN_DATA_VALID_INT of fifo_1 : label is "1'b1";
  attribute FIFO_DEPTH of fifo_1 : label is 8192;
  attribute FIFO_MEMORY_TYPE of fifo_1 : label is "auto";
  attribute LOG_DEPTH_AXIS of fifo_1 : label is 13;
  attribute PACKET_FIFO of fifo_1 : label is "false";
  attribute PKT_SIZE_LT8 of fifo_1 : label is "1'b0";
  attribute PROG_EMPTY_THRESH of fifo_1 : label is 10;
  attribute PROG_FULL_THRESH of fifo_1 : label is 10;
  attribute P_COMMON_CLOCK of fifo_1 : label is 1;
  attribute P_ECC_MODE of fifo_1 : label is 0;
  attribute P_FIFO_MEMORY_TYPE of fifo_1 : label is 0;
  attribute P_PKT_MODE of fifo_1 : label is 0;
  attribute RD_DATA_COUNT_WIDTH of fifo_1 : label is 1;
  attribute RELATED_CLOCKS of fifo_1 : label is 0;
  attribute SIM_ASSERT_CHK of fifo_1 : label is 0;
  attribute TDATA_OFFSET of fifo_1 : label is 32;
  attribute TDATA_WIDTH of fifo_1 : label is 32;
  attribute TDEST_OFFSET of fifo_1 : label is 42;
  attribute TDEST_WIDTH of fifo_1 : label is 1;
  attribute TID_OFFSET of fifo_1 : label is 41;
  attribute TID_WIDTH of fifo_1 : label is 1;
  attribute TKEEP_OFFSET of fifo_1 : label is 40;
  attribute TSTRB_OFFSET of fifo_1 : label is 36;
  attribute TUSER_MAX_WIDTH of fifo_1 : label is 4053;
  attribute TUSER_OFFSET of fifo_1 : label is 43;
  attribute TUSER_WIDTH of fifo_1 : label is 1;
  attribute USE_ADV_FEATURES of fifo_1 : label is "0000";
  attribute USE_ADV_FEATURES_INT of fifo_1 : label is 825241648;
  attribute WR_DATA_COUNT_WIDTH of fifo_1 : label is 1;
  attribute XPM_MODULE of fifo_1 : label is "TRUE";
  attribute SOFT_HLUTNM of fifo_1_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of fifo_1_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \osm_counter[11]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \osm_counter[13]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \osm_counter[14]_i_4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \osm_counter[14]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \osm_counter[14]_i_6\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \osm_counter[14]_i_8\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \osm_counter[15]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \osm_counter[2]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \osm_counter[3]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \osm_counter[4]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \osm_counter[7]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \osm_counter[8]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \osm_counter[9]_i_2\ : label is "soft_lutpair71";
begin
  AXIS_OUT_TVALID_reg_0 <= \^axis_out_tvalid_reg_0\;
  S_AXI_BRESP(0) <= \^s_axi_bresp\(0);
  S_AXI_RRESP(0) <= \^s_axi_rresp\(0);
\AXIS_OUT_TDATA[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDAD"
    )
        port map (
      I0 => \active_fifo_reg_n_0_[0]\,
      I1 => f0out_tdata(0),
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(0),
      O => AXIS_OUT_TDATA(0)
    );
\AXIS_OUT_TDATA[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(10),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(10),
      O => AXIS_OUT_TDATA(10)
    );
\AXIS_OUT_TDATA[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(11),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(11),
      O => AXIS_OUT_TDATA(11)
    );
\AXIS_OUT_TDATA[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(12),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(12),
      O => AXIS_OUT_TDATA(12)
    );
\AXIS_OUT_TDATA[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(13),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(13),
      O => AXIS_OUT_TDATA(13)
    );
\AXIS_OUT_TDATA[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(14),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(14),
      O => AXIS_OUT_TDATA(14)
    );
\AXIS_OUT_TDATA[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(15),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(15),
      O => AXIS_OUT_TDATA(15)
    );
\AXIS_OUT_TDATA[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(16),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(16),
      O => AXIS_OUT_TDATA(16)
    );
\AXIS_OUT_TDATA[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(17),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(17),
      O => AXIS_OUT_TDATA(17)
    );
\AXIS_OUT_TDATA[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(18),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(18),
      O => AXIS_OUT_TDATA(18)
    );
\AXIS_OUT_TDATA[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(19),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(19),
      O => AXIS_OUT_TDATA(19)
    );
\AXIS_OUT_TDATA[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(1),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(1),
      O => AXIS_OUT_TDATA(1)
    );
\AXIS_OUT_TDATA[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(20),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(20),
      O => AXIS_OUT_TDATA(20)
    );
\AXIS_OUT_TDATA[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(21),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(21),
      O => AXIS_OUT_TDATA(21)
    );
\AXIS_OUT_TDATA[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(22),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(22),
      O => AXIS_OUT_TDATA(22)
    );
\AXIS_OUT_TDATA[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(23),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(23),
      O => AXIS_OUT_TDATA(23)
    );
\AXIS_OUT_TDATA[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(24),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(24),
      O => AXIS_OUT_TDATA(24)
    );
\AXIS_OUT_TDATA[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(25),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(25),
      O => AXIS_OUT_TDATA(25)
    );
\AXIS_OUT_TDATA[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(26),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(26),
      O => AXIS_OUT_TDATA(26)
    );
\AXIS_OUT_TDATA[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(27),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(27),
      O => AXIS_OUT_TDATA(27)
    );
\AXIS_OUT_TDATA[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(28),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(28),
      O => AXIS_OUT_TDATA(28)
    );
\AXIS_OUT_TDATA[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(29),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(29),
      O => AXIS_OUT_TDATA(29)
    );
\AXIS_OUT_TDATA[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDAD"
    )
        port map (
      I0 => \active_fifo_reg_n_0_[0]\,
      I1 => f0out_tdata(2),
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(2),
      O => AXIS_OUT_TDATA(2)
    );
\AXIS_OUT_TDATA[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(30),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(30),
      O => AXIS_OUT_TDATA(30)
    );
\AXIS_OUT_TDATA[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(31),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(31),
      O => AXIS_OUT_TDATA(31)
    );
\AXIS_OUT_TDATA[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(3),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(3),
      O => AXIS_OUT_TDATA(3)
    );
\AXIS_OUT_TDATA[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDAD"
    )
        port map (
      I0 => \active_fifo_reg_n_0_[0]\,
      I1 => f0out_tdata(4),
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(4),
      O => AXIS_OUT_TDATA(4)
    );
\AXIS_OUT_TDATA[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(5),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(5),
      O => AXIS_OUT_TDATA(5)
    );
\AXIS_OUT_TDATA[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDAD"
    )
        port map (
      I0 => \active_fifo_reg_n_0_[0]\,
      I1 => f0out_tdata(6),
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(6),
      O => AXIS_OUT_TDATA(6)
    );
\AXIS_OUT_TDATA[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(7),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(7),
      O => AXIS_OUT_TDATA(7)
    );
\AXIS_OUT_TDATA[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(8),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(8),
      O => AXIS_OUT_TDATA(8)
    );
\AXIS_OUT_TDATA[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => f0out_tdata(9),
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tdata(9),
      O => AXIS_OUT_TDATA(9)
    );
AXIS_OUT_TVALID_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE2000000000000"
    )
        port map (
      I0 => \^axis_out_tvalid_reg_0\,
      I1 => AXIS_OUT_TVALID_i_2_n_0,
      I2 => \fifo_on_deck_reg_n_0_[1]\,
      I3 => \fifo_on_deck_reg_n_0_[0]\,
      I4 => osm_state,
      I5 => resetn,
      O => AXIS_OUT_TVALID_i_1_n_0
    );
AXIS_OUT_TVALID_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^axis_out_tvalid_reg_0\,
      I1 => AXIS_OUT_TREADY,
      I2 => \osm_counter[14]_i_3_n_0\,
      O => AXIS_OUT_TVALID_i_2_n_0
    );
AXIS_OUT_TVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => AXIS_OUT_TVALID_i_1_n_0,
      Q => \^axis_out_tvalid_reg_0\,
      R => '0'
    );
FSM_sequential_axi4_write_state_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \f1_reset_counter_reg_n_0_[1]\,
      I1 => \f1_reset_counter_reg_n_0_[0]\,
      I2 => \f1_reset_counter_reg_n_0_[2]\,
      O => f1_reset0
    );
FSM_sequential_axi4_write_state_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_slave_n_129,
      Q => \axi4_write_state__0\,
      R => f1_reset02_in
    );
\active_fifo[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \fifo_on_deck_reg_n_0_[0]\,
      I1 => \fifo_on_deck_reg_n_0_[1]\,
      I2 => osm_state,
      I3 => AXIS_OUT_TVALID_i_2_n_0,
      I4 => \active_fifo_reg_n_0_[0]\,
      O => \active_fifo[0]_i_1_n_0\
    );
\active_fifo[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAACAAA00000000"
    )
        port map (
      I0 => \active_fifo_reg_n_0_[1]\,
      I1 => \fifo_on_deck_reg_n_0_[1]\,
      I2 => AXIS_OUT_TVALID_i_2_n_0,
      I3 => osm_state,
      I4 => \fifo_on_deck_reg_n_0_[0]\,
      I5 => resetn,
      O => \active_fifo[1]_i_1_n_0\
    );
\active_fifo_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \active_fifo[0]_i_1_n_0\,
      Q => \active_fifo_reg_n_0_[0]\,
      R => f1_reset02_in
    );
\active_fifo_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \active_fifo[1]_i_1_n_0\,
      Q => \active_fifo_reg_n_0_[1]\,
      R => '0'
    );
\ashi_rdata[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \f0_reset_counter_reg_n_0_[2]\,
      I1 => \f0_reset_counter_reg_n_0_[0]\,
      I2 => \f0_reset_counter_reg_n_0_[1]\,
      I3 => resetn,
      O => \ashi_rdata[0]_i_9_n_0\
    );
\ashi_rdata[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \f1_reset_counter_reg_n_0_[2]\,
      I1 => \f1_reset_counter_reg_n_0_[0]\,
      I2 => \f1_reset_counter_reg_n_0_[1]\,
      I3 => resetn,
      O => \ashi_rdata[1]_i_9_n_0\
    );
\ashi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_109,
      Q => S_AXI_RDATA(0),
      R => '0'
    );
\ashi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_99,
      Q => S_AXI_RDATA(10),
      R => '0'
    );
\ashi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_98,
      Q => S_AXI_RDATA(11),
      R => '0'
    );
\ashi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_97,
      Q => S_AXI_RDATA(12),
      R => '0'
    );
\ashi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_96,
      Q => S_AXI_RDATA(13),
      R => '0'
    );
\ashi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_95,
      Q => S_AXI_RDATA(14),
      R => '0'
    );
\ashi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_110,
      Q => S_AXI_RDATA(15),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_111,
      Q => S_AXI_RDATA(16),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_112,
      Q => S_AXI_RDATA(17),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_113,
      Q => S_AXI_RDATA(18),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_114,
      Q => S_AXI_RDATA(19),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_108,
      Q => S_AXI_RDATA(1),
      R => '0'
    );
\ashi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_115,
      Q => S_AXI_RDATA(20),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_116,
      Q => S_AXI_RDATA(21),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_117,
      Q => S_AXI_RDATA(22),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_118,
      Q => S_AXI_RDATA(23),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_119,
      Q => S_AXI_RDATA(24),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_120,
      Q => S_AXI_RDATA(25),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_121,
      Q => S_AXI_RDATA(26),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_122,
      Q => S_AXI_RDATA(27),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_123,
      Q => S_AXI_RDATA(28),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_124,
      Q => S_AXI_RDATA(29),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_107,
      Q => S_AXI_RDATA(2),
      R => '0'
    );
\ashi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_125,
      Q => S_AXI_RDATA(30),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_126,
      Q => S_AXI_RDATA(31),
      R => axi_slave_n_67
    );
\ashi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_106,
      Q => S_AXI_RDATA(3),
      R => '0'
    );
\ashi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_105,
      Q => S_AXI_RDATA(4),
      R => '0'
    );
\ashi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_104,
      Q => S_AXI_RDATA(5),
      R => '0'
    );
\ashi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_103,
      Q => S_AXI_RDATA(6),
      R => '0'
    );
\ashi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_102,
      Q => S_AXI_RDATA(7),
      R => '0'
    );
\ashi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_101,
      Q => S_AXI_RDATA(8),
      R => '0'
    );
\ashi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ashi_rdata,
      D => axi_slave_n_100,
      Q => S_AXI_RDATA(9),
      R => '0'
    );
\ashi_rresp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_slave_n_128,
      Q => \^s_axi_rresp\(0),
      R => '0'
    );
\ashi_wresp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_slave_n_127,
      Q => \^s_axi_bresp\(0),
      R => '0'
    );
axi_slave: entity work.design_1_simframe_ctl_0_0_axi4_lite_slave
     port map (
      AXI_ARREADY_reg_0 => AXI_ARREADY_reg,
      AXI_ARREADY_reg_1 => axi_slave_n_67,
      AXI_AWREADY_reg_0 => AXI_AWREADY_reg,
      AXI_BVALID_reg_0 => AXI_BVALID_reg,
      AXI_RVALID_reg_0 => AXI_RVALID_reg,
      AXI_WREADY_reg_0 => AXI_WREADY_reg,
      AXI_WREADY_reg_1(1) => axi_slave_n_93,
      AXI_WREADY_reg_1(0) => axi_slave_n_94,
      D(1) => axi_slave_n_6,
      D(0) => axi_slave_n_7,
      E(0) => axi_slave_n_40,
      FSM_sequential_axi4_write_state_reg(0) => axi_slave_n_41,
      FSM_sequential_axi4_write_state_reg_0(0) => axi_slave_n_42,
      FSM_sequential_axi4_write_state_reg_1(15) => axi_slave_n_69,
      FSM_sequential_axi4_write_state_reg_1(14) => axi_slave_n_70,
      FSM_sequential_axi4_write_state_reg_1(13) => axi_slave_n_71,
      FSM_sequential_axi4_write_state_reg_1(12) => axi_slave_n_72,
      FSM_sequential_axi4_write_state_reg_1(11) => axi_slave_n_73,
      FSM_sequential_axi4_write_state_reg_1(10) => axi_slave_n_74,
      FSM_sequential_axi4_write_state_reg_1(9) => axi_slave_n_75,
      FSM_sequential_axi4_write_state_reg_1(8) => axi_slave_n_76,
      FSM_sequential_axi4_write_state_reg_1(7) => axi_slave_n_77,
      FSM_sequential_axi4_write_state_reg_1(6) => axi_slave_n_78,
      FSM_sequential_axi4_write_state_reg_1(5) => axi_slave_n_79,
      FSM_sequential_axi4_write_state_reg_1(4) => axi_slave_n_80,
      FSM_sequential_axi4_write_state_reg_1(3) => axi_slave_n_81,
      FSM_sequential_axi4_write_state_reg_1(2) => axi_slave_n_82,
      FSM_sequential_axi4_write_state_reg_1(1) => axi_slave_n_83,
      FSM_sequential_axi4_write_state_reg_1(0) => axi_slave_n_84,
      FSM_sequential_axi4_write_state_reg_2(2) => axi_slave_n_85,
      FSM_sequential_axi4_write_state_reg_2(1) => axi_slave_n_86,
      FSM_sequential_axi4_write_state_reg_2(0) => axi_slave_n_87,
      FSM_sequential_axi4_write_state_reg_3(0) => f0_reset_counter,
      FSM_sequential_axi4_write_state_reg_4(2) => axi_slave_n_89,
      FSM_sequential_axi4_write_state_reg_4(1) => axi_slave_n_90,
      FSM_sequential_axi4_write_state_reg_4(0) => axi_slave_n_91,
      FSM_sequential_axi4_write_state_reg_5(0) => f1_reset_counter,
      FSM_sequential_axi4_write_state_reg_6(2) => \f0_reset_counter_reg_n_0_[2]\,
      FSM_sequential_axi4_write_state_reg_6(1) => \f0_reset_counter_reg_n_0_[1]\,
      FSM_sequential_axi4_write_state_reg_6(0) => \f0_reset_counter_reg_n_0_[0]\,
      Q(14 downto 0) => f0_count_reg(14 downto 0),
      SR(0) => f1_reset02_in,
      S_AXI_ARADDR(4 downto 0) => S_AXI_ARADDR(4 downto 0),
      \S_AXI_ARADDR[5]\ => axi_slave_n_110,
      \S_AXI_ARADDR[5]_0\ => axi_slave_n_111,
      \S_AXI_ARADDR[5]_1\ => axi_slave_n_112,
      \S_AXI_ARADDR[5]_10\ => axi_slave_n_121,
      \S_AXI_ARADDR[5]_11\ => axi_slave_n_122,
      \S_AXI_ARADDR[5]_12\ => axi_slave_n_123,
      \S_AXI_ARADDR[5]_13\ => axi_slave_n_124,
      \S_AXI_ARADDR[5]_14\ => axi_slave_n_125,
      \S_AXI_ARADDR[5]_15\ => axi_slave_n_126,
      \S_AXI_ARADDR[5]_2\ => axi_slave_n_113,
      \S_AXI_ARADDR[5]_3\ => axi_slave_n_114,
      \S_AXI_ARADDR[5]_4\ => axi_slave_n_115,
      \S_AXI_ARADDR[5]_5\ => axi_slave_n_116,
      \S_AXI_ARADDR[5]_6\ => axi_slave_n_117,
      \S_AXI_ARADDR[5]_7\ => axi_slave_n_118,
      \S_AXI_ARADDR[5]_8\ => axi_slave_n_119,
      \S_AXI_ARADDR[5]_9\ => axi_slave_n_120,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(4 downto 0) => S_AXI_AWADDR(4 downto 0),
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BRESP(0) => \^s_axi_bresp\(0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RRESP(0) => \^s_axi_rresp\(0),
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      S_AXI_WVALID => S_AXI_WVALID,
      ashi_rdata => ashi_rdata,
      \ashi_rdata_reg[0]\ => \active_fifo_reg_n_0_[0]\,
      \ashi_rdata_reg[0]_0\ => \ashi_rdata[0]_i_9_n_0\,
      \ashi_rdata_reg[1]\ => \active_fifo_reg_n_0_[1]\,
      \ashi_rdata_reg[1]_0\ => \ashi_rdata[1]_i_9_n_0\,
      \ashi_rdata_reg[31]_i_8_0\(511 downto 480) => data19(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(479 downto 448) => data18(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(447 downto 416) => data17(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(415 downto 384) => data16(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(383 downto 352) => data15(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(351 downto 320) => data14(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(319 downto 288) => data13(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(287 downto 256) => data12(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(255 downto 224) => data11(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(223 downto 192) => data10(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(191 downto 160) => data9(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(159 downto 128) => data8(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(127 downto 96) => data7(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(95 downto 64) => data6(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(63 downto 32) => data5(31 downto 0),
      \ashi_rdata_reg[31]_i_8_0\(31) => \input_value_reg_n_0_[31]\,
      \ashi_rdata_reg[31]_i_8_0\(30) => \input_value_reg_n_0_[30]\,
      \ashi_rdata_reg[31]_i_8_0\(29) => \input_value_reg_n_0_[29]\,
      \ashi_rdata_reg[31]_i_8_0\(28) => \input_value_reg_n_0_[28]\,
      \ashi_rdata_reg[31]_i_8_0\(27) => \input_value_reg_n_0_[27]\,
      \ashi_rdata_reg[31]_i_8_0\(26) => \input_value_reg_n_0_[26]\,
      \ashi_rdata_reg[31]_i_8_0\(25) => \input_value_reg_n_0_[25]\,
      \ashi_rdata_reg[31]_i_8_0\(24) => \input_value_reg_n_0_[24]\,
      \ashi_rdata_reg[31]_i_8_0\(23) => \input_value_reg_n_0_[23]\,
      \ashi_rdata_reg[31]_i_8_0\(22) => \input_value_reg_n_0_[22]\,
      \ashi_rdata_reg[31]_i_8_0\(21) => \input_value_reg_n_0_[21]\,
      \ashi_rdata_reg[31]_i_8_0\(20) => \input_value_reg_n_0_[20]\,
      \ashi_rdata_reg[31]_i_8_0\(19) => \input_value_reg_n_0_[19]\,
      \ashi_rdata_reg[31]_i_8_0\(18) => \input_value_reg_n_0_[18]\,
      \ashi_rdata_reg[31]_i_8_0\(17) => \input_value_reg_n_0_[17]\,
      \ashi_rdata_reg[31]_i_8_0\(16) => \input_value_reg_n_0_[16]\,
      \ashi_rdata_reg[31]_i_8_0\(15) => \input_value_reg_n_0_[15]\,
      \ashi_rdata_reg[31]_i_8_0\(14) => \input_value_reg_n_0_[14]\,
      \ashi_rdata_reg[31]_i_8_0\(13) => \input_value_reg_n_0_[13]\,
      \ashi_rdata_reg[31]_i_8_0\(12) => \input_value_reg_n_0_[12]\,
      \ashi_rdata_reg[31]_i_8_0\(11) => \input_value_reg_n_0_[11]\,
      \ashi_rdata_reg[31]_i_8_0\(10) => \input_value_reg_n_0_[10]\,
      \ashi_rdata_reg[31]_i_8_0\(9) => \input_value_reg_n_0_[9]\,
      \ashi_rdata_reg[31]_i_8_0\(8) => \input_value_reg_n_0_[8]\,
      \ashi_rdata_reg[31]_i_8_0\(7) => \input_value_reg_n_0_[7]\,
      \ashi_rdata_reg[31]_i_8_0\(6) => \input_value_reg_n_0_[6]\,
      \ashi_rdata_reg[31]_i_8_0\(5) => \input_value_reg_n_0_[5]\,
      \ashi_rdata_reg[31]_i_8_0\(4) => \input_value_reg_n_0_[4]\,
      \ashi_rdata_reg[31]_i_8_0\(3) => \input_value_reg_n_0_[3]\,
      \ashi_rdata_reg[31]_i_8_0\(2) => \input_value_reg_n_0_[2]\,
      \ashi_rdata_reg[31]_i_8_0\(1) => \input_value_reg_n_0_[1]\,
      \ashi_rdata_reg[31]_i_8_0\(0) => \input_value_reg_n_0_[0]\,
      ashi_wdata(31 downto 0) => ashi_wdata(31 downto 0),
      \axi4_write_state__0\ => \axi4_write_state__0\,
      clk => clk,
      \f0_count_reg[10]\ => \f0_count[10]_i_2_n_0\,
      \f0_count_reg[14]\(11 downto 10) => \p_0_in__0\(14 downto 13),
      \f0_count_reg[14]\(9 downto 6) => \p_0_in__0\(11 downto 8),
      \f0_count_reg[14]\(5 downto 2) => \p_0_in__0\(6 downto 3),
      \f0_count_reg[14]\(1) => \p_0_in__0\(1),
      \f0_count_reg[14]\(0) => axi_slave_n_54,
      \f0_count_reg[14]_0\(14) => axi_slave_n_95,
      \f0_count_reg[14]_0\(13) => axi_slave_n_96,
      \f0_count_reg[14]_0\(12) => axi_slave_n_97,
      \f0_count_reg[14]_0\(11) => axi_slave_n_98,
      \f0_count_reg[14]_0\(10) => axi_slave_n_99,
      \f0_count_reg[14]_0\(9) => axi_slave_n_100,
      \f0_count_reg[14]_0\(8) => axi_slave_n_101,
      \f0_count_reg[14]_0\(7) => axi_slave_n_102,
      \f0_count_reg[14]_0\(6) => axi_slave_n_103,
      \f0_count_reg[14]_0\(5) => axi_slave_n_104,
      \f0_count_reg[14]_0\(4) => axi_slave_n_105,
      \f0_count_reg[14]_0\(3) => axi_slave_n_106,
      \f0_count_reg[14]_0\(2) => axi_slave_n_107,
      \f0_count_reg[14]_0\(1) => axi_slave_n_108,
      \f0_count_reg[14]_0\(0) => axi_slave_n_109,
      \f0_count_reg[14]_1\ => \f0_count[14]_i_4_n_0\,
      \f0_count_reg[5]\ => \f0_count[5]_i_2_n_0\,
      \f0_count_reg[9]\ => \f0_count[9]_i_2_n_0\,
      \f0_reset_counter_reg[0]\ => \f0_reset_counter[2]_i_4_n_0\,
      \f0_reset_counter_reg[1]\ => axi_slave_n_129,
      \f0_reset_counter_reg[2]\ => \f0_reset_counter[2]_i_6_n_0\,
      \f1_count_reg[10]\ => \f1_count[10]_i_2_n_0\,
      \f1_count_reg[14]\(11 downto 10) => p_0_in(14 downto 13),
      \f1_count_reg[14]\(9 downto 6) => p_0_in(11 downto 8),
      \f1_count_reg[14]\(5 downto 2) => p_0_in(6 downto 3),
      \f1_count_reg[14]\(1) => p_0_in(1),
      \f1_count_reg[14]\(0) => axi_slave_n_66,
      \f1_count_reg[14]_0\(14 downto 0) => f1_count_reg(14 downto 0),
      \f1_count_reg[14]_1\ => \f1_count[14]_i_4_n_0\,
      \f1_count_reg[5]\ => \f1_count[5]_i_2_n_0\,
      \f1_count_reg[9]\ => \f1_count[9]_i_2_n_0\,
      f1_reset0 => f1_reset0,
      \f1_reset_counter_reg[0]\ => \f1_reset_counter[2]_i_5_n_0\,
      \f1_reset_counter_reg[2]\(2) => \f1_reset_counter_reg_n_0_[2]\,
      \f1_reset_counter_reg[2]\(1) => \f1_reset_counter_reg_n_0_[1]\,
      \f1_reset_counter_reg[2]\(0) => \f1_reset_counter_reg_n_0_[0]\,
      \f1_reset_counter_reg[2]_0\ => \f1_reset_counter[2]_i_7_n_0\,
      \fifo_on_deck_reg[0]\ => \fifo_on_deck[1]_i_7_n_0\,
      \fifo_on_deck_reg[0]_0\ => \fifo_on_deck[1]_i_8_n_0\,
      \fifo_on_deck_reg[0]_1\ => \fifo_on_deck[1]_i_10_n_0\,
      \fifo_on_deck_reg[0]_2\ => \fifo_on_deck[1]_i_11_n_0\,
      resetn => resetn,
      resetn_0 => axi_slave_n_127,
      resetn_1 => axi_slave_n_128
    );
\f0_count[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => f0_count_reg(9),
      I1 => f0_count_reg(7),
      I2 => \f0_count[9]_i_2_n_0\,
      I3 => f0_count_reg(6),
      I4 => f0_count_reg(8),
      O => \f0_count[10]_i_2_n_0\
    );
\f0_count[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => f0_count_reg(12),
      I1 => f0_count_reg(11),
      I2 => \f0_count[14]_i_4_n_0\,
      I3 => S_AXI_WDATA(2),
      O => \p_0_in__0\(12)
    );
\f0_count[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => f0_count_reg(10),
      I1 => f0_count_reg(8),
      I2 => f0_count_reg(6),
      I3 => \f0_count[9]_i_2_n_0\,
      I4 => f0_count_reg(7),
      I5 => f0_count_reg(9),
      O => \f0_count[14]_i_4_n_0\
    );
\f0_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => f0_count_reg(2),
      I1 => f0_count_reg(1),
      I2 => f0_count_reg(0),
      I3 => S_AXI_WDATA(2),
      O => \p_0_in__0\(2)
    );
\f0_count[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => f0_count_reg(4),
      I1 => f0_count_reg(2),
      I2 => f0_count_reg(0),
      I3 => f0_count_reg(1),
      I4 => f0_count_reg(3),
      O => \f0_count[5]_i_2_n_0\
    );
\f0_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => f0_count_reg(7),
      I1 => f0_count_reg(6),
      I2 => \f0_count[9]_i_2_n_0\,
      I3 => S_AXI_WDATA(2),
      O => \p_0_in__0\(7)
    );
\f0_count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => f0_count_reg(5),
      I1 => f0_count_reg(3),
      I2 => f0_count_reg(1),
      I3 => f0_count_reg(0),
      I4 => f0_count_reg(2),
      I5 => f0_count_reg(4),
      O => \f0_count[9]_i_2_n_0\
    );
\f0_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => axi_slave_n_54,
      Q => f0_count_reg(0),
      R => f1_reset02_in
    );
\f0_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(10),
      Q => f0_count_reg(10),
      R => f1_reset02_in
    );
\f0_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(11),
      Q => f0_count_reg(11),
      R => f1_reset02_in
    );
\f0_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(12),
      Q => f0_count_reg(12),
      R => f1_reset02_in
    );
\f0_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(13),
      Q => f0_count_reg(13),
      R => f1_reset02_in
    );
\f0_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(14),
      Q => f0_count_reg(14),
      R => f1_reset02_in
    );
\f0_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(1),
      Q => f0_count_reg(1),
      R => f1_reset02_in
    );
\f0_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(2),
      Q => f0_count_reg(2),
      R => f1_reset02_in
    );
\f0_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(3),
      Q => f0_count_reg(3),
      R => f1_reset02_in
    );
\f0_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(4),
      Q => f0_count_reg(4),
      R => f1_reset02_in
    );
\f0_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(5),
      Q => f0_count_reg(5),
      R => f1_reset02_in
    );
\f0_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(6),
      Q => f0_count_reg(6),
      R => f1_reset02_in
    );
\f0_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(7),
      Q => f0_count_reg(7),
      R => f1_reset02_in
    );
\f0_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(8),
      Q => f0_count_reg(8),
      R => f1_reset02_in
    );
\f0_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_40,
      D => \p_0_in__0\(9),
      Q => f0_count_reg(9),
      R => f1_reset02_in
    );
\f0_reset_counter[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \f0_reset_counter_reg_n_0_[0]\,
      I1 => \f0_reset_counter_reg_n_0_[2]\,
      I2 => \f0_reset_counter_reg_n_0_[1]\,
      O => \f0_reset_counter[2]_i_4_n_0\
    );
\f0_reset_counter[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \f0_reset_counter_reg_n_0_[2]\,
      I1 => \f0_reset_counter_reg_n_0_[0]\,
      I2 => \f0_reset_counter_reg_n_0_[1]\,
      O => \f0_reset_counter[2]_i_6_n_0\
    );
\f0_reset_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => f0_reset_counter,
      D => axi_slave_n_87,
      Q => \f0_reset_counter_reg_n_0_[0]\,
      R => f1_reset02_in
    );
\f0_reset_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => f0_reset_counter,
      D => axi_slave_n_86,
      Q => \f0_reset_counter_reg_n_0_[1]\,
      R => f1_reset02_in
    );
\f0_reset_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => f0_reset_counter,
      D => axi_slave_n_85,
      Q => \f0_reset_counter_reg_n_0_[2]\,
      R => f1_reset02_in
    );
\f0in_tdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(0),
      I1 => \input_value_reg_n_0_[0]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[0]_i_1_n_0\
    );
\f0in_tdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(10),
      I1 => \input_value_reg_n_0_[10]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[10]_i_1_n_0\
    );
\f0in_tdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(11),
      I1 => \input_value_reg_n_0_[11]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[11]_i_1_n_0\
    );
\f0in_tdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(12),
      I1 => \input_value_reg_n_0_[12]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[12]_i_1_n_0\
    );
\f0in_tdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(13),
      I1 => \input_value_reg_n_0_[13]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[13]_i_1_n_0\
    );
\f0in_tdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(14),
      I1 => \input_value_reg_n_0_[14]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[14]_i_1_n_0\
    );
\f0in_tdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(15),
      I1 => \input_value_reg_n_0_[15]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[15]_i_1_n_0\
    );
\f0in_tdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(16),
      I1 => \input_value_reg_n_0_[16]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[16]_i_1_n_0\
    );
\f0in_tdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(17),
      I1 => \input_value_reg_n_0_[17]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[17]_i_1_n_0\
    );
\f0in_tdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(18),
      I1 => \input_value_reg_n_0_[18]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[18]_i_1_n_0\
    );
\f0in_tdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(19),
      I1 => \input_value_reg_n_0_[19]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[19]_i_1_n_0\
    );
\f0in_tdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(1),
      I1 => \input_value_reg_n_0_[1]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[1]_i_1_n_0\
    );
\f0in_tdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(20),
      I1 => \input_value_reg_n_0_[20]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[20]_i_1_n_0\
    );
\f0in_tdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(21),
      I1 => \input_value_reg_n_0_[21]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[21]_i_1_n_0\
    );
\f0in_tdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(22),
      I1 => \input_value_reg_n_0_[22]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[22]_i_1_n_0\
    );
\f0in_tdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(23),
      I1 => \input_value_reg_n_0_[23]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[23]_i_1_n_0\
    );
\f0in_tdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(24),
      I1 => \input_value_reg_n_0_[24]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[24]_i_1_n_0\
    );
\f0in_tdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(25),
      I1 => \input_value_reg_n_0_[25]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[25]_i_1_n_0\
    );
\f0in_tdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(26),
      I1 => \input_value_reg_n_0_[26]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[26]_i_1_n_0\
    );
\f0in_tdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(27),
      I1 => \input_value_reg_n_0_[27]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[27]_i_1_n_0\
    );
\f0in_tdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(28),
      I1 => \input_value_reg_n_0_[28]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[28]_i_1_n_0\
    );
\f0in_tdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(29),
      I1 => \input_value_reg_n_0_[29]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[29]_i_1_n_0\
    );
\f0in_tdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(2),
      I1 => \input_value_reg_n_0_[2]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[2]_i_1_n_0\
    );
\f0in_tdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(30),
      I1 => \input_value_reg_n_0_[30]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[30]_i_1_n_0\
    );
\f0in_tdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \active_fifo_reg_n_0_[1]\,
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => AXIS_OUT_TREADY,
      I3 => f0out_tvalid,
      I4 => \fifo_load_strobe_reg_n_0_[0]\,
      O => \f0in_tdata[31]_i_1_n_0\
    );
\f0in_tdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(31),
      I1 => \input_value_reg_n_0_[31]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[31]_i_2_n_0\
    );
\f0in_tdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(3),
      I1 => \input_value_reg_n_0_[3]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[3]_i_1_n_0\
    );
\f0in_tdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(4),
      I1 => \input_value_reg_n_0_[4]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[4]_i_1_n_0\
    );
\f0in_tdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(5),
      I1 => \input_value_reg_n_0_[5]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[5]_i_1_n_0\
    );
\f0in_tdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(6),
      I1 => \input_value_reg_n_0_[6]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[6]_i_1_n_0\
    );
\f0in_tdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(7),
      I1 => \input_value_reg_n_0_[7]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[7]_i_1_n_0\
    );
\f0in_tdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(8),
      I1 => \input_value_reg_n_0_[8]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[8]_i_1_n_0\
    );
\f0in_tdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f0out_tdata(9),
      I1 => \input_value_reg_n_0_[9]\,
      I2 => f0out_tvalid,
      I3 => AXIS_OUT_TREADY,
      I4 => \active_fifo_reg_n_0_[0]\,
      I5 => \active_fifo_reg_n_0_[1]\,
      O => \f0in_tdata[9]_i_1_n_0\
    );
\f0in_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[0]_i_1_n_0\,
      Q => f0in_tdata(0),
      R => '0'
    );
\f0in_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[10]_i_1_n_0\,
      Q => f0in_tdata(10),
      R => '0'
    );
\f0in_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[11]_i_1_n_0\,
      Q => f0in_tdata(11),
      R => '0'
    );
\f0in_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[12]_i_1_n_0\,
      Q => f0in_tdata(12),
      R => '0'
    );
\f0in_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[13]_i_1_n_0\,
      Q => f0in_tdata(13),
      R => '0'
    );
\f0in_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[14]_i_1_n_0\,
      Q => f0in_tdata(14),
      R => '0'
    );
\f0in_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[15]_i_1_n_0\,
      Q => f0in_tdata(15),
      R => '0'
    );
\f0in_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[16]_i_1_n_0\,
      Q => f0in_tdata(16),
      R => '0'
    );
\f0in_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[17]_i_1_n_0\,
      Q => f0in_tdata(17),
      R => '0'
    );
\f0in_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[18]_i_1_n_0\,
      Q => f0in_tdata(18),
      R => '0'
    );
\f0in_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[19]_i_1_n_0\,
      Q => f0in_tdata(19),
      R => '0'
    );
\f0in_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[1]_i_1_n_0\,
      Q => f0in_tdata(1),
      R => '0'
    );
\f0in_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[20]_i_1_n_0\,
      Q => f0in_tdata(20),
      R => '0'
    );
\f0in_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[21]_i_1_n_0\,
      Q => f0in_tdata(21),
      R => '0'
    );
\f0in_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[22]_i_1_n_0\,
      Q => f0in_tdata(22),
      R => '0'
    );
\f0in_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[23]_i_1_n_0\,
      Q => f0in_tdata(23),
      R => '0'
    );
\f0in_tdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[24]_i_1_n_0\,
      Q => f0in_tdata(24),
      R => '0'
    );
\f0in_tdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[25]_i_1_n_0\,
      Q => f0in_tdata(25),
      R => '0'
    );
\f0in_tdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[26]_i_1_n_0\,
      Q => f0in_tdata(26),
      R => '0'
    );
\f0in_tdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[27]_i_1_n_0\,
      Q => f0in_tdata(27),
      R => '0'
    );
\f0in_tdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[28]_i_1_n_0\,
      Q => f0in_tdata(28),
      R => '0'
    );
\f0in_tdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[29]_i_1_n_0\,
      Q => f0in_tdata(29),
      R => '0'
    );
\f0in_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[2]_i_1_n_0\,
      Q => f0in_tdata(2),
      R => '0'
    );
\f0in_tdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[30]_i_1_n_0\,
      Q => f0in_tdata(30),
      R => '0'
    );
\f0in_tdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[31]_i_2_n_0\,
      Q => f0in_tdata(31),
      R => '0'
    );
\f0in_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[3]_i_1_n_0\,
      Q => f0in_tdata(3),
      R => '0'
    );
\f0in_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[4]_i_1_n_0\,
      Q => f0in_tdata(4),
      R => '0'
    );
\f0in_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[5]_i_1_n_0\,
      Q => f0in_tdata(5),
      R => '0'
    );
\f0in_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[6]_i_1_n_0\,
      Q => f0in_tdata(6),
      R => '0'
    );
\f0in_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[7]_i_1_n_0\,
      Q => f0in_tdata(7),
      R => '0'
    );
\f0in_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[8]_i_1_n_0\,
      Q => f0in_tdata(8),
      R => '0'
    );
\f0in_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f0in_tdata[31]_i_1_n_0\,
      D => \f0in_tdata[9]_i_1_n_0\,
      Q => f0in_tdata(9),
      R => '0'
    );
f0in_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \fifo_load_strobe_reg_n_0_[0]\,
      I1 => \active_fifo_reg_n_0_[1]\,
      I2 => \active_fifo_reg_n_0_[0]\,
      I3 => AXIS_OUT_TREADY,
      I4 => f0out_tvalid,
      O => f0in_tvalid_i_1_n_0
    );
f0in_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => f0in_tvalid_i_1_n_0,
      Q => f0in_tvalid,
      R => '0'
    );
\f1_count[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => f1_count_reg(9),
      I1 => f1_count_reg(7),
      I2 => \f1_count[9]_i_2_n_0\,
      I3 => f1_count_reg(6),
      I4 => f1_count_reg(8),
      O => \f1_count[10]_i_2_n_0\
    );
\f1_count[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => f1_count_reg(12),
      I1 => f1_count_reg(11),
      I2 => \f1_count[14]_i_4_n_0\,
      I3 => S_AXI_WDATA(3),
      O => p_0_in(12)
    );
\f1_count[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => f1_count_reg(10),
      I1 => f1_count_reg(8),
      I2 => f1_count_reg(6),
      I3 => \f1_count[9]_i_2_n_0\,
      I4 => f1_count_reg(7),
      I5 => f1_count_reg(9),
      O => \f1_count[14]_i_4_n_0\
    );
\f1_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => f1_count_reg(2),
      I1 => f1_count_reg(1),
      I2 => f1_count_reg(0),
      I3 => S_AXI_WDATA(3),
      O => p_0_in(2)
    );
\f1_count[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => f1_count_reg(4),
      I1 => f1_count_reg(2),
      I2 => f1_count_reg(0),
      I3 => f1_count_reg(1),
      I4 => f1_count_reg(3),
      O => \f1_count[5]_i_2_n_0\
    );
\f1_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => f1_count_reg(7),
      I1 => f1_count_reg(6),
      I2 => \f1_count[9]_i_2_n_0\,
      I3 => S_AXI_WDATA(3),
      O => p_0_in(7)
    );
\f1_count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => f1_count_reg(5),
      I1 => f1_count_reg(3),
      I2 => f1_count_reg(1),
      I3 => f1_count_reg(0),
      I4 => f1_count_reg(2),
      I5 => f1_count_reg(4),
      O => \f1_count[9]_i_2_n_0\
    );
\f1_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => axi_slave_n_66,
      Q => f1_count_reg(0),
      R => f1_reset02_in
    );
\f1_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(10),
      Q => f1_count_reg(10),
      R => f1_reset02_in
    );
\f1_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(11),
      Q => f1_count_reg(11),
      R => f1_reset02_in
    );
\f1_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(12),
      Q => f1_count_reg(12),
      R => f1_reset02_in
    );
\f1_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(13),
      Q => f1_count_reg(13),
      R => f1_reset02_in
    );
\f1_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(14),
      Q => f1_count_reg(14),
      R => f1_reset02_in
    );
\f1_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(1),
      Q => f1_count_reg(1),
      R => f1_reset02_in
    );
\f1_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(2),
      Q => f1_count_reg(2),
      R => f1_reset02_in
    );
\f1_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(3),
      Q => f1_count_reg(3),
      R => f1_reset02_in
    );
\f1_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(4),
      Q => f1_count_reg(4),
      R => f1_reset02_in
    );
\f1_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(5),
      Q => f1_count_reg(5),
      R => f1_reset02_in
    );
\f1_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(6),
      Q => f1_count_reg(6),
      R => f1_reset02_in
    );
\f1_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(7),
      Q => f1_count_reg(7),
      R => f1_reset02_in
    );
\f1_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(8),
      Q => f1_count_reg(8),
      R => f1_reset02_in
    );
\f1_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_41,
      D => p_0_in(9),
      Q => f1_count_reg(9),
      R => f1_reset02_in
    );
\f1_reset_counter[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \f1_reset_counter_reg_n_0_[0]\,
      I1 => \f1_reset_counter_reg_n_0_[2]\,
      I2 => \f1_reset_counter_reg_n_0_[1]\,
      O => \f1_reset_counter[2]_i_5_n_0\
    );
\f1_reset_counter[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \f1_reset_counter_reg_n_0_[2]\,
      I1 => \f1_reset_counter_reg_n_0_[0]\,
      I2 => \f1_reset_counter_reg_n_0_[1]\,
      O => \f1_reset_counter[2]_i_7_n_0\
    );
\f1_reset_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => f1_reset_counter,
      D => axi_slave_n_91,
      Q => \f1_reset_counter_reg_n_0_[0]\,
      R => f1_reset02_in
    );
\f1_reset_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => f1_reset_counter,
      D => axi_slave_n_90,
      Q => \f1_reset_counter_reg_n_0_[1]\,
      R => f1_reset02_in
    );
\f1_reset_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => f1_reset_counter,
      D => axi_slave_n_89,
      Q => \f1_reset_counter_reg_n_0_[2]\,
      R => f1_reset02_in
    );
\f1in_tdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(0),
      I1 => \input_value_reg_n_0_[0]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[0]_i_1_n_0\
    );
\f1in_tdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(10),
      I1 => \input_value_reg_n_0_[10]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[10]_i_1_n_0\
    );
\f1in_tdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(11),
      I1 => \input_value_reg_n_0_[11]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[11]_i_1_n_0\
    );
\f1in_tdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(12),
      I1 => \input_value_reg_n_0_[12]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[12]_i_1_n_0\
    );
\f1in_tdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(13),
      I1 => \input_value_reg_n_0_[13]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[13]_i_1_n_0\
    );
\f1in_tdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(14),
      I1 => \input_value_reg_n_0_[14]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[14]_i_1_n_0\
    );
\f1in_tdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(15),
      I1 => \input_value_reg_n_0_[15]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[15]_i_1_n_0\
    );
\f1in_tdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(16),
      I1 => \input_value_reg_n_0_[16]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[16]_i_1_n_0\
    );
\f1in_tdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(17),
      I1 => \input_value_reg_n_0_[17]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[17]_i_1_n_0\
    );
\f1in_tdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(18),
      I1 => \input_value_reg_n_0_[18]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[18]_i_1_n_0\
    );
\f1in_tdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(19),
      I1 => \input_value_reg_n_0_[19]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[19]_i_1_n_0\
    );
\f1in_tdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(1),
      I1 => \input_value_reg_n_0_[1]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[1]_i_1_n_0\
    );
\f1in_tdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(20),
      I1 => \input_value_reg_n_0_[20]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[20]_i_1_n_0\
    );
\f1in_tdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(21),
      I1 => \input_value_reg_n_0_[21]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[21]_i_1_n_0\
    );
\f1in_tdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(22),
      I1 => \input_value_reg_n_0_[22]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[22]_i_1_n_0\
    );
\f1in_tdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(23),
      I1 => \input_value_reg_n_0_[23]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[23]_i_1_n_0\
    );
\f1in_tdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(24),
      I1 => \input_value_reg_n_0_[24]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[24]_i_1_n_0\
    );
\f1in_tdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(25),
      I1 => \input_value_reg_n_0_[25]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[25]_i_1_n_0\
    );
\f1in_tdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(26),
      I1 => \input_value_reg_n_0_[26]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[26]_i_1_n_0\
    );
\f1in_tdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(27),
      I1 => \input_value_reg_n_0_[27]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[27]_i_1_n_0\
    );
\f1in_tdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(28),
      I1 => \input_value_reg_n_0_[28]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[28]_i_1_n_0\
    );
\f1in_tdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(29),
      I1 => \input_value_reg_n_0_[29]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[29]_i_1_n_0\
    );
\f1in_tdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(2),
      I1 => \input_value_reg_n_0_[2]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[2]_i_1_n_0\
    );
\f1in_tdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(30),
      I1 => \input_value_reg_n_0_[30]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[30]_i_1_n_0\
    );
\f1in_tdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \active_fifo_reg_n_0_[0]\,
      I1 => AXIS_OUT_TREADY,
      I2 => \active_fifo_reg_n_0_[1]\,
      I3 => f1out_tvalid,
      I4 => \fifo_load_strobe_reg_n_0_[1]\,
      O => \f1in_tdata[31]_i_1_n_0\
    );
\f1in_tdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(31),
      I1 => \input_value_reg_n_0_[31]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[31]_i_2_n_0\
    );
\f1in_tdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(3),
      I1 => \input_value_reg_n_0_[3]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[3]_i_1_n_0\
    );
\f1in_tdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(4),
      I1 => \input_value_reg_n_0_[4]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[4]_i_1_n_0\
    );
\f1in_tdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(5),
      I1 => \input_value_reg_n_0_[5]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[5]_i_1_n_0\
    );
\f1in_tdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(6),
      I1 => \input_value_reg_n_0_[6]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[6]_i_1_n_0\
    );
\f1in_tdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(7),
      I1 => \input_value_reg_n_0_[7]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[7]_i_1_n_0\
    );
\f1in_tdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(8),
      I1 => \input_value_reg_n_0_[8]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[8]_i_1_n_0\
    );
\f1in_tdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCACCCCCCC"
    )
        port map (
      I0 => f1out_tdata(9),
      I1 => \input_value_reg_n_0_[9]\,
      I2 => f1out_tvalid,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => AXIS_OUT_TREADY,
      I5 => \active_fifo_reg_n_0_[0]\,
      O => \f1in_tdata[9]_i_1_n_0\
    );
\f1in_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[0]_i_1_n_0\,
      Q => f1in_tdata(0),
      R => '0'
    );
\f1in_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[10]_i_1_n_0\,
      Q => f1in_tdata(10),
      R => '0'
    );
\f1in_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[11]_i_1_n_0\,
      Q => f1in_tdata(11),
      R => '0'
    );
\f1in_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[12]_i_1_n_0\,
      Q => f1in_tdata(12),
      R => '0'
    );
\f1in_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[13]_i_1_n_0\,
      Q => f1in_tdata(13),
      R => '0'
    );
\f1in_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[14]_i_1_n_0\,
      Q => f1in_tdata(14),
      R => '0'
    );
\f1in_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[15]_i_1_n_0\,
      Q => f1in_tdata(15),
      R => '0'
    );
\f1in_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[16]_i_1_n_0\,
      Q => f1in_tdata(16),
      R => '0'
    );
\f1in_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[17]_i_1_n_0\,
      Q => f1in_tdata(17),
      R => '0'
    );
\f1in_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[18]_i_1_n_0\,
      Q => f1in_tdata(18),
      R => '0'
    );
\f1in_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[19]_i_1_n_0\,
      Q => f1in_tdata(19),
      R => '0'
    );
\f1in_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[1]_i_1_n_0\,
      Q => f1in_tdata(1),
      R => '0'
    );
\f1in_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[20]_i_1_n_0\,
      Q => f1in_tdata(20),
      R => '0'
    );
\f1in_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[21]_i_1_n_0\,
      Q => f1in_tdata(21),
      R => '0'
    );
\f1in_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[22]_i_1_n_0\,
      Q => f1in_tdata(22),
      R => '0'
    );
\f1in_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[23]_i_1_n_0\,
      Q => f1in_tdata(23),
      R => '0'
    );
\f1in_tdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[24]_i_1_n_0\,
      Q => f1in_tdata(24),
      R => '0'
    );
\f1in_tdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[25]_i_1_n_0\,
      Q => f1in_tdata(25),
      R => '0'
    );
\f1in_tdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[26]_i_1_n_0\,
      Q => f1in_tdata(26),
      R => '0'
    );
\f1in_tdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[27]_i_1_n_0\,
      Q => f1in_tdata(27),
      R => '0'
    );
\f1in_tdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[28]_i_1_n_0\,
      Q => f1in_tdata(28),
      R => '0'
    );
\f1in_tdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[29]_i_1_n_0\,
      Q => f1in_tdata(29),
      R => '0'
    );
\f1in_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[2]_i_1_n_0\,
      Q => f1in_tdata(2),
      R => '0'
    );
\f1in_tdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[30]_i_1_n_0\,
      Q => f1in_tdata(30),
      R => '0'
    );
\f1in_tdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[31]_i_2_n_0\,
      Q => f1in_tdata(31),
      R => '0'
    );
\f1in_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[3]_i_1_n_0\,
      Q => f1in_tdata(3),
      R => '0'
    );
\f1in_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[4]_i_1_n_0\,
      Q => f1in_tdata(4),
      R => '0'
    );
\f1in_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[5]_i_1_n_0\,
      Q => f1in_tdata(5),
      R => '0'
    );
\f1in_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[6]_i_1_n_0\,
      Q => f1in_tdata(6),
      R => '0'
    );
\f1in_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[7]_i_1_n_0\,
      Q => f1in_tdata(7),
      R => '0'
    );
\f1in_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[8]_i_1_n_0\,
      Q => f1in_tdata(8),
      R => '0'
    );
\f1in_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \f1in_tdata[31]_i_1_n_0\,
      D => \f1in_tdata[9]_i_1_n_0\,
      Q => f1in_tdata(9),
      R => '0'
    );
f1in_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \fifo_load_strobe_reg_n_0_[1]\,
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => AXIS_OUT_TREADY,
      I3 => \active_fifo_reg_n_0_[1]\,
      I4 => f1out_tvalid,
      O => f1in_tvalid_i_1_n_0
    );
f1in_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => f1in_tvalid_i_1_n_0,
      Q => f1in_tvalid,
      R => '0'
    );
fifo_0: entity work.\design_1_simframe_ctl_0_0_xpm_fifo_axis__xdcDup__1\
     port map (
      almost_empty_axis => NLW_fifo_0_almost_empty_axis_UNCONNECTED,
      almost_full_axis => NLW_fifo_0_almost_full_axis_UNCONNECTED,
      dbiterr_axis => NLW_fifo_0_dbiterr_axis_UNCONNECTED,
      injectdbiterr_axis => '0',
      injectsbiterr_axis => '0',
      m_aclk => clk,
      m_axis_tdata(31 downto 0) => f0out_tdata(31 downto 0),
      m_axis_tdest(0) => NLW_fifo_0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_fifo_0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_0_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => f0out_tready,
      m_axis_tstrb(3 downto 0) => NLW_fifo_0_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(0) => NLW_fifo_0_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => f0out_tvalid,
      prog_empty_axis => NLW_fifo_0_prog_empty_axis_UNCONNECTED,
      prog_full_axis => NLW_fifo_0_prog_full_axis_UNCONNECTED,
      rd_data_count_axis(0) => NLW_fifo_0_rd_data_count_axis_UNCONNECTED(0),
      s_aclk => clk,
      s_aresetn => fifo_0_i_1_n_0,
      s_axis_tdata(31 downto 0) => f0in_tdata(31 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(0) => '0',
      s_axis_tvalid => f0in_tvalid,
      sbiterr_axis => NLW_fifo_0_sbiterr_axis_UNCONNECTED,
      wr_data_count_axis(0) => NLW_fifo_0_wr_data_count_axis_UNCONNECTED(0)
    );
fifo_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => resetn,
      I1 => \f0_reset_counter_reg_n_0_[1]\,
      I2 => \f0_reset_counter_reg_n_0_[0]\,
      I3 => \f0_reset_counter_reg_n_0_[2]\,
      O => fifo_0_i_1_n_0
    );
fifo_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \active_fifo_reg_n_0_[1]\,
      I1 => \active_fifo_reg_n_0_[0]\,
      I2 => AXIS_OUT_TREADY,
      O => f0out_tready
    );
fifo_1: entity work.design_1_simframe_ctl_0_0_xpm_fifo_axis
     port map (
      almost_empty_axis => NLW_fifo_1_almost_empty_axis_UNCONNECTED,
      almost_full_axis => NLW_fifo_1_almost_full_axis_UNCONNECTED,
      dbiterr_axis => NLW_fifo_1_dbiterr_axis_UNCONNECTED,
      injectdbiterr_axis => '0',
      injectsbiterr_axis => '0',
      m_aclk => clk,
      m_axis_tdata(31 downto 0) => f1out_tdata(31 downto 0),
      m_axis_tdest(0) => NLW_fifo_1_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_fifo_1_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_1_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_1_m_axis_tlast_UNCONNECTED,
      m_axis_tready => f1out_tready,
      m_axis_tstrb(3 downto 0) => NLW_fifo_1_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(0) => NLW_fifo_1_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => f1out_tvalid,
      prog_empty_axis => NLW_fifo_1_prog_empty_axis_UNCONNECTED,
      prog_full_axis => NLW_fifo_1_prog_full_axis_UNCONNECTED,
      rd_data_count_axis(0) => NLW_fifo_1_rd_data_count_axis_UNCONNECTED(0),
      s_aclk => clk,
      s_aresetn => fifo_1_i_1_n_0,
      s_axis_tdata(31 downto 0) => f1in_tdata(31 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_1_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(0) => '0',
      s_axis_tvalid => f1in_tvalid,
      sbiterr_axis => NLW_fifo_1_sbiterr_axis_UNCONNECTED,
      wr_data_count_axis(0) => NLW_fifo_1_wr_data_count_axis_UNCONNECTED(0)
    );
fifo_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => resetn,
      I1 => \f1_reset_counter_reg_n_0_[1]\,
      I2 => \f1_reset_counter_reg_n_0_[0]\,
      I3 => \f1_reset_counter_reg_n_0_[2]\,
      O => fifo_1_i_1_n_0
    );
fifo_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \active_fifo_reg_n_0_[0]\,
      I1 => AXIS_OUT_TREADY,
      I2 => \active_fifo_reg_n_0_[1]\,
      O => f1out_tready
    );
\fifo_load_strobe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_slave_n_7,
      Q => \fifo_load_strobe_reg_n_0_[0]\,
      R => f1_reset02_in
    );
\fifo_load_strobe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_slave_n_6,
      Q => \fifo_load_strobe_reg_n_0_[1]\,
      R => f1_reset02_in
    );
\fifo_on_deck[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => f1_count_reg(9),
      I1 => f1_count_reg(10),
      I2 => f1_count_reg(7),
      I3 => f1_count_reg(8),
      I4 => \fifo_on_deck[1]_i_13_n_0\,
      O => \fifo_on_deck[1]_i_10_n_0\
    );
\fifo_on_deck[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => f1_count_reg(4),
      I1 => f1_count_reg(3),
      I2 => f1_count_reg(6),
      I3 => f1_count_reg(5),
      O => \fifo_on_deck[1]_i_11_n_0\
    );
\fifo_on_deck[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => f0_count_reg(12),
      I1 => f0_count_reg(11),
      I2 => f0_count_reg(14),
      I3 => f0_count_reg(13),
      O => \fifo_on_deck[1]_i_12_n_0\
    );
\fifo_on_deck[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => f1_count_reg(12),
      I1 => f1_count_reg(11),
      I2 => f1_count_reg(14),
      I3 => f1_count_reg(13),
      O => \fifo_on_deck[1]_i_13_n_0\
    );
\fifo_on_deck[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => f0_count_reg(9),
      I1 => f0_count_reg(10),
      I2 => f0_count_reg(7),
      I3 => f0_count_reg(8),
      I4 => \fifo_on_deck[1]_i_12_n_0\,
      O => \fifo_on_deck[1]_i_7_n_0\
    );
\fifo_on_deck[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => f0_count_reg(4),
      I1 => f0_count_reg(3),
      I2 => f0_count_reg(6),
      I3 => f0_count_reg(5),
      O => \fifo_on_deck[1]_i_8_n_0\
    );
\fifo_on_deck_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_42,
      D => axi_slave_n_94,
      Q => \fifo_on_deck_reg_n_0_[0]\,
      R => f1_reset02_in
    );
\fifo_on_deck_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_42,
      D => axi_slave_n_93,
      Q => \fifo_on_deck_reg_n_0_[1]\,
      R => f1_reset02_in
    );
\input_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(0),
      Q => \input_value_reg_n_0_[0]\,
      R => '0'
    );
\input_value_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(4),
      Q => data7(4),
      R => '0'
    );
\input_value_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(5),
      Q => data7(5),
      R => '0'
    );
\input_value_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(6),
      Q => data7(6),
      R => '0'
    );
\input_value_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(7),
      Q => data7(7),
      R => '0'
    );
\input_value_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(8),
      Q => data7(8),
      R => '0'
    );
\input_value_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(9),
      Q => data7(9),
      R => '0'
    );
\input_value_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(10),
      Q => data7(10),
      R => '0'
    );
\input_value_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(11),
      Q => data7(11),
      R => '0'
    );
\input_value_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(12),
      Q => data7(12),
      R => '0'
    );
\input_value_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(13),
      Q => data7(13),
      R => '0'
    );
\input_value_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(10),
      Q => \input_value_reg_n_0_[10]\,
      R => '0'
    );
\input_value_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(14),
      Q => data7(14),
      R => '0'
    );
\input_value_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(15),
      Q => data7(15),
      R => '0'
    );
\input_value_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(16),
      Q => data7(16),
      R => '0'
    );
\input_value_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(17),
      Q => data7(17),
      R => '0'
    );
\input_value_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(18),
      Q => data7(18),
      R => '0'
    );
\input_value_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(19),
      Q => data7(19),
      R => '0'
    );
\input_value_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(20),
      Q => data7(20),
      R => '0'
    );
\input_value_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(21),
      Q => data7(21),
      R => '0'
    );
\input_value_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(22),
      Q => data7(22),
      R => '0'
    );
\input_value_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(23),
      Q => data7(23),
      R => '0'
    );
\input_value_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(11),
      Q => \input_value_reg_n_0_[11]\,
      R => '0'
    );
\input_value_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(24),
      Q => data7(24),
      R => '0'
    );
\input_value_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(25),
      Q => data7(25),
      R => '0'
    );
\input_value_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(26),
      Q => data7(26),
      R => '0'
    );
\input_value_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(27),
      Q => data7(27),
      R => '0'
    );
\input_value_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(28),
      Q => data7(28),
      R => '0'
    );
\input_value_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(29),
      Q => data7(29),
      R => '0'
    );
\input_value_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(30),
      Q => data7(30),
      R => '0'
    );
\input_value_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(31),
      Q => data7(31),
      R => '0'
    );
\input_value_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(0),
      Q => data8(0),
      R => '0'
    );
\input_value_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(1),
      Q => data8(1),
      R => '0'
    );
\input_value_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(12),
      Q => \input_value_reg_n_0_[12]\,
      R => '0'
    );
\input_value_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(2),
      Q => data8(2),
      R => '0'
    );
\input_value_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(3),
      Q => data8(3),
      R => '0'
    );
\input_value_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(4),
      Q => data8(4),
      R => '0'
    );
\input_value_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(5),
      Q => data8(5),
      R => '0'
    );
\input_value_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(6),
      Q => data8(6),
      R => '0'
    );
\input_value_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(7),
      Q => data8(7),
      R => '0'
    );
\input_value_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(8),
      Q => data8(8),
      R => '0'
    );
\input_value_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(9),
      Q => data8(9),
      R => '0'
    );
\input_value_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(10),
      Q => data8(10),
      R => '0'
    );
\input_value_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(11),
      Q => data8(11),
      R => '0'
    );
\input_value_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(13),
      Q => \input_value_reg_n_0_[13]\,
      R => '0'
    );
\input_value_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(12),
      Q => data8(12),
      R => '0'
    );
\input_value_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(13),
      Q => data8(13),
      R => '0'
    );
\input_value_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(14),
      Q => data8(14),
      R => '0'
    );
\input_value_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(15),
      Q => data8(15),
      R => '0'
    );
\input_value_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(16),
      Q => data8(16),
      R => '0'
    );
\input_value_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(17),
      Q => data8(17),
      R => '0'
    );
\input_value_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(18),
      Q => data8(18),
      R => '0'
    );
\input_value_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(19),
      Q => data8(19),
      R => '0'
    );
\input_value_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(20),
      Q => data8(20),
      R => '0'
    );
\input_value_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(21),
      Q => data8(21),
      R => '0'
    );
\input_value_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(14),
      Q => \input_value_reg_n_0_[14]\,
      R => '0'
    );
\input_value_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(22),
      Q => data8(22),
      R => '0'
    );
\input_value_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(23),
      Q => data8(23),
      R => '0'
    );
\input_value_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(24),
      Q => data8(24),
      R => '0'
    );
\input_value_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(25),
      Q => data8(25),
      R => '0'
    );
\input_value_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(26),
      Q => data8(26),
      R => '0'
    );
\input_value_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(27),
      Q => data8(27),
      R => '0'
    );
\input_value_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(28),
      Q => data8(28),
      R => '0'
    );
\input_value_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(29),
      Q => data8(29),
      R => '0'
    );
\input_value_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(30),
      Q => data8(30),
      R => '0'
    );
\input_value_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_80,
      D => ashi_wdata(31),
      Q => data8(31),
      R => '0'
    );
\input_value_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(15),
      Q => \input_value_reg_n_0_[15]\,
      R => '0'
    );
\input_value_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(0),
      Q => data9(0),
      R => '0'
    );
\input_value_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(1),
      Q => data9(1),
      R => '0'
    );
\input_value_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(2),
      Q => data9(2),
      R => '0'
    );
\input_value_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(3),
      Q => data9(3),
      R => '0'
    );
\input_value_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(4),
      Q => data9(4),
      R => '0'
    );
\input_value_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(5),
      Q => data9(5),
      R => '0'
    );
\input_value_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(6),
      Q => data9(6),
      R => '0'
    );
\input_value_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(7),
      Q => data9(7),
      R => '0'
    );
\input_value_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(8),
      Q => data9(8),
      R => '0'
    );
\input_value_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(9),
      Q => data9(9),
      R => '0'
    );
\input_value_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(16),
      Q => \input_value_reg_n_0_[16]\,
      R => '0'
    );
\input_value_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(10),
      Q => data9(10),
      R => '0'
    );
\input_value_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(11),
      Q => data9(11),
      R => '0'
    );
\input_value_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(12),
      Q => data9(12),
      R => '0'
    );
\input_value_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(13),
      Q => data9(13),
      R => '0'
    );
\input_value_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(14),
      Q => data9(14),
      R => '0'
    );
\input_value_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(15),
      Q => data9(15),
      R => '0'
    );
\input_value_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(16),
      Q => data9(16),
      R => '0'
    );
\input_value_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(17),
      Q => data9(17),
      R => '0'
    );
\input_value_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(18),
      Q => data9(18),
      R => '0'
    );
\input_value_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(19),
      Q => data9(19),
      R => '0'
    );
\input_value_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(17),
      Q => \input_value_reg_n_0_[17]\,
      R => '0'
    );
\input_value_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(20),
      Q => data9(20),
      R => '0'
    );
\input_value_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(21),
      Q => data9(21),
      R => '0'
    );
\input_value_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(22),
      Q => data9(22),
      R => '0'
    );
\input_value_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(23),
      Q => data9(23),
      R => '0'
    );
\input_value_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(24),
      Q => data9(24),
      R => '0'
    );
\input_value_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(25),
      Q => data9(25),
      R => '0'
    );
\input_value_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(26),
      Q => data9(26),
      R => '0'
    );
\input_value_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(27),
      Q => data9(27),
      R => '0'
    );
\input_value_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(28),
      Q => data9(28),
      R => '0'
    );
\input_value_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(29),
      Q => data9(29),
      R => '0'
    );
\input_value_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(18),
      Q => \input_value_reg_n_0_[18]\,
      R => '0'
    );
\input_value_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(30),
      Q => data9(30),
      R => '0'
    );
\input_value_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_79,
      D => ashi_wdata(31),
      Q => data9(31),
      R => '0'
    );
\input_value_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(0),
      Q => data10(0),
      R => '0'
    );
\input_value_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(1),
      Q => data10(1),
      R => '0'
    );
\input_value_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(2),
      Q => data10(2),
      R => '0'
    );
\input_value_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(3),
      Q => data10(3),
      R => '0'
    );
\input_value_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(4),
      Q => data10(4),
      R => '0'
    );
\input_value_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(5),
      Q => data10(5),
      R => '0'
    );
\input_value_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(6),
      Q => data10(6),
      R => '0'
    );
\input_value_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(7),
      Q => data10(7),
      R => '0'
    );
\input_value_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(19),
      Q => \input_value_reg_n_0_[19]\,
      R => '0'
    );
\input_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(1),
      Q => \input_value_reg_n_0_[1]\,
      R => '0'
    );
\input_value_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(8),
      Q => data10(8),
      R => '0'
    );
\input_value_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(9),
      Q => data10(9),
      R => '0'
    );
\input_value_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(10),
      Q => data10(10),
      R => '0'
    );
\input_value_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(11),
      Q => data10(11),
      R => '0'
    );
\input_value_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(12),
      Q => data10(12),
      R => '0'
    );
\input_value_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(13),
      Q => data10(13),
      R => '0'
    );
\input_value_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(14),
      Q => data10(14),
      R => '0'
    );
\input_value_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(15),
      Q => data10(15),
      R => '0'
    );
\input_value_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(16),
      Q => data10(16),
      R => '0'
    );
\input_value_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(17),
      Q => data10(17),
      R => '0'
    );
\input_value_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(20),
      Q => \input_value_reg_n_0_[20]\,
      R => '0'
    );
\input_value_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(18),
      Q => data10(18),
      R => '0'
    );
\input_value_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(19),
      Q => data10(19),
      R => '0'
    );
\input_value_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(20),
      Q => data10(20),
      R => '0'
    );
\input_value_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(21),
      Q => data10(21),
      R => '0'
    );
\input_value_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(22),
      Q => data10(22),
      R => '0'
    );
\input_value_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(23),
      Q => data10(23),
      R => '0'
    );
\input_value_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(24),
      Q => data10(24),
      R => '0'
    );
\input_value_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(25),
      Q => data10(25),
      R => '0'
    );
\input_value_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(26),
      Q => data10(26),
      R => '0'
    );
\input_value_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(27),
      Q => data10(27),
      R => '0'
    );
\input_value_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(21),
      Q => \input_value_reg_n_0_[21]\,
      R => '0'
    );
\input_value_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(28),
      Q => data10(28),
      R => '0'
    );
\input_value_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(29),
      Q => data10(29),
      R => '0'
    );
\input_value_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(30),
      Q => data10(30),
      R => '0'
    );
\input_value_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_78,
      D => ashi_wdata(31),
      Q => data10(31),
      R => '0'
    );
\input_value_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(0),
      Q => data11(0),
      R => '0'
    );
\input_value_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(1),
      Q => data11(1),
      R => '0'
    );
\input_value_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(2),
      Q => data11(2),
      R => '0'
    );
\input_value_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(3),
      Q => data11(3),
      R => '0'
    );
\input_value_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(4),
      Q => data11(4),
      R => '0'
    );
\input_value_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(5),
      Q => data11(5),
      R => '0'
    );
\input_value_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(22),
      Q => \input_value_reg_n_0_[22]\,
      R => '0'
    );
\input_value_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(6),
      Q => data11(6),
      R => '0'
    );
\input_value_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(7),
      Q => data11(7),
      R => '0'
    );
\input_value_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(8),
      Q => data11(8),
      R => '0'
    );
\input_value_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(9),
      Q => data11(9),
      R => '0'
    );
\input_value_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(10),
      Q => data11(10),
      R => '0'
    );
\input_value_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(11),
      Q => data11(11),
      R => '0'
    );
\input_value_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(12),
      Q => data11(12),
      R => '0'
    );
\input_value_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(13),
      Q => data11(13),
      R => '0'
    );
\input_value_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(14),
      Q => data11(14),
      R => '0'
    );
\input_value_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(15),
      Q => data11(15),
      R => '0'
    );
\input_value_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(23),
      Q => \input_value_reg_n_0_[23]\,
      R => '0'
    );
\input_value_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(16),
      Q => data11(16),
      R => '0'
    );
\input_value_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(17),
      Q => data11(17),
      R => '0'
    );
\input_value_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(18),
      Q => data11(18),
      R => '0'
    );
\input_value_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(19),
      Q => data11(19),
      R => '0'
    );
\input_value_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(20),
      Q => data11(20),
      R => '0'
    );
\input_value_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(21),
      Q => data11(21),
      R => '0'
    );
\input_value_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(22),
      Q => data11(22),
      R => '0'
    );
\input_value_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(23),
      Q => data11(23),
      R => '0'
    );
\input_value_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(24),
      Q => data11(24),
      R => '0'
    );
\input_value_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(25),
      Q => data11(25),
      R => '0'
    );
\input_value_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(24),
      Q => \input_value_reg_n_0_[24]\,
      R => '0'
    );
\input_value_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(26),
      Q => data11(26),
      R => '0'
    );
\input_value_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(27),
      Q => data11(27),
      R => '0'
    );
\input_value_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(28),
      Q => data11(28),
      R => '0'
    );
\input_value_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(29),
      Q => data11(29),
      R => '0'
    );
\input_value_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(30),
      Q => data11(30),
      R => '0'
    );
\input_value_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_77,
      D => ashi_wdata(31),
      Q => data11(31),
      R => '0'
    );
\input_value_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(0),
      Q => data12(0),
      R => '0'
    );
\input_value_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(1),
      Q => data12(1),
      R => '0'
    );
\input_value_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(2),
      Q => data12(2),
      R => '0'
    );
\input_value_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(3),
      Q => data12(3),
      R => '0'
    );
\input_value_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(25),
      Q => \input_value_reg_n_0_[25]\,
      R => '0'
    );
\input_value_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(4),
      Q => data12(4),
      R => '0'
    );
\input_value_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(5),
      Q => data12(5),
      R => '0'
    );
\input_value_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(6),
      Q => data12(6),
      R => '0'
    );
\input_value_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(7),
      Q => data12(7),
      R => '0'
    );
\input_value_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(8),
      Q => data12(8),
      R => '0'
    );
\input_value_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(9),
      Q => data12(9),
      R => '0'
    );
\input_value_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(10),
      Q => data12(10),
      R => '0'
    );
\input_value_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(11),
      Q => data12(11),
      R => '0'
    );
\input_value_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(12),
      Q => data12(12),
      R => '0'
    );
\input_value_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(13),
      Q => data12(13),
      R => '0'
    );
\input_value_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(26),
      Q => \input_value_reg_n_0_[26]\,
      R => '0'
    );
\input_value_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(14),
      Q => data12(14),
      R => '0'
    );
\input_value_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(15),
      Q => data12(15),
      R => '0'
    );
\input_value_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(16),
      Q => data12(16),
      R => '0'
    );
\input_value_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(17),
      Q => data12(17),
      R => '0'
    );
\input_value_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(18),
      Q => data12(18),
      R => '0'
    );
\input_value_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(19),
      Q => data12(19),
      R => '0'
    );
\input_value_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(20),
      Q => data12(20),
      R => '0'
    );
\input_value_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(21),
      Q => data12(21),
      R => '0'
    );
\input_value_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(22),
      Q => data12(22),
      R => '0'
    );
\input_value_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(23),
      Q => data12(23),
      R => '0'
    );
\input_value_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(27),
      Q => \input_value_reg_n_0_[27]\,
      R => '0'
    );
\input_value_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(24),
      Q => data12(24),
      R => '0'
    );
\input_value_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(25),
      Q => data12(25),
      R => '0'
    );
\input_value_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(26),
      Q => data12(26),
      R => '0'
    );
\input_value_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(27),
      Q => data12(27),
      R => '0'
    );
\input_value_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(28),
      Q => data12(28),
      R => '0'
    );
\input_value_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(29),
      Q => data12(29),
      R => '0'
    );
\input_value_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(30),
      Q => data12(30),
      R => '0'
    );
\input_value_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_76,
      D => ashi_wdata(31),
      Q => data12(31),
      R => '0'
    );
\input_value_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(0),
      Q => data13(0),
      R => '0'
    );
\input_value_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(1),
      Q => data13(1),
      R => '0'
    );
\input_value_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(28),
      Q => \input_value_reg_n_0_[28]\,
      R => '0'
    );
\input_value_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(2),
      Q => data13(2),
      R => '0'
    );
\input_value_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(3),
      Q => data13(3),
      R => '0'
    );
\input_value_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(4),
      Q => data13(4),
      R => '0'
    );
\input_value_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(5),
      Q => data13(5),
      R => '0'
    );
\input_value_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(6),
      Q => data13(6),
      R => '0'
    );
\input_value_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(7),
      Q => data13(7),
      R => '0'
    );
\input_value_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(8),
      Q => data13(8),
      R => '0'
    );
\input_value_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(9),
      Q => data13(9),
      R => '0'
    );
\input_value_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(10),
      Q => data13(10),
      R => '0'
    );
\input_value_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(11),
      Q => data13(11),
      R => '0'
    );
\input_value_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(29),
      Q => \input_value_reg_n_0_[29]\,
      R => '0'
    );
\input_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(2),
      Q => \input_value_reg_n_0_[2]\,
      R => '0'
    );
\input_value_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(12),
      Q => data13(12),
      R => '0'
    );
\input_value_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(13),
      Q => data13(13),
      R => '0'
    );
\input_value_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(14),
      Q => data13(14),
      R => '0'
    );
\input_value_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(15),
      Q => data13(15),
      R => '0'
    );
\input_value_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(16),
      Q => data13(16),
      R => '0'
    );
\input_value_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(17),
      Q => data13(17),
      R => '0'
    );
\input_value_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(18),
      Q => data13(18),
      R => '0'
    );
\input_value_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(19),
      Q => data13(19),
      R => '0'
    );
\input_value_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(20),
      Q => data13(20),
      R => '0'
    );
\input_value_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(21),
      Q => data13(21),
      R => '0'
    );
\input_value_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(30),
      Q => \input_value_reg_n_0_[30]\,
      R => '0'
    );
\input_value_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(22),
      Q => data13(22),
      R => '0'
    );
\input_value_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(23),
      Q => data13(23),
      R => '0'
    );
\input_value_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(24),
      Q => data13(24),
      R => '0'
    );
\input_value_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(25),
      Q => data13(25),
      R => '0'
    );
\input_value_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(26),
      Q => data13(26),
      R => '0'
    );
\input_value_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(27),
      Q => data13(27),
      R => '0'
    );
\input_value_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(28),
      Q => data13(28),
      R => '0'
    );
\input_value_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(29),
      Q => data13(29),
      R => '0'
    );
\input_value_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(30),
      Q => data13(30),
      R => '0'
    );
\input_value_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_75,
      D => ashi_wdata(31),
      Q => data13(31),
      R => '0'
    );
\input_value_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(31),
      Q => \input_value_reg_n_0_[31]\,
      R => '0'
    );
\input_value_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(0),
      Q => data14(0),
      R => '0'
    );
\input_value_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(1),
      Q => data14(1),
      R => '0'
    );
\input_value_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(2),
      Q => data14(2),
      R => '0'
    );
\input_value_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(3),
      Q => data14(3),
      R => '0'
    );
\input_value_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(4),
      Q => data14(4),
      R => '0'
    );
\input_value_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(5),
      Q => data14(5),
      R => '0'
    );
\input_value_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(6),
      Q => data14(6),
      R => '0'
    );
\input_value_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(7),
      Q => data14(7),
      R => '0'
    );
\input_value_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(8),
      Q => data14(8),
      R => '0'
    );
\input_value_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(9),
      Q => data14(9),
      R => '0'
    );
\input_value_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(0),
      Q => data5(0),
      R => '0'
    );
\input_value_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(10),
      Q => data14(10),
      R => '0'
    );
\input_value_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(11),
      Q => data14(11),
      R => '0'
    );
\input_value_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(12),
      Q => data14(12),
      R => '0'
    );
\input_value_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(13),
      Q => data14(13),
      R => '0'
    );
\input_value_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(14),
      Q => data14(14),
      R => '0'
    );
\input_value_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(15),
      Q => data14(15),
      R => '0'
    );
\input_value_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(16),
      Q => data14(16),
      R => '0'
    );
\input_value_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(17),
      Q => data14(17),
      R => '0'
    );
\input_value_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(18),
      Q => data14(18),
      R => '0'
    );
\input_value_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(19),
      Q => data14(19),
      R => '0'
    );
\input_value_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(1),
      Q => data5(1),
      R => '0'
    );
\input_value_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(20),
      Q => data14(20),
      R => '0'
    );
\input_value_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(21),
      Q => data14(21),
      R => '0'
    );
\input_value_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(22),
      Q => data14(22),
      R => '0'
    );
\input_value_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(23),
      Q => data14(23),
      R => '0'
    );
\input_value_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(24),
      Q => data14(24),
      R => '0'
    );
\input_value_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(25),
      Q => data14(25),
      R => '0'
    );
\input_value_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(26),
      Q => data14(26),
      R => '0'
    );
\input_value_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(27),
      Q => data14(27),
      R => '0'
    );
\input_value_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(28),
      Q => data14(28),
      R => '0'
    );
\input_value_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(29),
      Q => data14(29),
      R => '0'
    );
\input_value_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(2),
      Q => data5(2),
      R => '0'
    );
\input_value_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(30),
      Q => data14(30),
      R => '0'
    );
\input_value_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_74,
      D => ashi_wdata(31),
      Q => data14(31),
      R => '0'
    );
\input_value_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(0),
      Q => data15(0),
      R => '0'
    );
\input_value_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(1),
      Q => data15(1),
      R => '0'
    );
\input_value_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(2),
      Q => data15(2),
      R => '0'
    );
\input_value_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(3),
      Q => data15(3),
      R => '0'
    );
\input_value_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(4),
      Q => data15(4),
      R => '0'
    );
\input_value_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(5),
      Q => data15(5),
      R => '0'
    );
\input_value_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(6),
      Q => data15(6),
      R => '0'
    );
\input_value_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(7),
      Q => data15(7),
      R => '0'
    );
\input_value_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(3),
      Q => data5(3),
      R => '0'
    );
\input_value_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(8),
      Q => data15(8),
      R => '0'
    );
\input_value_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(9),
      Q => data15(9),
      R => '0'
    );
\input_value_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(10),
      Q => data15(10),
      R => '0'
    );
\input_value_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(11),
      Q => data15(11),
      R => '0'
    );
\input_value_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(12),
      Q => data15(12),
      R => '0'
    );
\input_value_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(13),
      Q => data15(13),
      R => '0'
    );
\input_value_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(14),
      Q => data15(14),
      R => '0'
    );
\input_value_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(15),
      Q => data15(15),
      R => '0'
    );
\input_value_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(16),
      Q => data15(16),
      R => '0'
    );
\input_value_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(17),
      Q => data15(17),
      R => '0'
    );
\input_value_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(4),
      Q => data5(4),
      R => '0'
    );
\input_value_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(18),
      Q => data15(18),
      R => '0'
    );
\input_value_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(19),
      Q => data15(19),
      R => '0'
    );
\input_value_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(20),
      Q => data15(20),
      R => '0'
    );
\input_value_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(21),
      Q => data15(21),
      R => '0'
    );
\input_value_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(22),
      Q => data15(22),
      R => '0'
    );
\input_value_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(23),
      Q => data15(23),
      R => '0'
    );
\input_value_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(24),
      Q => data15(24),
      R => '0'
    );
\input_value_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(25),
      Q => data15(25),
      R => '0'
    );
\input_value_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(26),
      Q => data15(26),
      R => '0'
    );
\input_value_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(27),
      Q => data15(27),
      R => '0'
    );
\input_value_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(5),
      Q => data5(5),
      R => '0'
    );
\input_value_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(28),
      Q => data15(28),
      R => '0'
    );
\input_value_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(29),
      Q => data15(29),
      R => '0'
    );
\input_value_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(30),
      Q => data15(30),
      R => '0'
    );
\input_value_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_73,
      D => ashi_wdata(31),
      Q => data15(31),
      R => '0'
    );
\input_value_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(0),
      Q => data16(0),
      R => '0'
    );
\input_value_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(1),
      Q => data16(1),
      R => '0'
    );
\input_value_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(2),
      Q => data16(2),
      R => '0'
    );
\input_value_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(3),
      Q => data16(3),
      R => '0'
    );
\input_value_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(4),
      Q => data16(4),
      R => '0'
    );
\input_value_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(5),
      Q => data16(5),
      R => '0'
    );
\input_value_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(6),
      Q => data5(6),
      R => '0'
    );
\input_value_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(6),
      Q => data16(6),
      R => '0'
    );
\input_value_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(7),
      Q => data16(7),
      R => '0'
    );
\input_value_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(8),
      Q => data16(8),
      R => '0'
    );
\input_value_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(9),
      Q => data16(9),
      R => '0'
    );
\input_value_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(10),
      Q => data16(10),
      R => '0'
    );
\input_value_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(11),
      Q => data16(11),
      R => '0'
    );
\input_value_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(12),
      Q => data16(12),
      R => '0'
    );
\input_value_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(13),
      Q => data16(13),
      R => '0'
    );
\input_value_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(14),
      Q => data16(14),
      R => '0'
    );
\input_value_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(15),
      Q => data16(15),
      R => '0'
    );
\input_value_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(7),
      Q => data5(7),
      R => '0'
    );
\input_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(3),
      Q => \input_value_reg_n_0_[3]\,
      R => '0'
    );
\input_value_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(16),
      Q => data16(16),
      R => '0'
    );
\input_value_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(17),
      Q => data16(17),
      R => '0'
    );
\input_value_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(18),
      Q => data16(18),
      R => '0'
    );
\input_value_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(19),
      Q => data16(19),
      R => '0'
    );
\input_value_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(20),
      Q => data16(20),
      R => '0'
    );
\input_value_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(21),
      Q => data16(21),
      R => '0'
    );
\input_value_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(22),
      Q => data16(22),
      R => '0'
    );
\input_value_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(23),
      Q => data16(23),
      R => '0'
    );
\input_value_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(24),
      Q => data16(24),
      R => '0'
    );
\input_value_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(25),
      Q => data16(25),
      R => '0'
    );
\input_value_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(8),
      Q => data5(8),
      R => '0'
    );
\input_value_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(26),
      Q => data16(26),
      R => '0'
    );
\input_value_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(27),
      Q => data16(27),
      R => '0'
    );
\input_value_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(28),
      Q => data16(28),
      R => '0'
    );
\input_value_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(29),
      Q => data16(29),
      R => '0'
    );
\input_value_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(30),
      Q => data16(30),
      R => '0'
    );
\input_value_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_72,
      D => ashi_wdata(31),
      Q => data16(31),
      R => '0'
    );
\input_value_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(0),
      Q => data17(0),
      R => '0'
    );
\input_value_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(1),
      Q => data17(1),
      R => '0'
    );
\input_value_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(2),
      Q => data17(2),
      R => '0'
    );
\input_value_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(3),
      Q => data17(3),
      R => '0'
    );
\input_value_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(9),
      Q => data5(9),
      R => '0'
    );
\input_value_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(4),
      Q => data17(4),
      R => '0'
    );
\input_value_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(5),
      Q => data17(5),
      R => '0'
    );
\input_value_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(6),
      Q => data17(6),
      R => '0'
    );
\input_value_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(7),
      Q => data17(7),
      R => '0'
    );
\input_value_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(8),
      Q => data17(8),
      R => '0'
    );
\input_value_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(9),
      Q => data17(9),
      R => '0'
    );
\input_value_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(10),
      Q => data17(10),
      R => '0'
    );
\input_value_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(11),
      Q => data17(11),
      R => '0'
    );
\input_value_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(12),
      Q => data17(12),
      R => '0'
    );
\input_value_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(13),
      Q => data17(13),
      R => '0'
    );
\input_value_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(10),
      Q => data5(10),
      R => '0'
    );
\input_value_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(14),
      Q => data17(14),
      R => '0'
    );
\input_value_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(15),
      Q => data17(15),
      R => '0'
    );
\input_value_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(16),
      Q => data17(16),
      R => '0'
    );
\input_value_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(17),
      Q => data17(17),
      R => '0'
    );
\input_value_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(18),
      Q => data17(18),
      R => '0'
    );
\input_value_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(19),
      Q => data17(19),
      R => '0'
    );
\input_value_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(20),
      Q => data17(20),
      R => '0'
    );
\input_value_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(21),
      Q => data17(21),
      R => '0'
    );
\input_value_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(22),
      Q => data17(22),
      R => '0'
    );
\input_value_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(23),
      Q => data17(23),
      R => '0'
    );
\input_value_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(11),
      Q => data5(11),
      R => '0'
    );
\input_value_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(24),
      Q => data17(24),
      R => '0'
    );
\input_value_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(25),
      Q => data17(25),
      R => '0'
    );
\input_value_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(26),
      Q => data17(26),
      R => '0'
    );
\input_value_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(27),
      Q => data17(27),
      R => '0'
    );
\input_value_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(28),
      Q => data17(28),
      R => '0'
    );
\input_value_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(29),
      Q => data17(29),
      R => '0'
    );
\input_value_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(30),
      Q => data17(30),
      R => '0'
    );
\input_value_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_71,
      D => ashi_wdata(31),
      Q => data17(31),
      R => '0'
    );
\input_value_reg[448]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(0),
      Q => data18(0),
      R => '0'
    );
\input_value_reg[449]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(1),
      Q => data18(1),
      R => '0'
    );
\input_value_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(12),
      Q => data5(12),
      R => '0'
    );
\input_value_reg[450]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(2),
      Q => data18(2),
      R => '0'
    );
\input_value_reg[451]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(3),
      Q => data18(3),
      R => '0'
    );
\input_value_reg[452]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(4),
      Q => data18(4),
      R => '0'
    );
\input_value_reg[453]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(5),
      Q => data18(5),
      R => '0'
    );
\input_value_reg[454]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(6),
      Q => data18(6),
      R => '0'
    );
\input_value_reg[455]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(7),
      Q => data18(7),
      R => '0'
    );
\input_value_reg[456]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(8),
      Q => data18(8),
      R => '0'
    );
\input_value_reg[457]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(9),
      Q => data18(9),
      R => '0'
    );
\input_value_reg[458]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(10),
      Q => data18(10),
      R => '0'
    );
\input_value_reg[459]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(11),
      Q => data18(11),
      R => '0'
    );
\input_value_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(13),
      Q => data5(13),
      R => '0'
    );
\input_value_reg[460]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(12),
      Q => data18(12),
      R => '0'
    );
\input_value_reg[461]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(13),
      Q => data18(13),
      R => '0'
    );
\input_value_reg[462]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(14),
      Q => data18(14),
      R => '0'
    );
\input_value_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(15),
      Q => data18(15),
      R => '0'
    );
\input_value_reg[464]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(16),
      Q => data18(16),
      R => '0'
    );
\input_value_reg[465]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(17),
      Q => data18(17),
      R => '0'
    );
\input_value_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(18),
      Q => data18(18),
      R => '0'
    );
\input_value_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(19),
      Q => data18(19),
      R => '0'
    );
\input_value_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(20),
      Q => data18(20),
      R => '0'
    );
\input_value_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(21),
      Q => data18(21),
      R => '0'
    );
\input_value_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(14),
      Q => data5(14),
      R => '0'
    );
\input_value_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(22),
      Q => data18(22),
      R => '0'
    );
\input_value_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(23),
      Q => data18(23),
      R => '0'
    );
\input_value_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(24),
      Q => data18(24),
      R => '0'
    );
\input_value_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(25),
      Q => data18(25),
      R => '0'
    );
\input_value_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(26),
      Q => data18(26),
      R => '0'
    );
\input_value_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(27),
      Q => data18(27),
      R => '0'
    );
\input_value_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(28),
      Q => data18(28),
      R => '0'
    );
\input_value_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(29),
      Q => data18(29),
      R => '0'
    );
\input_value_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(30),
      Q => data18(30),
      R => '0'
    );
\input_value_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_70,
      D => ashi_wdata(31),
      Q => data18(31),
      R => '0'
    );
\input_value_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(15),
      Q => data5(15),
      R => '0'
    );
\input_value_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(0),
      Q => data19(0),
      R => '0'
    );
\input_value_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(1),
      Q => data19(1),
      R => '0'
    );
\input_value_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(2),
      Q => data19(2),
      R => '0'
    );
\input_value_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(3),
      Q => data19(3),
      R => '0'
    );
\input_value_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(4),
      Q => data19(4),
      R => '0'
    );
\input_value_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(5),
      Q => data19(5),
      R => '0'
    );
\input_value_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(6),
      Q => data19(6),
      R => '0'
    );
\input_value_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(7),
      Q => data19(7),
      R => '0'
    );
\input_value_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(8),
      Q => data19(8),
      R => '0'
    );
\input_value_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(9),
      Q => data19(9),
      R => '0'
    );
\input_value_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(16),
      Q => data5(16),
      R => '0'
    );
\input_value_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(10),
      Q => data19(10),
      R => '0'
    );
\input_value_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(11),
      Q => data19(11),
      R => '0'
    );
\input_value_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(12),
      Q => data19(12),
      R => '0'
    );
\input_value_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(13),
      Q => data19(13),
      R => '0'
    );
\input_value_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(14),
      Q => data19(14),
      R => '0'
    );
\input_value_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(15),
      Q => data19(15),
      R => '0'
    );
\input_value_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(16),
      Q => data19(16),
      R => '0'
    );
\input_value_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(17),
      Q => data19(17),
      R => '0'
    );
\input_value_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(18),
      Q => data19(18),
      R => '0'
    );
\input_value_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(19),
      Q => data19(19),
      R => '0'
    );
\input_value_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(17),
      Q => data5(17),
      R => '0'
    );
\input_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(4),
      Q => \input_value_reg_n_0_[4]\,
      R => '0'
    );
\input_value_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(20),
      Q => data19(20),
      R => '0'
    );
\input_value_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(21),
      Q => data19(21),
      R => '0'
    );
\input_value_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(22),
      Q => data19(22),
      R => '0'
    );
\input_value_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(23),
      Q => data19(23),
      R => '0'
    );
\input_value_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(24),
      Q => data19(24),
      R => '0'
    );
\input_value_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(25),
      Q => data19(25),
      R => '0'
    );
\input_value_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(26),
      Q => data19(26),
      R => '0'
    );
\input_value_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(27),
      Q => data19(27),
      R => '0'
    );
\input_value_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(28),
      Q => data19(28),
      R => '0'
    );
\input_value_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(29),
      Q => data19(29),
      R => '0'
    );
\input_value_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(18),
      Q => data5(18),
      R => '0'
    );
\input_value_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(30),
      Q => data19(30),
      R => '0'
    );
\input_value_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_69,
      D => ashi_wdata(31),
      Q => data19(31),
      R => '0'
    );
\input_value_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(19),
      Q => data5(19),
      R => '0'
    );
\input_value_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(20),
      Q => data5(20),
      R => '0'
    );
\input_value_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(21),
      Q => data5(21),
      R => '0'
    );
\input_value_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(22),
      Q => data5(22),
      R => '0'
    );
\input_value_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(23),
      Q => data5(23),
      R => '0'
    );
\input_value_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(24),
      Q => data5(24),
      R => '0'
    );
\input_value_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(25),
      Q => data5(25),
      R => '0'
    );
\input_value_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(26),
      Q => data5(26),
      R => '0'
    );
\input_value_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(27),
      Q => data5(27),
      R => '0'
    );
\input_value_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(5),
      Q => \input_value_reg_n_0_[5]\,
      R => '0'
    );
\input_value_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(28),
      Q => data5(28),
      R => '0'
    );
\input_value_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(29),
      Q => data5(29),
      R => '0'
    );
\input_value_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(30),
      Q => data5(30),
      R => '0'
    );
\input_value_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_83,
      D => ashi_wdata(31),
      Q => data5(31),
      R => '0'
    );
\input_value_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(0),
      Q => data6(0),
      R => '0'
    );
\input_value_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(1),
      Q => data6(1),
      R => '0'
    );
\input_value_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(2),
      Q => data6(2),
      R => '0'
    );
\input_value_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(3),
      Q => data6(3),
      R => '0'
    );
\input_value_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(4),
      Q => data6(4),
      R => '0'
    );
\input_value_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(5),
      Q => data6(5),
      R => '0'
    );
\input_value_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(6),
      Q => \input_value_reg_n_0_[6]\,
      R => '0'
    );
\input_value_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(6),
      Q => data6(6),
      R => '0'
    );
\input_value_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(7),
      Q => data6(7),
      R => '0'
    );
\input_value_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(8),
      Q => data6(8),
      R => '0'
    );
\input_value_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(9),
      Q => data6(9),
      R => '0'
    );
\input_value_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(10),
      Q => data6(10),
      R => '0'
    );
\input_value_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(11),
      Q => data6(11),
      R => '0'
    );
\input_value_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(12),
      Q => data6(12),
      R => '0'
    );
\input_value_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(13),
      Q => data6(13),
      R => '0'
    );
\input_value_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(14),
      Q => data6(14),
      R => '0'
    );
\input_value_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(15),
      Q => data6(15),
      R => '0'
    );
\input_value_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(7),
      Q => \input_value_reg_n_0_[7]\,
      R => '0'
    );
\input_value_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(16),
      Q => data6(16),
      R => '0'
    );
\input_value_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(17),
      Q => data6(17),
      R => '0'
    );
\input_value_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(18),
      Q => data6(18),
      R => '0'
    );
\input_value_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(19),
      Q => data6(19),
      R => '0'
    );
\input_value_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(20),
      Q => data6(20),
      R => '0'
    );
\input_value_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(21),
      Q => data6(21),
      R => '0'
    );
\input_value_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(22),
      Q => data6(22),
      R => '0'
    );
\input_value_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(23),
      Q => data6(23),
      R => '0'
    );
\input_value_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(24),
      Q => data6(24),
      R => '0'
    );
\input_value_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(25),
      Q => data6(25),
      R => '0'
    );
\input_value_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(8),
      Q => \input_value_reg_n_0_[8]\,
      R => '0'
    );
\input_value_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(26),
      Q => data6(26),
      R => '0'
    );
\input_value_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(27),
      Q => data6(27),
      R => '0'
    );
\input_value_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(28),
      Q => data6(28),
      R => '0'
    );
\input_value_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(29),
      Q => data6(29),
      R => '0'
    );
\input_value_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(30),
      Q => data6(30),
      R => '0'
    );
\input_value_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_82,
      D => ashi_wdata(31),
      Q => data6(31),
      R => '0'
    );
\input_value_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(0),
      Q => data7(0),
      R => '0'
    );
\input_value_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(1),
      Q => data7(1),
      R => '0'
    );
\input_value_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(2),
      Q => data7(2),
      R => '0'
    );
\input_value_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_81,
      D => ashi_wdata(3),
      Q => data7(3),
      R => '0'
    );
\input_value_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_slave_n_84,
      D => ashi_wdata(9),
      Q => \input_value_reg_n_0_[9]\,
      R => '0'
    );
\osm_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30880000FCBBFFFF"
    )
        port map (
      I0 => f0_count_reg(0),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(0),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\osm_counter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(10),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(10),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[10]_i_2_n_0\,
      O => p_1_in(10)
    );
\osm_counter[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[9]\,
      I1 => \osm_counter_reg_n_0_[7]\,
      I2 => \osm_counter[10]_i_3_n_0\,
      I3 => \osm_counter_reg_n_0_[6]\,
      I4 => \osm_counter_reg_n_0_[8]\,
      I5 => \osm_counter_reg_n_0_[10]\,
      O => \osm_counter[10]_i_2_n_0\
    );
\osm_counter[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[4]\,
      I1 => \osm_counter_reg_n_0_[2]\,
      I2 => \osm_counter_reg_n_0_[0]\,
      I3 => \osm_counter_reg_n_0_[1]\,
      I4 => \osm_counter_reg_n_0_[3]\,
      I5 => \osm_counter_reg_n_0_[5]\,
      O => \osm_counter[10]_i_3_n_0\
    );
\osm_counter[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(11),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(11),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[11]_i_2_n_0\,
      O => p_1_in(11)
    );
\osm_counter[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \osm_counter[14]_i_9_n_0\,
      I1 => \osm_counter_reg_n_0_[11]\,
      O => \osm_counter[11]_i_2_n_0\
    );
\osm_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(12),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(12),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[12]_i_2_n_0\,
      O => p_1_in(12)
    );
\osm_counter[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[11]\,
      I1 => \osm_counter[14]_i_9_n_0\,
      I2 => \osm_counter_reg_n_0_[12]\,
      O => \osm_counter[12]_i_2_n_0\
    );
\osm_counter[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(13),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(13),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[13]_i_2_n_0\,
      O => p_1_in(13)
    );
\osm_counter[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[12]\,
      I1 => \osm_counter[14]_i_9_n_0\,
      I2 => \osm_counter_reg_n_0_[11]\,
      I3 => \osm_counter_reg_n_0_[13]\,
      O => \osm_counter[13]_i_2_n_0\
    );
\osm_counter[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => resetn,
      I1 => AXIS_OUT_TREADY,
      I2 => \^axis_out_tvalid_reg_0\,
      I3 => osm_state,
      O => \osm_counter[14]_i_1_n_0\
    );
\osm_counter[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(14),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(14),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[14]_i_4_n_0\,
      O => p_1_in(14)
    );
\osm_counter[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \osm_counter[14]_i_5_n_0\,
      I1 => \osm_counter[14]_i_6_n_0\,
      I2 => \osm_counter[14]_i_7_n_0\,
      I3 => \osm_counter[14]_i_8_n_0\,
      I4 => \^axis_out_tvalid_reg_0\,
      O => \osm_counter[14]_i_3_n_0\
    );
\osm_counter[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[13]\,
      I1 => \osm_counter_reg_n_0_[11]\,
      I2 => \osm_counter[14]_i_9_n_0\,
      I3 => \osm_counter_reg_n_0_[12]\,
      I4 => \osm_counter_reg_n_0_[14]\,
      O => \osm_counter[14]_i_4_n_0\
    );
\osm_counter[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[6]\,
      I1 => \osm_counter_reg_n_0_[7]\,
      I2 => \osm_counter_reg_n_0_[4]\,
      I3 => \osm_counter_reg_n_0_[5]\,
      O => \osm_counter[14]_i_5_n_0\
    );
\osm_counter[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[2]\,
      I1 => \osm_counter_reg_n_0_[3]\,
      I2 => \osm_counter_reg_n_0_[0]\,
      I3 => \osm_counter_reg_n_0_[1]\,
      O => \osm_counter[14]_i_6_n_0\
    );
\osm_counter[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[15]\,
      I1 => \osm_counter_reg_n_0_[14]\,
      I2 => \osm_counter_reg_n_0_[12]\,
      I3 => \osm_counter_reg_n_0_[13]\,
      O => \osm_counter[14]_i_7_n_0\
    );
\osm_counter[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[10]\,
      I1 => \osm_counter_reg_n_0_[11]\,
      I2 => \osm_counter_reg_n_0_[8]\,
      I3 => \osm_counter_reg_n_0_[9]\,
      O => \osm_counter[14]_i_8_n_0\
    );
\osm_counter[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[9]\,
      I1 => \osm_counter_reg_n_0_[7]\,
      I2 => \osm_counter[10]_i_3_n_0\,
      I3 => \osm_counter_reg_n_0_[6]\,
      I4 => \osm_counter_reg_n_0_[8]\,
      I5 => \osm_counter_reg_n_0_[10]\,
      O => \osm_counter[14]_i_9_n_0\
    );
\osm_counter[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2E2E"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[15]\,
      I1 => \osm_counter[14]_i_1_n_0\,
      I2 => \osm_counter[15]_i_2_n_0\,
      I3 => \osm_counter[14]_i_3_n_0\,
      I4 => \osm_counter[15]_i_3_n_0\,
      I5 => \osm_counter__0\(15),
      O => \osm_counter[15]_i_1_n_0\
    );
\osm_counter[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[14]\,
      I1 => \osm_counter_reg_n_0_[12]\,
      I2 => \osm_counter[14]_i_9_n_0\,
      I3 => \osm_counter_reg_n_0_[11]\,
      I4 => \osm_counter_reg_n_0_[13]\,
      I5 => \osm_counter_reg_n_0_[15]\,
      O => \osm_counter[15]_i_2_n_0\
    );
\osm_counter[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_on_deck_reg_n_0_[0]\,
      I1 => \fifo_on_deck_reg_n_0_[1]\,
      O => \osm_counter[15]_i_3_n_0\
    );
\osm_counter[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800000008000"
    )
        port map (
      I0 => osm_state,
      I1 => \osm_counter[14]_i_3_n_0\,
      I2 => \osm_counter[15]_i_3_n_0\,
      I3 => resetn,
      I4 => \^axis_out_tvalid_reg_0\,
      I5 => AXIS_OUT_TREADY,
      O => \osm_counter__0\(15)
    );
\osm_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(1),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(1),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[1]_i_2_n_0\,
      O => p_1_in(1)
    );
\osm_counter[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[0]\,
      I1 => \osm_counter_reg_n_0_[1]\,
      O => \osm_counter[1]_i_2_n_0\
    );
\osm_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(2),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(2),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[2]_i_2_n_0\,
      O => p_1_in(2)
    );
\osm_counter[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[1]\,
      I1 => \osm_counter_reg_n_0_[0]\,
      I2 => \osm_counter_reg_n_0_[2]\,
      O => \osm_counter[2]_i_2_n_0\
    );
\osm_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(3),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(3),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[3]_i_2_n_0\,
      O => p_1_in(3)
    );
\osm_counter[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[2]\,
      I1 => \osm_counter_reg_n_0_[0]\,
      I2 => \osm_counter_reg_n_0_[1]\,
      I3 => \osm_counter_reg_n_0_[3]\,
      O => \osm_counter[3]_i_2_n_0\
    );
\osm_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(4),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(4),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[4]_i_2_n_0\,
      O => p_1_in(4)
    );
\osm_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[3]\,
      I1 => \osm_counter_reg_n_0_[1]\,
      I2 => \osm_counter_reg_n_0_[0]\,
      I3 => \osm_counter_reg_n_0_[2]\,
      I4 => \osm_counter_reg_n_0_[4]\,
      O => \osm_counter[4]_i_2_n_0\
    );
\osm_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(5),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(5),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[5]_i_2_n_0\,
      O => p_1_in(5)
    );
\osm_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[4]\,
      I1 => \osm_counter_reg_n_0_[2]\,
      I2 => \osm_counter_reg_n_0_[0]\,
      I3 => \osm_counter_reg_n_0_[1]\,
      I4 => \osm_counter_reg_n_0_[3]\,
      I5 => \osm_counter_reg_n_0_[5]\,
      O => \osm_counter[5]_i_2_n_0\
    );
\osm_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(6),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(6),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[6]_i_2_n_0\,
      O => p_1_in(6)
    );
\osm_counter[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \osm_counter[10]_i_3_n_0\,
      I1 => \osm_counter_reg_n_0_[6]\,
      O => \osm_counter[6]_i_2_n_0\
    );
\osm_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(7),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(7),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[7]_i_2_n_0\,
      O => p_1_in(7)
    );
\osm_counter[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[6]\,
      I1 => \osm_counter[10]_i_3_n_0\,
      I2 => \osm_counter_reg_n_0_[7]\,
      O => \osm_counter[7]_i_2_n_0\
    );
\osm_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(8),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(8),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[8]_i_2_n_0\,
      O => p_1_in(8)
    );
\osm_counter[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[7]\,
      I1 => \osm_counter[10]_i_3_n_0\,
      I2 => \osm_counter_reg_n_0_[6]\,
      I3 => \osm_counter_reg_n_0_[8]\,
      O => \osm_counter[8]_i_2_n_0\
    );
\osm_counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFFFF30880000"
    )
        port map (
      I0 => f0_count_reg(9),
      I1 => \fifo_on_deck_reg_n_0_[0]\,
      I2 => f1_count_reg(9),
      I3 => \fifo_on_deck_reg_n_0_[1]\,
      I4 => \osm_counter[14]_i_3_n_0\,
      I5 => \osm_counter[9]_i_2_n_0\,
      O => p_1_in(9)
    );
\osm_counter[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \osm_counter_reg_n_0_[8]\,
      I1 => \osm_counter_reg_n_0_[6]\,
      I2 => \osm_counter[10]_i_3_n_0\,
      I3 => \osm_counter_reg_n_0_[7]\,
      I4 => \osm_counter_reg_n_0_[9]\,
      O => \osm_counter[9]_i_2_n_0\
    );
\osm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(0),
      Q => \osm_counter_reg_n_0_[0]\,
      R => '0'
    );
\osm_counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(10),
      Q => \osm_counter_reg_n_0_[10]\,
      R => '0'
    );
\osm_counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(11),
      Q => \osm_counter_reg_n_0_[11]\,
      R => '0'
    );
\osm_counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(12),
      Q => \osm_counter_reg_n_0_[12]\,
      R => '0'
    );
\osm_counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(13),
      Q => \osm_counter_reg_n_0_[13]\,
      R => '0'
    );
\osm_counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(14),
      Q => \osm_counter_reg_n_0_[14]\,
      R => '0'
    );
\osm_counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \osm_counter[15]_i_1_n_0\,
      Q => \osm_counter_reg_n_0_[15]\,
      R => '0'
    );
\osm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(1),
      Q => \osm_counter_reg_n_0_[1]\,
      R => '0'
    );
\osm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(2),
      Q => \osm_counter_reg_n_0_[2]\,
      R => '0'
    );
\osm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(3),
      Q => \osm_counter_reg_n_0_[3]\,
      R => '0'
    );
\osm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(4),
      Q => \osm_counter_reg_n_0_[4]\,
      R => '0'
    );
\osm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(5),
      Q => \osm_counter_reg_n_0_[5]\,
      R => '0'
    );
\osm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(6),
      Q => \osm_counter_reg_n_0_[6]\,
      R => '0'
    );
\osm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(7),
      Q => \osm_counter_reg_n_0_[7]\,
      R => '0'
    );
\osm_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(8),
      Q => \osm_counter_reg_n_0_[8]\,
      R => '0'
    );
\osm_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \osm_counter[14]_i_1_n_0\,
      D => p_1_in(9),
      Q => \osm_counter_reg_n_0_[9]\,
      R => '0'
    );
osm_state_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => '1',
      Q => osm_state,
      R => f1_reset02_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_simframe_ctl_0_0 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RREADY : in STD_LOGIC;
    AXIS_OUT_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXIS_OUT_TVALID : out STD_LOGIC;
    AXIS_OUT_TREADY : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_simframe_ctl_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_simframe_ctl_0_0 : entity is "design_1_simframe_ctl_0_0,simframe_ctl,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_simframe_ctl_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_simframe_ctl_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_simframe_ctl_0_0 : entity is "simframe_ctl,Vivado 2021.1";
end design_1_simframe_ctl_0_0;

architecture STRUCTURE of design_1_simframe_ctl_0_0 is
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_rresp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of AXIS_OUT_TREADY : signal is "xilinx.com:interface:axis:1.0 AXIS_OUT TREADY";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of AXIS_OUT_TREADY : signal is "XIL_INTERFACENAME AXIS_OUT, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 250000000, PHASE 0.0, CLK_DOMAIN design_1_xdma_0_0_axi_aclk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXIS_OUT_TVALID : signal is "xilinx.com:interface:axis:1.0 AXIS_OUT TVALID";
  attribute X_INTERFACE_INFO of S_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of S_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of S_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of S_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of S_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of S_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of S_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of S_AXI_RREADY : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_xdma_0_0_axi_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of S_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of S_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF AXIS_OUT:S_AXI, ASSOCIATED_RESET resetn, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_xdma_0_0_axi_aclk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 resetn RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of AXIS_OUT_TDATA : signal is "xilinx.com:interface:axis:1.0 AXIS_OUT TDATA";
  attribute X_INTERFACE_INFO of S_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of S_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of S_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of S_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of S_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of S_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of S_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of S_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of S_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  S_AXI_BRESP(1) <= \^s_axi_bresp\(0);
  S_AXI_BRESP(0) <= \^s_axi_bresp\(0);
  S_AXI_RRESP(1) <= \^s_axi_rresp\(0);
  S_AXI_RRESP(0) <= \^s_axi_rresp\(0);
inst: entity work.design_1_simframe_ctl_0_0_simframe_ctl
     port map (
      AXIS_OUT_TDATA(31 downto 0) => AXIS_OUT_TDATA(31 downto 0),
      AXIS_OUT_TREADY => AXIS_OUT_TREADY,
      AXIS_OUT_TVALID_reg_0 => AXIS_OUT_TVALID,
      AXI_ARREADY_reg => S_AXI_ARREADY,
      AXI_AWREADY_reg => S_AXI_AWREADY,
      AXI_BVALID_reg => S_AXI_BVALID,
      AXI_RVALID_reg => S_AXI_RVALID,
      AXI_WREADY_reg => S_AXI_WREADY,
      S_AXI_ARADDR(4 downto 0) => S_AXI_ARADDR(6 downto 2),
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(4 downto 0) => S_AXI_AWADDR(6 downto 2),
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BRESP(0) => \^s_axi_bresp\(0),
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RRESP(0) => \^s_axi_rresp\(0),
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      S_AXI_WVALID => S_AXI_WVALID,
      clk => clk,
      resetn => resetn
    );
end STRUCTURE;
