BITFIELD,DEFAULT,ACCESS,DESC,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16
WEN,0,RW,Wait Enable.,,,,,,,,,,,,,,,,,
SP_EN,0,RW,Spectral Measurement Enable.,Spectral Measurement Enabled,Spectral Measurement Disabled,,,,,,,,,,,,,,,
PON,0,RW,Power ON.,AS7341 disabled,AS7341 enabled,,,,,,,,,,,,,,,
LED_SEL,0,RW,LED control.,External LED not controlled by AS7341,Register LED controls LED connected to pin LDR,,,,,,,,,,,,,,,
INT_SEL,0,RW,,,Sync signal applied on output pin INT,,,,,,,,,,,,,,,
INT_MODE,0,RW,Ambient light sensing mode:,"SPM mode (spectral measurement, normal mode)",SYNS mode,2: reserved,3: SYND mode,,,,,,,,,,,,,
GPIO_INV,0,RW,GPIO Invert., GPIO output normal,GPIO output is inverted.,,,,,,,,,,,,,,,
GPIO_IN_EN,0,RW,GPIO Input Enable.,,GPIO pin accepts a non-floating input.,,,,,,,,,,,,,,,
GPIO_OUT,1,RW,GPIO Output.,GPIO DIR IN,GPIO DIR OUT,,,,,,,,,,,,,,,
GPIO_IN,0,R,GPIO Input.,GPIO LOW,GPIO HIGH,,,,,,,,,,,,,,,
LED_ACT,0,RW,LED control.,External LED connected to pin LDR off,External LED connected to pin LDR on,,,,,,,,,,,,,,,
LED_DRIVE,000 0100,RW,LED driving strength.,000 0004mA,000 0006mA,000 0018mA,000 00110mA,000 01012mA,,,,,,,,,,,,
ASIEN,0,RW,Spectral and Flicker Detect Saturation Interrupt Enable.,,Permits saturation interrupts to be generated,,,,,,,,,,,,,,,
SP_IEN,0,RW,Spectral Interrupt Enable.,,"Permits interrupts to be generated, subject to the spectral thresholds and persistence filter. Bit is mirrored in the ENABLE register.",,,,,,,,,,,,,,,
SP_MAN_AZ,0,RW,Spectral Engine Manual Autozero.,,Starts a manual autozero of the spectral engines.,,,,,,,,,,,,,,,
FIFO_CLR,0,RW,FIFO Buffer Clear.,,"Clears all FIFO data, FINT, FIFO_OV, and FIFO_LVL.",,,,,,,,,,,,,,,
FD_GAIN,9,R/W,,0.5x,1x,2x,4x,8x,16x,32x,64x,128x,256x,1512x,,,,,,
AGAIN,9,RW,Spectral engine gain setting.,0.5x,1x,2x,4x,8x,16x,32x,64x,128x,256x,512x,,,,,,
SP_TH_CH,0,RW,,CH0,CH1,CH2,CH3,CH4,,,,,,,,,,,,
READY,0,R,,Spectral measurement status is busy,Spectral measurement status is ready,,,,,,,,,,,,,,,
REG_BANK,0,RW,Register Bank Access,Register access to register 0x80 and above,Register access to register 0x60 to 0x74,,,,,,,,,,,,,,,
SMUX_CMD,2,RW,SMUX command.,ROM code initialization of SMUX,Read SMUX configuration to RAM from SMUX chain,Write SMUX configuration from RAM to SMUX chain,"3 Reserved, do not use",,,,,,,,,,,,,
SIEN_FD,0,RW,,System Interrupt Flicker Detection.,,,,,,,,,,,,,,,,
SIEN_SMUX,0,RW,,,SMUX CMD Complete INT ENABLED,,,,,,,,,,,,,,,
APERS,0,RW,,Every spectral cycle generates an,1,2,3,5,10,,,,,,,,,,,