# do clock_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05 {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/stopwatch_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:47 on May 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05" /home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/stopwatch_tb.sv 
# -- Compiling module stopwatch_tb
# 
# Top level modules:
# 	stopwatch_tb
# End time: 16:50:47 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05 {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/stopwatch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:47 on May 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05" /home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/stopwatch.sv 
# -- Compiling module stopwatch
# 
# Top level modules:
# 	stopwatch
# End time: 16:50:47 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/quartus/.. {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/quartus/../stopwatch_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:47 on May 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/quartus/.." /home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/quartus/../stopwatch_tb.sv 
# -- Compiling module stopwatch_tb
# 
# Top level modules:
# 	stopwatch_tb
# End time: 16:50:47 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/quartus/.. {/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/quartus/../stopwatch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:47 on May 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+/home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/quartus/.." /home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/quartus/../stopwatch.sv 
# -- Compiling module stopwatch
# 
# Top level modules:
# 	stopwatch
# End time: 16:50:47 on May 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  stopwatch_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" stopwatch_tb 
# Start time: 16:50:47 on May 14,2025
# Loading sv_std.std
# Loading work.stopwatch_tb
# Loading work.stopwatch
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/libcap.so.2 : module was loaded at an absolute address.
# Maximum simulation time reached
# ** Note: $finish    : /home/c-ec2022/ra248220/Documents/MC613/MC613/lab05/quartus/../stopwatch_tb.sv(32)
#    Time: 50 us  Iteration: 0  Instance: /stopwatch_tb
# Window cannot be closed because the modal window "Finish Vsim" is still open.
# Window cannot be closed because the modal window "Finish Vsim" is still open.
# End time: 16:51:04 on May 14,2025, Elapsed time: 0:00:17
# Errors: 0, Warnings: 2
