## ==============================================================
## File generated on Sun Dec 11 17:11:31 +0100 2022
## Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
## SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
## IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
## Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
## ==============================================================

C:\Users\AlaiC\Desktop\Acceleration_core\solution1\impl\verilog>D:/Xilinx/Vivado/2018.3/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Wrote  : <C:\Users\AlaiC\Desktop\Acceleration_core\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
</hls_inst/S_AXI_CONTROL_BUS/Reg> is being mapped into </S_AXI_CONTROL_BUS> at <0x00000000 [ 4K ]>
Wrote  : <C:\Users\AlaiC\Desktop\Acceleration_core\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sun Dec 11 17:09:21 2022] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sun Dec 11 17:09:21 2022] Launched synth_1...
Run output will be captured here: C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sun Dec 11 17:09:21 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 368.090 ; gain = 99.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-24624-Yukikaze-PC/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-24624-Yukikaze-PC/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 424.145 ; gain = 155.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 424.145 ; gain = 155.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 424.145 ; gain = 155.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/mult_accel_core_call.xdc]
WARNING: [Vivado 12-584] No ports matched 'ap_clk'. [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/mult_accel_core_call.xdc:1]
Finished Parsing XDC File [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/mult_accel_core_call.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/mult_accel_core_call.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/bd_0_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 667.301 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 667.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 667.301 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 667.301 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 667.301 ; gain = 398.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 667.301 ; gain = 398.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 667.301 ; gain = 398.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 667.301 ; gain = 398.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 667.301 ; gain = 398.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 741.582 ; gain = 472.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 741.582 ; gain = 472.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 751.148 ; gain = 482.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 751.148 ; gain = 482.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 751.148 ; gain = 482.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 751.148 ; gain = 482.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 751.148 ; gain = 482.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 751.148 ; gain = 482.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 751.148 ; gain = 482.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    99|
|2     |  bd_0_i |bd_0   |    99|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 751.148 ; gain = 482.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 751.148 ; gain = 238.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 751.148 ; gain = 482.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 761.965 ; gain = 500.109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.965 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 17:10:27 2022...
[Sun Dec 11 17:10:32 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:10 . Memory (MB): peak = 430.320 ; gain = 3.121
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/mult_accel_core_call.xdc]
WARNING: [Vivado 12-584] No ports matched 'ap_clk'. [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/mult_accel_core_call.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports ap_clk]'. [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/mult_accel_core_call.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/mult_accel_core_call.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 698.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 698.297 ; gain = 267.977
Running report: report_utilization -file ./report/mult_accel_core_call_utilization_synth.rpt
Contents of report file './report/mult_accel_core_call_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 11 17:10:37 2022
| Host         : Yukikaze-PC running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/mult_accel_core_call_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z007sclg225-1
| Design State : Synthesized
----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                |  691 |     0 |     14400 |  4.80 |
|   LUT as Logic             |  618 |     0 |     14400 |  4.29 |
|   LUT as Memory            |   73 |     0 |      6000 |  1.22 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   73 |     0 |           |       |
| Slice Registers            |  759 |     0 |     28800 |  2.64 |
|   Register as Flip Flop    |  759 |     0 |     28800 |  2.64 |
|   Register as Latch        |    0 |     0 |     28800 |  0.00 |
| F7 Muxes                   |    0 |     0 |      8800 |  0.00 |
| F8 Muxes                   |    0 |     0 |      4400 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 70    |          Yes |           - |          Set |
| 14    |          Yes |           - |        Reset |
| 6     |          Yes |         Set |            - |
| 669   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    2 |     0 |        50 |  4.00 |
|   RAMB36/FIFO*    |    2 |     0 |        50 |  4.00 |
|     RAMB36E1 only |    2 |       |           |       |
|   RAMB18          |    0 |     0 |       100 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    5 |     0 |        66 |  7.58 |
|   DSP48E1 only |    5 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |        54 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         2 |  0.00 |
| PHASER_REF                  |    0 |     0 |         2 |  0.00 |
| OUT_FIFO                    |    0 |     0 |         8 |  0.00 |
| IN_FIFO                     |    0 |     0 |         8 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         2 |  0.00 |
| IBUFDS                      |    0 |     0 |        54 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |         8 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |         8 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       100 |  0.00 |
| ILOGIC                      |    0 |     0 |        54 |  0.00 |
| OLOGIC                      |    0 |     0 |        54 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |         8 |  0.00 |
| MMCME2_ADV |    0 |     0 |         2 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         2 |  0.00 |
| BUFMRCE    |    0 |     0 |         4 |  0.00 |
| BUFHCE     |    0 |     0 |        48 |  0.00 |
| BUFR       |    0 |     0 |         8 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  669 |        Flop & Latch |
| LUT4     |  210 |                 LUT |
| LUT3     |  210 |                 LUT |
| LUT5     |  119 |                 LUT |
| LUT6     |  117 |                 LUT |
| SRL16E   |   73 |  Distributed Memory |
| FDPE     |   70 |        Flop & Latch |
| LUT2     |   67 |                 LUT |
| LUT1     |   24 |                 LUT |
| CARRY4   |   23 |          CarryLogic |
| FDCE     |   14 |        Flop & Latch |
| FDSE     |    6 |        Flop & Latch |
| DSP48E1  |    5 |    Block Arithmetic |
| RAMB36E1 |    2 |        Block Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/mult_accel_core_call_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "aclk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1203.340 ; gain = 505.043
Contents of report file './report/mult_accel_core_call_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 11 17:10:44 2022
| Host         : Yukikaze-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/mult_accel_core_call_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 838 register/latch pins with no clock driven by root clock pin: aclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1869 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------



Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1203.406 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1224.625 ; gain = 0.000
[Sun Dec 11 17:10:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sun Dec 11 17:10:44 2022] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 258.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1071.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1071.242 ; gain = 812.559
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.573 . Memory (MB): peak = 1099.863 ; gain = 17.785

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1265fd38d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1099.863 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1733f4ca4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1178.270 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 24 cells and removed 26 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fc00c025

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1178.270 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 3 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18c4af5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1178.270 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18c4af5cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1178.270 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d44600d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1178.270 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d44600d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1178.270 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              24  |              26  |                                              0  |
|  Constant propagation         |               0  |               3  |                                              0  |
|  Sweep                        |               0  |               6  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1178.270 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d44600d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1178.270 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "aclk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: d44600d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1303.191 ; gain = 0.000
Ending Power Optimization Task | Checksum: d44600d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.869 . Memory (MB): peak = 1303.191 ; gain = 124.922

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d44600d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1303.191 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.191 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d44600d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.191 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.191 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/ENARDEN (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/a_ce0) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_data_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/ENARDEN (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/a_ce0) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_dest_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/ENARDEN (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/a_ce0) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_id_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/ENARDEN (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/a_ce0) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_keep_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/ENARDEN (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/a_ce0) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_last_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/ENARDEN (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/a_ce0) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_strb_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/ENARDEN (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/a_ce0) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_user_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[2] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_data_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[2] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_dest_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[2] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_keep_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[2] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_last_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[2] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_strb_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[2] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_user_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[3] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_data_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[3] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_dest_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[3] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_id_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[3] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_keep_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[3] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_last_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[3] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_strb_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg has an input control pin bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/ram_reg/WEA[3] (net: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/a_U/mult_accel_core_a_ram_U/WEA[0]) which is driven by a register (bd_0_i/hls_inst/inst/mult_accel_core_call_INPUT_STREAM_if_U/in_stream_user_V_fifo/empty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.191 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cae29bfd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1303.191 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 01f628b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.368 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13ff233ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.459 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13ff233ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.464 . Memory (MB): peak = 1303.191 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13ff233ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13ff233ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.480 . Memory (MB): peak = 1303.191 ; gain = 0.000
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 15dc0e477

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15dc0e477

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 196ee9d63

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12f981a8a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f9789bde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f7348a1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f7348a1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f7348a1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.191 ; gain = 0.000
Phase 3 Detail Placement | Checksum: f7348a1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: f7348a1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f7348a1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f7348a1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.191 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: f75b472c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.191 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f75b472c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.191 ; gain = 0.000
Ending Placer Task | Checksum: e82072cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.191 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.191 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1303.191 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1303.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1303.191 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1303.191 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "aclk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.191 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.191 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1303.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 65f6c421 ConstDB: 0 ShapeSum: 8229aeac RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "aclk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "aresetn" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "aresetn". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "OUTPUT_STREAM_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "OUTPUT_STREAM_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "S_AXI_CONTROL_BUS_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "S_AXI_CONTROL_BUS_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1d5d7c477

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000
Post Restoration Checksum: NetGraph: ec579ded NumContArr: e980268a Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d5d7c477

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d5d7c477

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 7d0a8083

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 4e6f5006

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1a8508f5f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1a8508f5f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1a8508f5f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1a8508f5f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1a8508f5f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.45031 %
  Global Horizontal Routing Utilization  = 0.707031 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a8508f5f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a8508f5f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18fdf456c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.191 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1303.191 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1303.191 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.191 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1304.402 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1309.043 ; gain = 5.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "aclk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 17:11:28 2022...
[Sun Dec 11 17:11:29 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1225.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1392.039 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1392.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1392.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/mult_accel_core_call_status_routed.rpt
Contents of report file './report/mult_accel_core_call_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        2109 :
       # of nets not needing routing.......... :         602 :
           # of internally routed nets........ :         501 :
           # of implicitly routed ports....... :         101 :
       # of routable nets..................... :        1507 :
           # of fully routed nets............. :        1507 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/mult_accel_core_call_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "aclk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/mult_accel_core_call_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 11 17:11:31 2022
| Host         : Yukikaze-PC running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/mult_accel_core_call_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
---------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 2.933ns (40.868%)  route 4.244ns (59.132%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PATTERNDETECT)
                                                      0.662     0.662 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=53, routed)          2.273     2.935    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[2].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.457 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000     3.457    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.614 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           1.016     4.630    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_1
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.357     4.987 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.955     5.942    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.348     6.290 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.290    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.840 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.840    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_4
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.954 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.954    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0_n_4
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.177 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     7.177    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/minusOp[8]
    SLICE_X23Y28         FDRE                                         r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.174ns  (logic 2.930ns (40.843%)  route 4.244ns (59.157%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PATTERNDETECT)
                                                      0.662     0.662 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=53, routed)          2.273     2.935    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[2].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.457 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000     3.457    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.614 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           1.016     4.630    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_1
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.357     4.987 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.955     5.942    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.348     6.290 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.290    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.840 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.840    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_4
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.174 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     7.174    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/minusOp[5]
    SLICE_X23Y27         FDRE                                         r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.153ns  (logic 2.909ns (40.670%)  route 4.244ns (59.330%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PATTERNDETECT)
                                                      0.662     0.662 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=53, routed)          2.273     2.935    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[2].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.457 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000     3.457    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.614 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           1.016     4.630    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_1
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.357     4.987 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.955     5.942    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.348     6.290 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.290    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.840 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.840    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_4
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.153 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     7.153    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/minusOp[7]
    SLICE_X23Y27         FDRE                                         r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.079ns  (logic 2.835ns (40.050%)  route 4.244ns (59.950%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PATTERNDETECT)
                                                      0.662     0.662 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=53, routed)          2.273     2.935    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[2].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.457 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000     3.457    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.614 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           1.016     4.630    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_1
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.357     4.987 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.955     5.942    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.348     6.290 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.290    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.840 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.840    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_4
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.079 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     7.079    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/minusOp[6]
    SLICE_X23Y27         FDRE                                         r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.063ns  (logic 2.819ns (39.914%)  route 4.244ns (60.086%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PATTERNDETECT)
                                                      0.662     0.662 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=53, routed)          2.273     2.935    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[2].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.457 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000     3.457    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.614 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           1.016     4.630    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_1
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.357     4.987 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.955     5.942    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.348     6.290 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.290    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.840 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.840    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry_n_4
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.063 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry__0/O[0]
                         net (fo=1, routed)           0.000     7.063    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/minusOp[4]
    SLICE_X23Y27         FDRE                                         r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.930ns  (logic 2.686ns (38.761%)  route 4.244ns (61.239%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PATTERNDETECT)
                                                      0.662     0.662 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=53, routed)          2.273     2.935    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I3_O)        0.124     3.059 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[2].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S18_out
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.457 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=12, routed)          0.000     3.457    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.614 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[4].CARRY_MUX_CARRY4/CO[1]
                         net (fo=8, routed)           1.016     4.630    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DSP_1
    SLICE_X24Y27         LUT3 (Prop_lut3_I0_O)        0.357     4.987 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_6/O
                         net (fo=2, routed)           0.955     5.942    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/norm_dist__0[2]
    SLICE_X23Y26         LUT6 (Prop_lut6_I3_O)        0.348     6.290 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.290    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/S[1]
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.930 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/minusOp_carry/O[3]
                         net (fo=1, routed)           0.000     6.930    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/minusOp[3]
    SLICE_X23Y26         FDRE                                         r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/mult_accel_core_cbkb_U8/mult_accel_core_call_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_dest_V_fifo/full_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/index_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 1.182ns (17.189%)  route 5.695ns (82.811%))
  Logic Levels:           5  (FDCE=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDCE                         0.000     0.000 r  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_dest_V_fifo/full_reg/C
    SLICE_X25Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_dest_V_fifo/full_reg/Q
                         net (fo=2, routed)           0.815     1.271    bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/gen_sr[15].mem_reg[15][0]_srl16_i_3_0
    SLICE_X23Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.395 f  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/gen_sr[15].mem_reg[15][0]_srl16_i_7/O
                         net (fo=1, routed)           1.279     2.674    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/ap_CS_fsm_reg[0]_2
    SLICE_X13Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.798 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/gen_sr[15].mem_reg[15][0]_srl16_i_3/O
                         net (fo=6, routed)           1.175     3.973    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/gen_sr[15].mem_reg[15][0]_srl16_i_3_n_4
    SLICE_X14Y21         LUT2 (Prop_lut2_I1_O)        0.152     4.125 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/gen_sr[15].mem_reg[15][0]_srl16_i_1/O
                         net (fo=56, routed)          1.479     5.603    bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/p_12_out
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.326     5.929 r  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/index[3]_i_1__12/O
                         net (fo=28, routed)          0.947     6.877    bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/index_reg[0]_0[0]
    SLICE_X22Y16         FDPE                                         r  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_dest_V_fifo/full_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/index_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 1.182ns (17.189%)  route 5.695ns (82.811%))
  Logic Levels:           5  (FDCE=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDCE                         0.000     0.000 r  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_dest_V_fifo/full_reg/C
    SLICE_X25Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_dest_V_fifo/full_reg/Q
                         net (fo=2, routed)           0.815     1.271    bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/gen_sr[15].mem_reg[15][0]_srl16_i_3_0
    SLICE_X23Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.395 f  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/gen_sr[15].mem_reg[15][0]_srl16_i_7/O
                         net (fo=1, routed)           1.279     2.674    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/ap_CS_fsm_reg[0]_2
    SLICE_X13Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.798 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/gen_sr[15].mem_reg[15][0]_srl16_i_3/O
                         net (fo=6, routed)           1.175     3.973    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/gen_sr[15].mem_reg[15][0]_srl16_i_3_n_4
    SLICE_X14Y21         LUT2 (Prop_lut2_I1_O)        0.152     4.125 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/gen_sr[15].mem_reg[15][0]_srl16_i_1/O
                         net (fo=56, routed)          1.479     5.603    bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/p_12_out
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.326     5.929 r  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/index[3]_i_1__12/O
                         net (fo=28, routed)          0.947     6.877    bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/index_reg[0]_0[0]
    SLICE_X22Y16         FDPE                                         r  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_dest_V_fifo/full_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/index_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 1.182ns (17.189%)  route 5.695ns (82.811%))
  Logic Levels:           5  (FDCE=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDCE                         0.000     0.000 r  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_dest_V_fifo/full_reg/C
    SLICE_X25Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_dest_V_fifo/full_reg/Q
                         net (fo=2, routed)           0.815     1.271    bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/gen_sr[15].mem_reg[15][0]_srl16_i_3_0
    SLICE_X23Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.395 f  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/gen_sr[15].mem_reg[15][0]_srl16_i_7/O
                         net (fo=1, routed)           1.279     2.674    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/ap_CS_fsm_reg[0]_2
    SLICE_X13Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.798 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/gen_sr[15].mem_reg[15][0]_srl16_i_3/O
                         net (fo=6, routed)           1.175     3.973    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/gen_sr[15].mem_reg[15][0]_srl16_i_3_n_4
    SLICE_X14Y21         LUT2 (Prop_lut2_I1_O)        0.152     4.125 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/gen_sr[15].mem_reg[15][0]_srl16_i_1/O
                         net (fo=56, routed)          1.479     5.603    bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/p_12_out
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.326     5.929 r  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/index[3]_i_1__12/O
                         net (fo=28, routed)          0.947     6.877    bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/index_reg[0]_0[0]
    SLICE_X22Y16         FDPE                                         r  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_dest_V_fifo/full_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/index_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.877ns  (logic 1.182ns (17.189%)  route 5.695ns (82.811%))
  Logic Levels:           5  (FDCE=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDCE                         0.000     0.000 r  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_dest_V_fifo/full_reg/C
    SLICE_X25Y17         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_dest_V_fifo/full_reg/Q
                         net (fo=2, routed)           0.815     1.271    bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/gen_sr[15].mem_reg[15][0]_srl16_i_3_0
    SLICE_X23Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.395 f  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/gen_sr[15].mem_reg[15][0]_srl16_i_7/O
                         net (fo=1, routed)           1.279     2.674    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/ap_CS_fsm_reg[0]_2
    SLICE_X13Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.798 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/gen_sr[15].mem_reg[15][0]_srl16_i_3/O
                         net (fo=6, routed)           1.175     3.973    bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/gen_sr[15].mem_reg[15][0]_srl16_i_3_n_4
    SLICE_X14Y21         LUT2 (Prop_lut2_I1_O)        0.152     4.125 r  bd_0_i/hls_inst/inst/mult_accel_core_call_U/grp_mult_accel_core_fu_58/grp_vector_multiply_hw_fu_193/gen_sr[15].mem_reg[15][0]_srl16_i_1/O
                         net (fo=56, routed)          1.479     5.603    bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/p_12_out
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.326     5.929 r  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/rs/index[3]_i_1__12/O
                         net (fo=28, routed)          0.947     6.877    bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/index_reg[0]_0[0]
    SLICE_X22Y16         FDPE                                         r  bd_0_i/hls_inst/inst/mult_accel_core_call_OUTPUT_STREAM_if_U/out_stream_user_V_fifo/index_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Running report: report_utilization -file ./report/mult_accel_core_call_utilization_routed.rpt
Contents of report file './report/mult_accel_core_call_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 11 17:11:31 2022
| Host         : Yukikaze-PC running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/mult_accel_core_call_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z007sclg225-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 |  652 |     0 |     14400 |  4.53 |
|   LUT as Logic             |  611 |     0 |     14400 |  4.24 |
|   LUT as Memory            |   41 |     0 |      6000 |  0.68 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   41 |     0 |           |       |
| Slice Registers            |  755 |     0 |     28800 |  2.62 |
|   Register as Flip Flop    |  755 |     0 |     28800 |  2.62 |
|   Register as Latch        |    0 |     0 |     28800 |  0.00 |
| F7 Muxes                   |    0 |     0 |      8800 |  0.00 |
| F8 Muxes                   |    0 |     0 |      4400 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 70    |          Yes |           - |          Set |
| 14    |          Yes |           - |        Reset |
| 6     |          Yes |         Set |            - |
| 665   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  259 |     0 |      4400 |  5.89 |
|   SLICEL                                   |  160 |     0 |           |       |
|   SLICEM                                   |   99 |     0 |           |       |
| LUT as Logic                               |  611 |     0 |     14400 |  4.24 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  482 |       |           |       |
|   using O5 and O6                          |  129 |       |           |       |
| LUT as Memory                              |   41 |     0 |      6000 |  0.68 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |   41 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    9 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
| Slice Registers                            |  755 |     0 |     28800 |  2.62 |
|   Register driven from within the Slice    |  343 |       |           |       |
|   Register driven from outside the Slice   |  412 |       |           |       |
|     LUT in front of the register is unused |  246 |       |           |       |
|     LUT in front of the register is used   |  166 |       |           |       |
| Unique Control Sets                        |   24 |       |      4400 |  0.55 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    2 |     0 |        50 |  4.00 |
|   RAMB36/FIFO*    |    2 |     0 |        50 |  4.00 |
|     RAMB36E1 only |    2 |       |           |       |
|   RAMB18          |    0 |     0 |       100 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    5 |     0 |        66 |  7.58 |
|   DSP48E1 only |    5 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |        54 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         2 |  0.00 |
| PHASER_REF                  |    0 |     0 |         2 |  0.00 |
| OUT_FIFO                    |    0 |     0 |         8 |  0.00 |
| IN_FIFO                     |    0 |     0 |         8 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         2 |  0.00 |
| IBUFDS                      |    0 |     0 |        54 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |         8 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |         8 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       100 |  0.00 |
| ILOGIC                      |    0 |     0 |        54 |  0.00 |
| OLOGIC                      |    0 |     0 |        54 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |         8 |  0.00 |
| MMCME2_ADV |    0 |     0 |         2 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         2 |  0.00 |
| BUFMRCE    |    0 |     0 |         4 |  0.00 |
| BUFHCE     |    0 |     0 |        48 |  0.00 |
| BUFR       |    0 |     0 |         8 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  665 |        Flop & Latch |
| LUT4     |  218 |                 LUT |
| LUT3     |  218 |                 LUT |
| LUT6     |  117 |                 LUT |
| LUT5     |   93 |                 LUT |
| SRL16E   |   73 |  Distributed Memory |
| LUT2     |   72 |                 LUT |
| FDPE     |   70 |        Flop & Latch |
| CARRY4   |   23 |          CarryLogic |
| LUT1     |   22 |                 LUT |
| FDCE     |   14 |        Flop & Latch |
| FDSE     |    6 |        Flop & Latch |
| DSP48E1  |    5 |    Block Arithmetic |
| RAMB36E1 |    2 |        Block Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/mult_accel_core_call_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Contents of report file './report/mult_accel_core_call_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 11 17:11:31 2022
| Host         : Yukikaze-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/mult_accel_core_call_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 834 register/latch pins with no clock driven by root clock pin: aclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1867 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------



HLS: impl run complete: worst setup slack (WNS)=0.000000, worst hold slack (WHS)=0.000000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (2 bram36)
HLS EXTRACTION: impl area_totals:  4400 14400 28800 66 100 0 0
HLS EXTRACTION: impl area_current: 259 652 755 5 4 0 41 0 0 0
HLS EXTRACTION: generated C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/report/verilog/mult_accel_core_call_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             Acceleration_core
Solution:            solution1
Device target:       xc7z007sclg225-1
Report date:         Sun Dec 11 17:11:31 +0100 2022

#=== Post-Implementation Resource usage ===
SLICE:          259
LUT:            652
FF:             755
DSP:              5
BRAM:             4
SRL:             41
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    NA
CP achieved post-implementation:    NA
No Sequential Path

HLS EXTRACTION: generated C:/Users/AlaiC/Desktop/Acceleration_core/solution1/impl/report/verilog/mult_accel_core_call_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 17:11:31 2022...
