$comment
	File created using the following command:
		vcd file ula01.msim.vcd -direction
$end
$date
	Mon Jun 13 18:08:54 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ula01_vlg_vec_tst $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 1 # cin $end
$var reg 4 $ opcode [3:0] $end
$var wire 1 % y [7] $end
$var wire 1 & y [6] $end
$var wire 1 ' y [5] $end
$var wire 1 ( y [4] $end
$var wire 1 ) y [3] $end
$var wire 1 * y [2] $end
$var wire 1 + y [1] $end
$var wire 1 , y [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 y[0]~output_o $end
$var wire 1 5 y[1]~output_o $end
$var wire 1 6 y[2]~output_o $end
$var wire 1 7 y[3]~output_o $end
$var wire 1 8 y[4]~output_o $end
$var wire 1 9 y[5]~output_o $end
$var wire 1 : y[6]~output_o $end
$var wire 1 ; y[7]~output_o $end
$var wire 1 < a[0]~input_o $end
$var wire 1 = opcode[1]~input_o $end
$var wire 1 > cin~input_o $end
$var wire 1 ? Add0~0_combout $end
$var wire 1 @ b[0]~input_o $end
$var wire 1 A opcode[0]~input_o $end
$var wire 1 B opcode[2]~input_o $end
$var wire 1 C Add0~2_combout $end
$var wire 1 D opcode[3]~input_o $end
$var wire 1 E Add0~1_combout $end
$var wire 1 F Add0~3_combout $end
$var wire 1 G Add0~6_combout $end
$var wire 1 H Add6~0_combout $end
$var wire 1 I Add0~4_combout $end
$var wire 1 J Add0~5_combout $end
$var wire 1 K Add0~7_combout $end
$var wire 1 L Add0~9_cout $end
$var wire 1 M Add0~10_combout $end
$var wire 1 N Mux7~1_combout $end
$var wire 1 O Mux7~0_combout $end
$var wire 1 P Mux7~2_combout $end
$var wire 1 Q Mux7~3_combout $end
$var wire 1 R a[1]~input_o $end
$var wire 1 S Add0~12_combout $end
$var wire 1 T Add0~13_combout $end
$var wire 1 U b[1]~input_o $end
$var wire 1 V Add6~1 $end
$var wire 1 W Add6~2_combout $end
$var wire 1 X Add0~14_combout $end
$var wire 1 Y Add0~15_combout $end
$var wire 1 Z Add0~16_combout $end
$var wire 1 [ Add0~17_combout $end
$var wire 1 \ Add0~18_combout $end
$var wire 1 ] Add0~11 $end
$var wire 1 ^ Add0~19_combout $end
$var wire 1 _ Mux6~0_combout $end
$var wire 1 ` Mux6~2_combout $end
$var wire 1 a Mux6~1_combout $end
$var wire 1 b Mux6~3_combout $end
$var wire 1 c a[2]~input_o $end
$var wire 1 d b[2]~input_o $end
$var wire 1 e Mux5~0_combout $end
$var wire 1 f Add0~23_combout $end
$var wire 1 g Add6~3 $end
$var wire 1 h Add6~4_combout $end
$var wire 1 i Add0~21_combout $end
$var wire 1 j Add0~22_combout $end
$var wire 1 k Add0~20 $end
$var wire 1 l Add0~24_combout $end
$var wire 1 m Mux5~1_combout $end
$var wire 1 n Mux5~2_combout $end
$var wire 1 o b[3]~input_o $end
$var wire 1 p a[3]~input_o $end
$var wire 1 q Add0~28_combout $end
$var wire 1 r Add6~5 $end
$var wire 1 s Add6~6_combout $end
$var wire 1 t Add0~26_combout $end
$var wire 1 u Add0~27_combout $end
$var wire 1 v Add0~25 $end
$var wire 1 w Add0~29_combout $end
$var wire 1 x Mux4~1_combout $end
$var wire 1 y Mux4~0_combout $end
$var wire 1 z Mux4~2_combout $end
$var wire 1 { b[4]~input_o $end
$var wire 1 | a[4]~input_o $end
$var wire 1 } Add6~7 $end
$var wire 1 ~ Add6~8_combout $end
$var wire 1 !! Add0~31_combout $end
$var wire 1 "! Add0~32_combout $end
$var wire 1 #! Add0~33_combout $end
$var wire 1 $! Add0~30 $end
$var wire 1 %! Add0~34_combout $end
$var wire 1 &! Mux3~1_combout $end
$var wire 1 '! Mux3~0_combout $end
$var wire 1 (! Mux3~2_combout $end
$var wire 1 )! b[5]~input_o $end
$var wire 1 *! a[5]~input_o $end
$var wire 1 +! Add6~9 $end
$var wire 1 ,! Add6~10_combout $end
$var wire 1 -! Add0~36_combout $end
$var wire 1 .! Add0~37_combout $end
$var wire 1 /! Add0~38_combout $end
$var wire 1 0! Add0~35 $end
$var wire 1 1! Add0~39_combout $end
$var wire 1 2! Mux2~1_combout $end
$var wire 1 3! Mux2~0_combout $end
$var wire 1 4! Mux2~2_combout $end
$var wire 1 5! b[6]~input_o $end
$var wire 1 6! a[6]~input_o $end
$var wire 1 7! Mux1~0_combout $end
$var wire 1 8! Add6~11 $end
$var wire 1 9! Add6~12_combout $end
$var wire 1 :! Add0~41_combout $end
$var wire 1 ;! Add0~42_combout $end
$var wire 1 <! Add0~43_combout $end
$var wire 1 =! Add0~40 $end
$var wire 1 >! Add0~44_combout $end
$var wire 1 ?! Mux1~1_combout $end
$var wire 1 @! Mux1~2_combout $end
$var wire 1 A! a[7]~input_o $end
$var wire 1 B! b[7]~input_o $end
$var wire 1 C! Add6~13 $end
$var wire 1 D! Add6~14_combout $end
$var wire 1 E! Add0~46_combout $end
$var wire 1 F! Add0~47_combout $end
$var wire 1 G! Add0~48_combout $end
$var wire 1 H! Add0~45 $end
$var wire 1 I! Add0~49_combout $end
$var wire 1 J! Mux0~1_combout $end
$var wire 1 K! Mux0~0_combout $end
$var wire 1 L! Mux0~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
b0 "
0#
b0 $
1,
1+
1*
0)
0(
0'
0&
0%
x-
0.
1/
x0
11
12
13
14
15
16
07
08
09
0:
0;
1<
0=
0>
1?
0@
0A
0B
0C
0D
0E
0F
0G
1H
0I
0J
0K
0L
0M
0N
1O
1P
1Q
1R
0S
0T
0U
0V
1W
0X
1Y
0Z
0[
1\
1]
1^
0_
1`
1a
1b
1c
0d
1e
1f
1g
1h
0i
1j
0k
1l
1m
1n
0o
0p
1q
0r
0s
0t
0u
1v
0w
0x
0y
0z
0{
0|
1}
0~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
10!
01!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
1H!
0I!
0J!
0K!
0L!
$end
#1000000
