vendor_name = ModelSim
source_file = 1, G:/FPGA_learning/Library/SDRAM/sim/TB_UART_SDRAM.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/rtl/uart_tx.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/rtl/uart_rx.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/rtl/UART_SDRAM.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/rtl/FIFO_READ.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/sim/TB_SDRAM.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/rtl/SDRAM.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_FIFO.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/sim/TB_SDRAM_CTRL.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_CTRL.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_ARBIT.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/sim/TB_SDRAM_RD.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_RD.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/sim/TB_SDRAM_WR.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_WR.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/sim/TB_SDRAM_AREF.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_AREF.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/sim/TB_SDRAM_INIT.V
source_file = 1, G:/FPGA_learning/Library/SDRAM/rtl/SDRAM_INIT.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/ip_core/clk_gen/clk_gen.qip
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/ip_core/clk_gen/clk_gen.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/ip_core/sdram_fifo/sdram_fifo.qip
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/ip_core/sdram_fifo/sdram_fifo.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/ip_core/read_fifo/read_fifo.qip
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/ip_core/read_fifo/read_fifo.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/output_files/sdram.stp
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/output_files/Chain10.cdf
source_file = 1, /fpga_learning/library/sdram/sim/data.txt
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/aglobal150.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/cbx.lst
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/clk_gen_altpll.v
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/dcfifo_5fk1.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/a_gray2bin_7ib.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/a_graycounter_677.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/a_graycounter_2lc.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/altsyncram_em31.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/dffpipe_pe9.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/alt_synch_pipe_rld.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/dffpipe_qe9.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/alt_synch_pipe_sld.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/dffpipe_re9.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/cmpr_o76.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/scfifo_un21.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/a_dpfifo_5u21.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/a_fefifo_jaf.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/cntr_op7.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/dpram_d811.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/altsyncram_c3k1.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/cntr_cpb.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_signaltap.vhd
source_file = 1, d:/fpga/quartus 2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/fpga/quartus 2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/fpga/quartus 2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/fpga/quartus 2/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_signaltap_impl.vhd
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_ela_control.vhd
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_mbpmg.vhd
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_buffer_manager.vhd
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/altram.inc
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/altsyncram_l124.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/altshift.inc
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/mux_tsc.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/declut.inc
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/decode_dvf.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/cntr_pgi.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/cmpr_tgc.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/cntr_m9j.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/cntr_ggi.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/cmpr_rgc.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/cntr_23j.tdf
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/cmpr_ngc.tdf
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/ip/sld8c825f5d/alt_sld_fab.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, G:/FPGA_learning/Library/SDRAM/quartusprj/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = UART_SDRAM
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0, UART_SDRAM, 1
instance = comp, \tx~output , tx~output, UART_SDRAM, 1
instance = comp, \sdram_clk~output , sdram_clk~output, UART_SDRAM, 1
instance = comp, \sdram_cke~output , sdram_cke~output, UART_SDRAM, 1
instance = comp, \sdram_cs_n~output , sdram_cs_n~output, UART_SDRAM, 1
instance = comp, \sdram_cas_n~output , sdram_cas_n~output, UART_SDRAM, 1
instance = comp, \sdram_ras_n~output , sdram_ras_n~output, UART_SDRAM, 1
instance = comp, \sdram_we_n~output , sdram_we_n~output, UART_SDRAM, 1
instance = comp, \sdram_ba[0]~output , sdram_ba[0]~output, UART_SDRAM, 1
instance = comp, \sdram_ba[1]~output , sdram_ba[1]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[0]~output , sdram_addr[0]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[1]~output , sdram_addr[1]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[2]~output , sdram_addr[2]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[3]~output , sdram_addr[3]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[4]~output , sdram_addr[4]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[5]~output , sdram_addr[5]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[6]~output , sdram_addr[6]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[7]~output , sdram_addr[7]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[8]~output , sdram_addr[8]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[9]~output , sdram_addr[9]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[10]~output , sdram_addr[10]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[11]~output , sdram_addr[11]~output, UART_SDRAM, 1
instance = comp, \sdram_addr[12]~output , sdram_addr[12]~output, UART_SDRAM, 1
instance = comp, \sdram_dqm[0]~output , sdram_dqm[0]~output, UART_SDRAM, 1
instance = comp, \sdram_dqm[1]~output , sdram_dqm[1]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[0]~output , sdram_dq[0]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[1]~output , sdram_dq[1]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[2]~output , sdram_dq[2]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[3]~output , sdram_dq[3]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[4]~output , sdram_dq[4]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[5]~output , sdram_dq[5]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[6]~output , sdram_dq[6]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[7]~output , sdram_dq[7]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[8]~output , sdram_dq[8]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[9]~output , sdram_dq[9]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[10]~output , sdram_dq[10]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[11]~output , sdram_dq[11]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[12]~output , sdram_dq[12]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[13]~output , sdram_dq[13]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[14]~output , sdram_dq[14]~output, UART_SDRAM, 1
instance = comp, \sdram_dq[15]~output , sdram_dq[15]~output, UART_SDRAM, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, UART_SDRAM, 1
instance = comp, \rst_n~input , rst_n~input, UART_SDRAM, 1
instance = comp, \rst_n~inputclkctrl , rst_n~inputclkctrl, UART_SDRAM, 1
instance = comp, \clk~input , clk~input, UART_SDRAM, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|pll1 , clk_gen_inst|altpll_component|auto_generated|pll1, UART_SDRAM, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, UART_SDRAM, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[1]~9 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[1]~9, UART_SDRAM, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder , clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder, UART_SDRAM, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync , clk_gen_inst|altpll_component|auto_generated|pll_lock_sync, UART_SDRAM, 1
instance = comp, \rst_n_lock~0 , rst_n_lock~0, UART_SDRAM, 1
instance = comp, \rst_n_lock~0clkctrl , rst_n_lock~0clkctrl, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~4 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[2]~8 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[2]~8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~6 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[3]~10 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[3]~10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[3] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~8 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[4]~6 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[4]~6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[4] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~10 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~12 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~12, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[6]~4 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[6]~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[6] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~14 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~14, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[7]~3 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[7]~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[7] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~16 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~16, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[8]~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[8]~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[8] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~18 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Add1~18, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[9]~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[9]~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[9] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Equal0~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Equal0~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Equal0~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Equal0~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|always1~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|always1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|trp_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|trp_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state~13 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state~13, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_END , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_END, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[10]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[10]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~7 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|parity9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|_~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[10]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[10]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[8]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[8]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[7]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[7]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[6]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[6]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[6]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[6]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[4]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[4]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[3]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[3]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[3]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[3]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[2]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[2]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[1]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[1]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[0]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[0]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrptr_g[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|delayed_wrptr_g[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_bwp|dffe12a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[0]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[0]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rs_brp|dffe12a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~10 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~12 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~12, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~14 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~14, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~16 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~16, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~18 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|op_1~18, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|LessThan2~1 , SDRAM_INST|SDRAM_FIFO_INST|LessThan2~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always5~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always5~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|trfc_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|trfc_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_aref[0]~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_aref[0]~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_aref[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_aref[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_aref[1]~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_aref[1]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_aref[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_aref[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_aref[2]~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_aref[2]~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_aref[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_aref[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always0~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always0~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[1]~14 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[1]~14, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[5]~23 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[5]~23, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[6]~25 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[6]~25, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[6] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[7]~27 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[7]~27, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[7] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[8]~29 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[8]~29, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[8] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Equal1~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Equal1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[9]~31 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[9]~31, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[9] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[10]~33 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[10]~33, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[10] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[11]~35 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[11]~35, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[11] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[11], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[12]~37 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[12]~37, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[12] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[12], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Equal1~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Equal1~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[13]~39 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[13]~39, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[13] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[13], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[14]~41 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[14]~41, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[14] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[14], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Equal1~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Equal1~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Equal1~4 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Equal1~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Equal1~3 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Equal1~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[0]~22 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[0]~22, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[2]~16 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[2]~16, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[3]~18 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[3]~18, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[3] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[4]~20 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[4]~20, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[4] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[5] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_200us[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_IDLE~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_IDLE~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_IDLE , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_IDLE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always2~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always2~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always2~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|idle_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|idle_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state~14 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state~14, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_PRE , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_PRE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always4~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always4~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|trp_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|trp_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Selector0~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Selector0~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_TRP , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_TRP, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Selector1~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Selector1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Selector1~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Selector1~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_AR , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_AR, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Selector2~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Selector2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_TRFC , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_TRFC, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state~13 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state~13, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_MRS , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_MRS, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Selector3~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Selector3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_TMRD , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_TMRD, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always3~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk[0]~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk[0]~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Add1~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|Add1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always4~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always4~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk~3 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|cnt_clk[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always6~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|always6~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|tmrd_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|tmrd_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_END~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_END~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_END , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|state.INIT_END, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|init_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|init_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|LessThan2~0 , SDRAM_INST|SDRAM_FIFO_INST|LessThan2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_wr_req~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_wr_req~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_wr_req , SDRAM_INST|SDRAM_FIFO_INST|sdram_wr_req, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[0]~10 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[0]~10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[1]~12 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[1]~12, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[2]~14 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[2]~14, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[3]~16 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[3]~16, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[3] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[4]~18 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[4]~18, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[4] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[5]~20 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[5]~20, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[5] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[6]~22 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[6]~22, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[6] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[7]~24 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[7]~24, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[7] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Equal0~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Equal0~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[8]~26 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[8]~26, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[8] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[9]~28 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[9]~28, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[9] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_cycle[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Equal0~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Equal0~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Equal0~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Equal0~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_req~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_req~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_req , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_req, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector3~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref~3 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref[0]~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref[0]~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_aref[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Selector0~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Selector0~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state.AREF_IDLE , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state.AREF_IDLE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state~10 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state~10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state.AREF_PRE , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state.AREF_PRE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|always3~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|always3~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|always3~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|always3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[0]~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[0]~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Add1~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Add1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[2]~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[2]~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[2]~3 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[2]~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|always5~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|always5~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|trp_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|trp_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Selector1~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Selector1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state.AREF_TRP , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state.AREF_TRP, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[2]~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[2]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[1]~4 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[1]~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|cnt_clk[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|always6~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|always6~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|trfc_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|trfc_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|always2~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|always2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Selector2~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Selector2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Selector2~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Selector2~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state.AREF_AR , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state.AREF_AR, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Selector3~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|Selector3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state.AREF_TRFC , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state.AREF_TRFC, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state~11 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state~11, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state.AREF_END , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|state.AREF_END, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|aref_en~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|aref_en~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|state.AUTO_REF , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|state.AUTO_REF, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[1]~3 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[1]~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~4 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[2]~5 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[2]~5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~6 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[3]~6 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[3]~6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[3] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always5~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always5~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~8 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[4]~12 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[4]~12, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[4] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Equal0~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Equal0~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~10 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~12 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~12, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[6]~10 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[6]~10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[6] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~14 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~14, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[7]~9 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[7]~9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[7] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~16 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~16, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[8]~8 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[8]~8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[8] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~18 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Add3~18, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[9]~7 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[9]~7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[9] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Equal0~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Equal0~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always5~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always5~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Equal0~3 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Equal0~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|LessThan2~2 , SDRAM_INST|SDRAM_FIFO_INST|LessThan2~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|LessThan2~3 , SDRAM_INST|SDRAM_FIFO_INST|LessThan2~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~10 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a10 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~7 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|parity6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[1]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[1]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[1]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[1]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[8]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[8]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[9]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[9]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[7]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[7]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[6]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[6]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[5]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[5]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[5]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[5]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[4]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[4]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[4]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[4]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[2]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[2]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[2]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[2]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[0]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[0]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[0]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[0]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~10 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~12 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~12, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~14 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~14, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~16 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~16, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|rd_en_reg , FIFO_READ_INST|rd_en_reg, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[0]~10 , FIFO_READ_INST|cnt_read[0]~10, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[0] , FIFO_READ_INST|cnt_read[0], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[1]~12 , FIFO_READ_INST|cnt_read[1]~12, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[1] , FIFO_READ_INST|cnt_read[1], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[2]~14 , FIFO_READ_INST|cnt_read[2]~14, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[2] , FIFO_READ_INST|cnt_read[2], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[3]~16 , FIFO_READ_INST|cnt_read[3]~16, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[3] , FIFO_READ_INST|cnt_read[3], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[4]~18 , FIFO_READ_INST|cnt_read[4]~18, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[4] , FIFO_READ_INST|cnt_read[4], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[5]~20 , FIFO_READ_INST|cnt_read[5]~20, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[5] , FIFO_READ_INST|cnt_read[5], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[6]~22 , FIFO_READ_INST|cnt_read[6]~22, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[6] , FIFO_READ_INST|cnt_read[6], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[7]~24 , FIFO_READ_INST|cnt_read[7]~24, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[7] , FIFO_READ_INST|cnt_read[7], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal2~1 , FIFO_READ_INST|Equal2~1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[8]~26 , FIFO_READ_INST|cnt_read[8]~26, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[8] , FIFO_READ_INST|cnt_read[8], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[9]~28 , FIFO_READ_INST|cnt_read[9]~28, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|cnt_read[9] , FIFO_READ_INST|cnt_read[9], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal2~0 , FIFO_READ_INST|Equal2~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal2~2 , FIFO_READ_INST|Equal2~2, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|rd_flag~0 , FIFO_READ_INST|rd_flag~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|rd_flag~1 , FIFO_READ_INST|rd_flag~1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|rd_flag , FIFO_READ_INST|rd_flag, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[0]~13 , FIFO_READ_INST|baud_cnt[0]~13, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal4~1 , FIFO_READ_INST|Equal4~1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[8]~29 , FIFO_READ_INST|baud_cnt[8]~29, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[9]~31 , FIFO_READ_INST|baud_cnt[9]~31, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[9] , FIFO_READ_INST|baud_cnt[9], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[10]~33 , FIFO_READ_INST|baud_cnt[10]~33, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[10] , FIFO_READ_INST|baud_cnt[10], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[11]~35 , FIFO_READ_INST|baud_cnt[11]~35, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[11] , FIFO_READ_INST|baud_cnt[11], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[12]~37 , FIFO_READ_INST|baud_cnt[12]~37, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[12] , FIFO_READ_INST|baud_cnt[12], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal4~2 , FIFO_READ_INST|Equal4~2, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal4~3 , FIFO_READ_INST|Equal4~3, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[0] , FIFO_READ_INST|baud_cnt[0], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[1]~15 , FIFO_READ_INST|baud_cnt[1]~15, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[1] , FIFO_READ_INST|baud_cnt[1], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[2]~17 , FIFO_READ_INST|baud_cnt[2]~17, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[2] , FIFO_READ_INST|baud_cnt[2], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[3]~19 , FIFO_READ_INST|baud_cnt[3]~19, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[3] , FIFO_READ_INST|baud_cnt[3], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[4]~21 , FIFO_READ_INST|baud_cnt[4]~21, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[4] , FIFO_READ_INST|baud_cnt[4], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[5]~23 , FIFO_READ_INST|baud_cnt[5]~23, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[5] , FIFO_READ_INST|baud_cnt[5], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[6]~25 , FIFO_READ_INST|baud_cnt[6]~25, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[6] , FIFO_READ_INST|baud_cnt[6], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[7]~27 , FIFO_READ_INST|baud_cnt[7]~27, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[7] , FIFO_READ_INST|baud_cnt[7], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|baud_cnt[8] , FIFO_READ_INST|baud_cnt[8], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal4~0 , FIFO_READ_INST|Equal4~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal5~0 , FIFO_READ_INST|Equal5~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal5~1 , FIFO_READ_INST|Equal5~1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal5~2 , FIFO_READ_INST|Equal5~2, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|bit_flag , FIFO_READ_INST|bit_flag, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Add2~0 , FIFO_READ_INST|Add2~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|bit_cnt[0] , FIFO_READ_INST|bit_cnt[0], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Add2~2 , FIFO_READ_INST|Add2~2, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|bit_cnt~1 , FIFO_READ_INST|bit_cnt~1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|bit_cnt[1] , FIFO_READ_INST|bit_cnt[1], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Add2~4 , FIFO_READ_INST|Add2~4, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|bit_cnt[2] , FIFO_READ_INST|bit_cnt[2], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Add2~6 , FIFO_READ_INST|Add2~6, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|bit_cnt~0 , FIFO_READ_INST|bit_cnt~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|bit_cnt[3] , FIFO_READ_INST|bit_cnt[3], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|always5~0 , FIFO_READ_INST|always5~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|always5~1 , FIFO_READ_INST|always5~1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|fifo_rd_en , FIFO_READ_INST|fifo_rd_en, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal1~0 , FIFO_READ_INST|Equal1~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal1~1 , FIFO_READ_INST|Equal1~1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal1~2 , FIFO_READ_INST|Equal1~2, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|rd_en~0 , FIFO_READ_INST|rd_en~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal0~0 , FIFO_READ_INST|Equal0~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal0~1 , FIFO_READ_INST|Equal0~1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|rd_en~1 , FIFO_READ_INST|rd_en~1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|rd_en~2 , FIFO_READ_INST|rd_en~2, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|rd_en , FIFO_READ_INST|rd_en, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|delayed_wrptr_g[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|valid_rdreq~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[3]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[3]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_ack~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_ack~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_ack~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_ack~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|valid_wrreq~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~10 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~11 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~11, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|parity9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~7 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|_~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a10 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g1p|counter8a10, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[10]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[10]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|wrptr_g[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ram_address_a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ram_address_a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_bwp|dffe12a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|ws_brp|dffe12a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~18 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|op_2~18, UART_SDRAM, 1
instance = comp, \rx~input , rx~input, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_reg1~0 , uart_rx_inst|rx_reg1~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_reg1 , uart_rx_inst|rx_reg1, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_reg2~feeder , uart_rx_inst|rx_reg2~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_reg2 , uart_rx_inst|rx_reg2, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_reg3~feeder , uart_rx_inst|rx_reg3~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_reg3 , uart_rx_inst|rx_reg3, UART_SDRAM, 1
instance = comp, \uart_rx_inst|always3~0 , uart_rx_inst|always3~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|start_flag , uart_rx_inst|start_flag, UART_SDRAM, 1
instance = comp, \uart_rx_inst|work_en~0 , uart_rx_inst|work_en~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|work_en , uart_rx_inst|work_en, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[0]~16 , uart_rx_inst|baud_cnt[0]~16, UART_SDRAM, 1
instance = comp, \uart_rx_inst|Equal1~2 , uart_rx_inst|Equal1~2, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[8]~32 , uart_rx_inst|baud_cnt[8]~32, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[9]~34 , uart_rx_inst|baud_cnt[9]~34, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[9] , uart_rx_inst|baud_cnt[9], UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[10]~36 , uart_rx_inst|baud_cnt[10]~36, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[10] , uart_rx_inst|baud_cnt[10], UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[11]~38 , uart_rx_inst|baud_cnt[11]~38, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[11] , uart_rx_inst|baud_cnt[11], UART_SDRAM, 1
instance = comp, \uart_rx_inst|Equal1~3 , uart_rx_inst|Equal1~3, UART_SDRAM, 1
instance = comp, \uart_rx_inst|Equal1~4 , uart_rx_inst|Equal1~4, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[12]~40 , uart_rx_inst|baud_cnt[12]~40, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[12] , uart_rx_inst|baud_cnt[12], UART_SDRAM, 1
instance = comp, \uart_rx_inst|always5~0 , uart_rx_inst|always5~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[0] , uart_rx_inst|baud_cnt[0], UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[1]~18 , uart_rx_inst|baud_cnt[1]~18, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[1] , uart_rx_inst|baud_cnt[1], UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[2]~20 , uart_rx_inst|baud_cnt[2]~20, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[2] , uart_rx_inst|baud_cnt[2], UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[3]~22 , uart_rx_inst|baud_cnt[3]~22, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[3] , uart_rx_inst|baud_cnt[3], UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[4]~24 , uart_rx_inst|baud_cnt[4]~24, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[4] , uart_rx_inst|baud_cnt[4], UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[5]~26 , uart_rx_inst|baud_cnt[5]~26, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[5] , uart_rx_inst|baud_cnt[5], UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[6]~28 , uart_rx_inst|baud_cnt[6]~28, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[6] , uart_rx_inst|baud_cnt[6], UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[7]~30 , uart_rx_inst|baud_cnt[7]~30, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[7] , uart_rx_inst|baud_cnt[7], UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[8] , uart_rx_inst|baud_cnt[8], UART_SDRAM, 1
instance = comp, \uart_rx_inst|Equal1~0 , uart_rx_inst|Equal1~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[13]~42 , uart_rx_inst|baud_cnt[13]~42, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[13] , uart_rx_inst|baud_cnt[13], UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[14]~44 , uart_rx_inst|baud_cnt[14]~44, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[14] , uart_rx_inst|baud_cnt[14], UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[15]~46 , uart_rx_inst|baud_cnt[15]~46, UART_SDRAM, 1
instance = comp, \uart_rx_inst|baud_cnt[15] , uart_rx_inst|baud_cnt[15], UART_SDRAM, 1
instance = comp, \uart_rx_inst|Equal1~1 , uart_rx_inst|Equal1~1, UART_SDRAM, 1
instance = comp, \uart_rx_inst|Equal2~0 , uart_rx_inst|Equal2~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|Equal2~1 , uart_rx_inst|Equal2~1, UART_SDRAM, 1
instance = comp, \uart_rx_inst|Equal2~2 , uart_rx_inst|Equal2~2, UART_SDRAM, 1
instance = comp, \uart_rx_inst|bit_flag , uart_rx_inst|bit_flag, UART_SDRAM, 1
instance = comp, \uart_rx_inst|Add1~0 , uart_rx_inst|Add1~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|Add1~4 , uart_rx_inst|Add1~4, UART_SDRAM, 1
instance = comp, \uart_rx_inst|Add1~6 , uart_rx_inst|Add1~6, UART_SDRAM, 1
instance = comp, \uart_rx_inst|bit_cnt~0 , uart_rx_inst|bit_cnt~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|bit_cnt[3] , uart_rx_inst|bit_cnt[3], UART_SDRAM, 1
instance = comp, \uart_rx_inst|bit_cnt~1 , uart_rx_inst|bit_cnt~1, UART_SDRAM, 1
instance = comp, \uart_rx_inst|bit_cnt[0] , uart_rx_inst|bit_cnt[0], UART_SDRAM, 1
instance = comp, \uart_rx_inst|Add1~2 , uart_rx_inst|Add1~2, UART_SDRAM, 1
instance = comp, \uart_rx_inst|bit_cnt[1] , uart_rx_inst|bit_cnt[1], UART_SDRAM, 1
instance = comp, \uart_rx_inst|bit_cnt[2] , uart_rx_inst|bit_cnt[2], UART_SDRAM, 1
instance = comp, \uart_rx_inst|always4~0 , uart_rx_inst|always4~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|always4~1 , uart_rx_inst|always4~1, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_flag , uart_rx_inst|rx_flag, UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_flag , uart_rx_inst|po_flag, UART_SDRAM, 1
instance = comp, \data_num[0]~24 , data_num[0]~24, UART_SDRAM, 1
instance = comp, \data_num[0] , data_num[0], UART_SDRAM, 1
instance = comp, \data_num[1]~26 , data_num[1]~26, UART_SDRAM, 1
instance = comp, \data_num[1] , data_num[1], UART_SDRAM, 1
instance = comp, \data_num[2]~28 , data_num[2]~28, UART_SDRAM, 1
instance = comp, \data_num[2] , data_num[2], UART_SDRAM, 1
instance = comp, \data_num[3]~30 , data_num[3]~30, UART_SDRAM, 1
instance = comp, \data_num[3] , data_num[3], UART_SDRAM, 1
instance = comp, \data_num[4]~32 , data_num[4]~32, UART_SDRAM, 1
instance = comp, \data_num[4] , data_num[4], UART_SDRAM, 1
instance = comp, \data_num[5]~34 , data_num[5]~34, UART_SDRAM, 1
instance = comp, \data_num[5] , data_num[5], UART_SDRAM, 1
instance = comp, \data_num[6]~36 , data_num[6]~36, UART_SDRAM, 1
instance = comp, \data_num[6] , data_num[6], UART_SDRAM, 1
instance = comp, \data_num[7]~38 , data_num[7]~38, UART_SDRAM, 1
instance = comp, \data_num[7] , data_num[7], UART_SDRAM, 1
instance = comp, \data_num[8]~40 , data_num[8]~40, UART_SDRAM, 1
instance = comp, \data_num[8] , data_num[8], UART_SDRAM, 1
instance = comp, \data_num[9]~42 , data_num[9]~42, UART_SDRAM, 1
instance = comp, \data_num[9] , data_num[9], UART_SDRAM, 1
instance = comp, \data_num[10]~44 , data_num[10]~44, UART_SDRAM, 1
instance = comp, \data_num[10] , data_num[10], UART_SDRAM, 1
instance = comp, \data_num[11]~46 , data_num[11]~46, UART_SDRAM, 1
instance = comp, \data_num[11] , data_num[11], UART_SDRAM, 1
instance = comp, \data_num[12]~48 , data_num[12]~48, UART_SDRAM, 1
instance = comp, \data_num[12] , data_num[12], UART_SDRAM, 1
instance = comp, \data_num[13]~50 , data_num[13]~50, UART_SDRAM, 1
instance = comp, \data_num[13] , data_num[13], UART_SDRAM, 1
instance = comp, \data_num[14]~52 , data_num[14]~52, UART_SDRAM, 1
instance = comp, \data_num[14] , data_num[14], UART_SDRAM, 1
instance = comp, \data_num[15]~54 , data_num[15]~54, UART_SDRAM, 1
instance = comp, \data_num[15] , data_num[15], UART_SDRAM, 1
instance = comp, \data_num[16]~56 , data_num[16]~56, UART_SDRAM, 1
instance = comp, \data_num[16] , data_num[16], UART_SDRAM, 1
instance = comp, \data_num[17]~58 , data_num[17]~58, UART_SDRAM, 1
instance = comp, \data_num[17] , data_num[17], UART_SDRAM, 1
instance = comp, \data_num[18]~60 , data_num[18]~60, UART_SDRAM, 1
instance = comp, \data_num[18] , data_num[18], UART_SDRAM, 1
instance = comp, \data_num[19]~62 , data_num[19]~62, UART_SDRAM, 1
instance = comp, \data_num[19] , data_num[19], UART_SDRAM, 1
instance = comp, \data_num[20]~64 , data_num[20]~64, UART_SDRAM, 1
instance = comp, \data_num[20] , data_num[20], UART_SDRAM, 1
instance = comp, \data_num[21]~66 , data_num[21]~66, UART_SDRAM, 1
instance = comp, \data_num[21] , data_num[21], UART_SDRAM, 1
instance = comp, \data_num[22]~68 , data_num[22]~68, UART_SDRAM, 1
instance = comp, \data_num[22] , data_num[22], UART_SDRAM, 1
instance = comp, \data_num[23]~70 , data_num[23]~70, UART_SDRAM, 1
instance = comp, \data_num[23] , data_num[23], UART_SDRAM, 1
instance = comp, \Equal1~6 , Equal1~6, UART_SDRAM, 1
instance = comp, \Equal1~5 , Equal1~5, UART_SDRAM, 1
instance = comp, \Equal1~3 , Equal1~3, UART_SDRAM, 1
instance = comp, \Equal1~0 , Equal1~0, UART_SDRAM, 1
instance = comp, \Equal1~2 , Equal1~2, UART_SDRAM, 1
instance = comp, \Equal1~1 , Equal1~1, UART_SDRAM, 1
instance = comp, \Equal1~4 , Equal1~4, UART_SDRAM, 1
instance = comp, \cnt_wait[0]~0 , cnt_wait[0]~0, UART_SDRAM, 1
instance = comp, \cnt_wait[15]~1 , cnt_wait[15]~1, UART_SDRAM, 1
instance = comp, \Add0~0 , Add0~0, UART_SDRAM, 1
instance = comp, \cnt_wait[0]~17 , cnt_wait[0]~17, UART_SDRAM, 1
instance = comp, \cnt_wait[0] , cnt_wait[0], UART_SDRAM, 1
instance = comp, \Add0~2 , Add0~2, UART_SDRAM, 1
instance = comp, \cnt_wait[1]~16 , cnt_wait[1]~16, UART_SDRAM, 1
instance = comp, \cnt_wait[1] , cnt_wait[1], UART_SDRAM, 1
instance = comp, \Add0~4 , Add0~4, UART_SDRAM, 1
instance = comp, \cnt_wait[2]~15 , cnt_wait[2]~15, UART_SDRAM, 1
instance = comp, \cnt_wait[2] , cnt_wait[2], UART_SDRAM, 1
instance = comp, \Add0~6 , Add0~6, UART_SDRAM, 1
instance = comp, \cnt_wait[3]~14 , cnt_wait[3]~14, UART_SDRAM, 1
instance = comp, \cnt_wait[3] , cnt_wait[3], UART_SDRAM, 1
instance = comp, \Add0~8 , Add0~8, UART_SDRAM, 1
instance = comp, \cnt_wait[4]~13 , cnt_wait[4]~13, UART_SDRAM, 1
instance = comp, \cnt_wait[4] , cnt_wait[4], UART_SDRAM, 1
instance = comp, \Add0~10 , Add0~10, UART_SDRAM, 1
instance = comp, \cnt_wait[5]~12 , cnt_wait[5]~12, UART_SDRAM, 1
instance = comp, \cnt_wait[5] , cnt_wait[5], UART_SDRAM, 1
instance = comp, \Add0~12 , Add0~12, UART_SDRAM, 1
instance = comp, \cnt_wait[6]~11 , cnt_wait[6]~11, UART_SDRAM, 1
instance = comp, \cnt_wait[6] , cnt_wait[6], UART_SDRAM, 1
instance = comp, \Add0~14 , Add0~14, UART_SDRAM, 1
instance = comp, \cnt_wait[7]~10 , cnt_wait[7]~10, UART_SDRAM, 1
instance = comp, \cnt_wait[7] , cnt_wait[7], UART_SDRAM, 1
instance = comp, \Add0~16 , Add0~16, UART_SDRAM, 1
instance = comp, \cnt_wait[8]~9 , cnt_wait[8]~9, UART_SDRAM, 1
instance = comp, \cnt_wait[8] , cnt_wait[8], UART_SDRAM, 1
instance = comp, \Add0~18 , Add0~18, UART_SDRAM, 1
instance = comp, \cnt_wait[9]~6 , cnt_wait[9]~6, UART_SDRAM, 1
instance = comp, \cnt_wait[9] , cnt_wait[9], UART_SDRAM, 1
instance = comp, \Add0~20 , Add0~20, UART_SDRAM, 1
instance = comp, \cnt_wait[10]~8 , cnt_wait[10]~8, UART_SDRAM, 1
instance = comp, \cnt_wait[10] , cnt_wait[10], UART_SDRAM, 1
instance = comp, \Add0~22 , Add0~22, UART_SDRAM, 1
instance = comp, \cnt_wait[11]~7 , cnt_wait[11]~7, UART_SDRAM, 1
instance = comp, \cnt_wait[11] , cnt_wait[11], UART_SDRAM, 1
instance = comp, \Add0~24 , Add0~24, UART_SDRAM, 1
instance = comp, \cnt_wait[12]~5 , cnt_wait[12]~5, UART_SDRAM, 1
instance = comp, \cnt_wait[12] , cnt_wait[12], UART_SDRAM, 1
instance = comp, \Add0~26 , Add0~26, UART_SDRAM, 1
instance = comp, \cnt_wait[13]~4 , cnt_wait[13]~4, UART_SDRAM, 1
instance = comp, \cnt_wait[13] , cnt_wait[13], UART_SDRAM, 1
instance = comp, \Add0~28 , Add0~28, UART_SDRAM, 1
instance = comp, \cnt_wait[14]~3 , cnt_wait[14]~3, UART_SDRAM, 1
instance = comp, \cnt_wait[14] , cnt_wait[14], UART_SDRAM, 1
instance = comp, \Add0~30 , Add0~30, UART_SDRAM, 1
instance = comp, \cnt_wait[15]~2 , cnt_wait[15]~2, UART_SDRAM, 1
instance = comp, \cnt_wait[15] , cnt_wait[15], UART_SDRAM, 1
instance = comp, \Equal0~0 , Equal0~0, UART_SDRAM, 1
instance = comp, \Equal0~1 , Equal0~1, UART_SDRAM, 1
instance = comp, \Equal0~3 , Equal0~3, UART_SDRAM, 1
instance = comp, \Equal0~2 , Equal0~2, UART_SDRAM, 1
instance = comp, \Equal0~4 , Equal0~4, UART_SDRAM, 1
instance = comp, \read_valid~0 , read_valid~0, UART_SDRAM, 1
instance = comp, \read_valid~1 , read_valid~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_rd_req~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_rd_req~0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|Equal0~2 , FIFO_READ_INST|Equal0~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_rd_req~1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_rd_req~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_rd_req , SDRAM_INST|SDRAM_FIFO_INST|sdram_rd_req, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector0~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector0~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|rd_en~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|rd_en~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|rd_en , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|rd_en, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector0~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector0~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_IDLE , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_IDLE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state~15 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state~15, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_ACTIVE , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_ACTIVE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always3~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|trcd_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|trcd_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector1~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_TRCD , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_TRCD, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state~14 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state~14, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_READ , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_READ, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector2~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_CL , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_CL, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always4~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always4~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cl_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cl_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector3~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_DATA , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_DATA, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always6~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always6~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[5]~11 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[5]~11, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[5] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Equal0~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Equal0~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[9]~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[9]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[9]~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[9]~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always6~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always6~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[9]~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[9]~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[0]~4 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[0]~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|cnt_clk[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always2~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|always2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|trp_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|trp_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state~16 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state~16, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_PRE , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_PRE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector4~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector4~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_TRP , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_TRP, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state~13 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state~13, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_END , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|state.RD_END, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector2~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|state.READ , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|state.READ, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector0~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector0~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|state.IDLE~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|state.IDLE~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|state.IDLE , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|state.IDLE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector1~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector1~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|state.WRITE , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|state.WRITE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector0~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector0~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector0~3 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector0~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|state.ARBIT , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|state.ARBIT, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector1~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|wr_en~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|wr_en~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|wr_en , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|wr_en, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector0~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector0~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_IDLE , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_IDLE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state~14 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state~14, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_ACTIVE , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_ACTIVE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector1~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_TRCD , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_TRCD, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|always2~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|always2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|trcd_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|trcd_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state~12 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state~12, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_WRITE , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_WRITE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector2~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_DATA , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_DATA, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|always3~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|always3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_data_end , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_data_end, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state~15 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state~15, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_PRE , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_PRE, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector3~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_TRP , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|state.WR_TRP, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|always4~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|always4~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[0]~7 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[0]~7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|always4~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|always4~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[9]~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[9]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[5]~5 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[5]~5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[5] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|cnt_clk[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Equal0~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Equal0~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|LessThan0~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|LessThan0~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_ack~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_ack~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|valid_rdreq~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~7 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~8 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~8, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~9 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~9, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity6 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|parity6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|valid_wrreq~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[7]~0 , uart_rx_inst|rx_data[7]~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|always8~0 , uart_rx_inst|always8~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[7] , uart_rx_inst|rx_data[7], UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[6] , uart_rx_inst|rx_data[6], UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[5] , uart_rx_inst|rx_data[5], UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[4]~feeder , uart_rx_inst|rx_data[4]~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[4] , uart_rx_inst|rx_data[4], UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[3]~feeder , uart_rx_inst|rx_data[3]~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[3] , uart_rx_inst|rx_data[3], UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[2]~feeder , uart_rx_inst|rx_data[2]~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[2] , uart_rx_inst|rx_data[2], UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[1]~feeder , uart_rx_inst|rx_data[1]~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[1] , uart_rx_inst|rx_data[1], UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[0]~feeder , uart_rx_inst|rx_data[0]~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|rx_data[0] , uart_rx_inst|rx_data[0], UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[0]~feeder , uart_rx_inst|po_data[0]~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[0] , uart_rx_inst|po_data[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ram_address_a[9] , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|ram_address_a[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|rdptr_g1p|_~0, UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[1]~feeder , uart_rx_inst|po_data[1]~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[1] , uart_rx_inst|po_data[1], UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[2]~feeder , uart_rx_inst|po_data[2]~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[2] , uart_rx_inst|po_data[2], UART_SDRAM, 1
instance = comp, \~GND , ~GND, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_ack , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_ack, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_sdram_en~feeder , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_sdram_en~feeder, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_sdram_en , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_sdram_en, UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[3]~feeder , uart_rx_inst|po_data[3]~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[3] , uart_rx_inst|po_data[3], UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[4]~feeder , uart_rx_inst|po_data[4]~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[4] , uart_rx_inst|po_data[4], UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[5]~feeder , uart_rx_inst|po_data[5]~feeder, UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[5] , uart_rx_inst|po_data[5], UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[6] , uart_rx_inst|po_data[6], UART_SDRAM, 1
instance = comp, \uart_rx_inst|po_data[7] , uart_rx_inst|po_data[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_wr|dcfifo_component|auto_generated|fifo_ram|ram_block11a3, UART_SDRAM, 1
instance = comp, \uart_tx_inst|Add1~0 , uart_tx_inst|Add1~0, UART_SDRAM, 1
instance = comp, \uart_tx_inst|bit_cnt[0] , uart_tx_inst|bit_cnt[0], UART_SDRAM, 1
instance = comp, \uart_tx_inst|Add1~2 , uart_tx_inst|Add1~2, UART_SDRAM, 1
instance = comp, \uart_tx_inst|bit_cnt~0 , uart_tx_inst|bit_cnt~0, UART_SDRAM, 1
instance = comp, \uart_tx_inst|bit_cnt[1] , uart_tx_inst|bit_cnt[1], UART_SDRAM, 1
instance = comp, \uart_tx_inst|Add1~4 , uart_tx_inst|Add1~4, UART_SDRAM, 1
instance = comp, \uart_tx_inst|bit_cnt[2] , uart_tx_inst|bit_cnt[2], UART_SDRAM, 1
instance = comp, \uart_tx_inst|Add1~6 , uart_tx_inst|Add1~6, UART_SDRAM, 1
instance = comp, \uart_tx_inst|bit_cnt~1 , uart_tx_inst|bit_cnt~1, UART_SDRAM, 1
instance = comp, \uart_tx_inst|bit_cnt[3] , uart_tx_inst|bit_cnt[3], UART_SDRAM, 1
instance = comp, \uart_tx_inst|always0~0 , uart_tx_inst|always0~0, UART_SDRAM, 1
instance = comp, \uart_tx_inst|always0~1 , uart_tx_inst|always0~1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|tx_flag~feeder , FIFO_READ_INST|tx_flag~feeder, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|tx_flag , FIFO_READ_INST|tx_flag, UART_SDRAM, 1
instance = comp, \uart_tx_inst|work_en~0 , uart_tx_inst|work_en~0, UART_SDRAM, 1
instance = comp, \uart_tx_inst|work_en , uart_tx_inst|work_en, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[0]~16 , uart_tx_inst|baud_cnt[0]~16, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[6]~28 , uart_tx_inst|baud_cnt[6]~28, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[7]~30 , uart_tx_inst|baud_cnt[7]~30, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[7] , uart_tx_inst|baud_cnt[7], UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[8]~32 , uart_tx_inst|baud_cnt[8]~32, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[8] , uart_tx_inst|baud_cnt[8], UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[9]~34 , uart_tx_inst|baud_cnt[9]~34, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[9] , uart_tx_inst|baud_cnt[9], UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[10]~36 , uart_tx_inst|baud_cnt[10]~36, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[10] , uart_tx_inst|baud_cnt[10], UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[11]~38 , uart_tx_inst|baud_cnt[11]~38, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[11] , uart_tx_inst|baud_cnt[11], UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[12]~40 , uart_tx_inst|baud_cnt[12]~40, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[12] , uart_tx_inst|baud_cnt[12], UART_SDRAM, 1
instance = comp, \uart_tx_inst|Equal1~3 , uart_tx_inst|Equal1~3, UART_SDRAM, 1
instance = comp, \uart_tx_inst|Equal1~4 , uart_tx_inst|Equal1~4, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[13]~42 , uart_tx_inst|baud_cnt[13]~42, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[13] , uart_tx_inst|baud_cnt[13], UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[14]~44 , uart_tx_inst|baud_cnt[14]~44, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[14] , uart_tx_inst|baud_cnt[14], UART_SDRAM, 1
instance = comp, \uart_tx_inst|Equal1~1 , uart_tx_inst|Equal1~1, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[15]~46 , uart_tx_inst|baud_cnt[15]~46, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[15] , uart_tx_inst|baud_cnt[15], UART_SDRAM, 1
instance = comp, \uart_tx_inst|Equal1~0 , uart_tx_inst|Equal1~0, UART_SDRAM, 1
instance = comp, \uart_tx_inst|Equal1~2 , uart_tx_inst|Equal1~2, UART_SDRAM, 1
instance = comp, \uart_tx_inst|always1~0 , uart_tx_inst|always1~0, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[0] , uart_tx_inst|baud_cnt[0], UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[1]~18 , uart_tx_inst|baud_cnt[1]~18, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[1] , uart_tx_inst|baud_cnt[1], UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[2]~20 , uart_tx_inst|baud_cnt[2]~20, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[2] , uart_tx_inst|baud_cnt[2], UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[3]~22 , uart_tx_inst|baud_cnt[3]~22, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[3] , uart_tx_inst|baud_cnt[3], UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[4]~24 , uart_tx_inst|baud_cnt[4]~24, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[4] , uart_tx_inst|baud_cnt[4], UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[5]~26 , uart_tx_inst|baud_cnt[5]~26, UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[5] , uart_tx_inst|baud_cnt[5], UART_SDRAM, 1
instance = comp, \uart_tx_inst|baud_cnt[6] , uart_tx_inst|baud_cnt[6], UART_SDRAM, 1
instance = comp, \uart_tx_inst|always2~0 , uart_tx_inst|always2~0, UART_SDRAM, 1
instance = comp, \uart_tx_inst|always2~1 , uart_tx_inst|always2~1, UART_SDRAM, 1
instance = comp, \uart_tx_inst|always2~2 , uart_tx_inst|always2~2, UART_SDRAM, 1
instance = comp, \uart_tx_inst|bit_flag , uart_tx_inst|bit_flag, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, UART_SDRAM, 1
instance = comp, \sdram_dq[0]~input , sdram_dq[0]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[0]~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[0]~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|rdptr_g1p|_~0, UART_SDRAM, 1
instance = comp, \sdram_dq[1]~input , sdram_dq[1]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[1]~7 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[1]~7, UART_SDRAM, 1
instance = comp, \sdram_dq[2]~input , sdram_dq[2]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[2]~8 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[2]~8, UART_SDRAM, 1
instance = comp, \sdram_dq[10]~input , sdram_dq[10]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[10] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[10]~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[10]~1, UART_SDRAM, 1
instance = comp, \sdram_dq[11]~input , sdram_dq[11]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[11] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[11], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[11]~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[11]~2, UART_SDRAM, 1
instance = comp, \sdram_dq[12]~input , sdram_dq[12]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[12] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[12], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[12]~3 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[12]~3, UART_SDRAM, 1
instance = comp, \sdram_dq[13]~input , sdram_dq[13]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[13] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[13], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[13]~4 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[13]~4, UART_SDRAM, 1
instance = comp, \sdram_dq[14]~input , sdram_dq[14]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[14] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[14], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[14]~5 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[14]~5, UART_SDRAM, 1
instance = comp, \sdram_dq[15]~input , sdram_dq[15]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[15] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[15], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[15]~6 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[15]~6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8], UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9], UART_SDRAM, 1
instance = comp, \sdram_dq[3]~input , sdram_dq[3]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[3] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[3], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[3]~9 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[3]~9, UART_SDRAM, 1
instance = comp, \sdram_dq[4]~input , sdram_dq[4]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[4] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[4], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[4]~10 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[4]~10, UART_SDRAM, 1
instance = comp, \sdram_dq[5]~input , sdram_dq[5]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[5] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[5], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[5]~11 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[5]~11, UART_SDRAM, 1
instance = comp, \sdram_dq[6]~input , sdram_dq[6]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[6] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[6], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[6]~12 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[6]~12, UART_SDRAM, 1
instance = comp, \sdram_dq[7]~input , sdram_dq[7]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[7] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[7], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[7]~13 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[7]~13, UART_SDRAM, 1
instance = comp, \sdram_dq[8]~input , sdram_dq[8]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[8] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[8], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[8]~14 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[8]~14, UART_SDRAM, 1
instance = comp, \sdram_dq[9]~input , sdram_dq[9]~input, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[9] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_data_reg[9], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[9]~15 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_data[9]~15, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 , SDRAM_INST|SDRAM_FIFO_INST|sdram_fifo_rd|dcfifo_component|auto_generated|fifo_ram|ram_block11a3, UART_SDRAM, 1
instance = comp, \FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 , FIFO_READ_INST|read_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, UART_SDRAM, 1
instance = comp, \uart_tx_inst|tx~0 , uart_tx_inst|tx~0, UART_SDRAM, 1
instance = comp, \uart_tx_inst|tx~1 , uart_tx_inst|tx~1, UART_SDRAM, 1
instance = comp, \uart_tx_inst|Mux0~0 , uart_tx_inst|Mux0~0, UART_SDRAM, 1
instance = comp, \uart_tx_inst|Mux0~1 , uart_tx_inst|Mux0~1, UART_SDRAM, 1
instance = comp, \uart_tx_inst|tx~2 , uart_tx_inst|tx~2, UART_SDRAM, 1
instance = comp, \uart_tx_inst|tx~4 , uart_tx_inst|tx~4, UART_SDRAM, 1
instance = comp, \uart_tx_inst|tx~3 , uart_tx_inst|tx~3, UART_SDRAM, 1
instance = comp, \uart_tx_inst|tx~5 , uart_tx_inst|tx~5, UART_SDRAM, 1
instance = comp, \uart_tx_inst|tx , uart_tx_inst|tx, UART_SDRAM, 1
instance = comp, \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk , clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector6~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector6~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector6~2 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector6~2, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector6~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector6~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_cmd[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_cmd[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_cmd[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_cmd[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector6~3 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector6~3, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_cmd[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_cmd[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|init_cmd~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|init_cmd~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|init_cmd[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|init_cmd[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector6 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector6, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_cmd~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_cmd~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_cmd[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_cmd[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|WideOr5 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|WideOr5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|init_cmd[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|init_cmd[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_cmd~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_cmd~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_cmd[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_cmd[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_cmd~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_cmd~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_cmd[2] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_cmd[2], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector5~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector5~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector5 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector5, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|WideOr5~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|WideOr5~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|init_cmd[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|init_cmd[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector4~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector4~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_cmd[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_cmd[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_cmd[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_AREF_INST|aref_cmd[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Equal5~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Equal5~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector5~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector5~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector5~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector5~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_cmd[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_cmd[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector7~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector7~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector7 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector7, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|WideOr6~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|WideOr6~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector20~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector20~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_addr[0] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_addr[0], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector5~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector5~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector5~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector5~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_ba[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_ba[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|init_ba[1] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_INIT_INST|init_ba[1], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector22~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector22~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector22~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector22~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector20~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector20~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|WideOr7~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|WideOr7~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector9~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|Selector9~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_sdram_addr[10] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_WR_INST|wr_sdram_addr[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector10~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector10~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector10~0 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector10~0, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector10~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|Selector10~1, UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_addr[10] , SDRAM_INST|SDRAM_CTRL_INST|SDRAM_RD_ISNT|rd_sdram_addr[10], UART_SDRAM, 1
instance = comp, \SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector10~1 , SDRAM_INST|SDRAM_CTRL_INST|SDRAN_ARBIT_INST|Selector10~1, UART_SDRAM, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, UART_SDRAM, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, UART_SDRAM, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, UART_SDRAM, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|~GND , auto_signaltap_0|~GND, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~4, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0] , auto_signaltap_0|acq_trigger_in_reg[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[203]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[203]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[203] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[203], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[202]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[202]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[202] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[202], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[201]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[201]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[201] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[201], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[200] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[200], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[199]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[199]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[199] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[199], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[198]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[198]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[198] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[198], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[197]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[197]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[197] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[197], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[196]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[196]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[196] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[196], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[195]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[195]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[195] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[195], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[194]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[194]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[194] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[194], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[193]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[193]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[193] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[193], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[192]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[192]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[192] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[192], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[191]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[191]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[191] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[191], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[190]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[190]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[190] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[190], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[189]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[189]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[189] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[189], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[188]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[188]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[188] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[188], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[187]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[187]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[187] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[187], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[186]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[186]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[186] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[186], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[184]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[184]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[184] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[184], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[182]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[182]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[182] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[182], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[181]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[181]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[181] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[181], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[175]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[175]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[175] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[175], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[2]~feeder , auto_signaltap_0|acq_trigger_in_reg[2]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[2] , auto_signaltap_0|acq_trigger_in_reg[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[4]~feeder , auto_signaltap_0|acq_trigger_in_reg[4]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[4] , auto_signaltap_0|acq_trigger_in_reg[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[1] , auto_signaltap_0|acq_trigger_in_reg[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3]~feeder , auto_signaltap_0|acq_trigger_in_reg[3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3] , auto_signaltap_0|acq_trigger_in_reg[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~32, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~34, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[18]~feeder , auto_signaltap_0|acq_trigger_in_reg[18]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[18] , auto_signaltap_0|acq_trigger_in_reg[18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[19]~feeder , auto_signaltap_0|acq_trigger_in_reg[19]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[19] , auto_signaltap_0|acq_trigger_in_reg[19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[20]~feeder , auto_signaltap_0|acq_trigger_in_reg[20]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[20] , auto_signaltap_0|acq_trigger_in_reg[20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[17]~feeder , auto_signaltap_0|acq_trigger_in_reg[17]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[17] , auto_signaltap_0|acq_trigger_in_reg[17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[6]~feeder , auto_signaltap_0|acq_trigger_in_reg[6]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[6] , auto_signaltap_0|acq_trigger_in_reg[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[7] , auto_signaltap_0|acq_trigger_in_reg[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[5]~feeder , auto_signaltap_0|acq_trigger_in_reg[5]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[5] , auto_signaltap_0|acq_trigger_in_reg[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[8]~feeder , auto_signaltap_0|acq_trigger_in_reg[8]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[8] , auto_signaltap_0|acq_trigger_in_reg[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~20, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[13]~feeder , auto_signaltap_0|acq_trigger_in_reg[13]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[13] , auto_signaltap_0|acq_trigger_in_reg[13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[14] , auto_signaltap_0|acq_trigger_in_reg[14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[15] , auto_signaltap_0|acq_trigger_in_reg[15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[16]~feeder , auto_signaltap_0|acq_trigger_in_reg[16]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[16] , auto_signaltap_0|acq_trigger_in_reg[16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[11] , auto_signaltap_0|acq_trigger_in_reg[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[10] , auto_signaltap_0|acq_trigger_in_reg[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[12]~feeder , auto_signaltap_0|acq_trigger_in_reg[12]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[12] , auto_signaltap_0|acq_trigger_in_reg[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[9]~feeder , auto_signaltap_0|acq_trigger_in_reg[9]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[9] , auto_signaltap_0|acq_trigger_in_reg[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~21, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[25]~feeder , auto_signaltap_0|acq_trigger_in_reg[25]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[25] , auto_signaltap_0|acq_trigger_in_reg[25], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[28]~feeder , auto_signaltap_0|acq_trigger_in_reg[28]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[28] , auto_signaltap_0|acq_trigger_in_reg[28], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[26] , auto_signaltap_0|acq_trigger_in_reg[26], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[27] , auto_signaltap_0|acq_trigger_in_reg[27], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[21] , auto_signaltap_0|acq_trigger_in_reg[21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[24]~feeder , auto_signaltap_0|acq_trigger_in_reg[24]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[24] , auto_signaltap_0|acq_trigger_in_reg[24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[22]~feeder , auto_signaltap_0|acq_trigger_in_reg[22]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[22] , auto_signaltap_0|acq_trigger_in_reg[22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[23] , auto_signaltap_0|acq_trigger_in_reg[23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[30] , auto_signaltap_0|acq_trigger_in_reg[30], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[29]~feeder , auto_signaltap_0|acq_trigger_in_reg[29]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[29] , auto_signaltap_0|acq_trigger_in_reg[29], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[32] , auto_signaltap_0|acq_trigger_in_reg[32], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[31]~feeder , auto_signaltap_0|acq_trigger_in_reg[31]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[31] , auto_signaltap_0|acq_trigger_in_reg[31], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[34] , auto_signaltap_0|acq_trigger_in_reg[34], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[35]~feeder , auto_signaltap_0|acq_trigger_in_reg[35]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[35] , auto_signaltap_0|acq_trigger_in_reg[35], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[33]~feeder , auto_signaltap_0|acq_trigger_in_reg[33]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[33] , auto_signaltap_0|acq_trigger_in_reg[33], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[36]~feeder , auto_signaltap_0|acq_trigger_in_reg[36]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[36] , auto_signaltap_0|acq_trigger_in_reg[36], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[52] , auto_signaltap_0|acq_trigger_in_reg[52], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[49] , auto_signaltap_0|acq_trigger_in_reg[49], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[51]~feeder , auto_signaltap_0|acq_trigger_in_reg[51]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[51] , auto_signaltap_0|acq_trigger_in_reg[51], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[50]~feeder , auto_signaltap_0|acq_trigger_in_reg[50]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[50] , auto_signaltap_0|acq_trigger_in_reg[50], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[41] , auto_signaltap_0|acq_trigger_in_reg[41], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[44] , auto_signaltap_0|acq_trigger_in_reg[44], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[43]~feeder , auto_signaltap_0|acq_trigger_in_reg[43]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[43] , auto_signaltap_0|acq_trigger_in_reg[43], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[42]~feeder , auto_signaltap_0|acq_trigger_in_reg[42]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[42] , auto_signaltap_0|acq_trigger_in_reg[42], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[45]~feeder , auto_signaltap_0|acq_trigger_in_reg[45]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[45] , auto_signaltap_0|acq_trigger_in_reg[45], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[46]~feeder , auto_signaltap_0|acq_trigger_in_reg[46]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[46] , auto_signaltap_0|acq_trigger_in_reg[46], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[47]~feeder , auto_signaltap_0|acq_trigger_in_reg[47]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[47] , auto_signaltap_0|acq_trigger_in_reg[47], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[48]~feeder , auto_signaltap_0|acq_trigger_in_reg[48]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[48] , auto_signaltap_0|acq_trigger_in_reg[48], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[37] , auto_signaltap_0|acq_trigger_in_reg[37], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[40] , auto_signaltap_0|acq_trigger_in_reg[40], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[39] , auto_signaltap_0|acq_trigger_in_reg[39], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[38] , auto_signaltap_0|acq_trigger_in_reg[38], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[58]~feeder , auto_signaltap_0|acq_trigger_in_reg[58]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[58] , auto_signaltap_0|acq_trigger_in_reg[58], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[59] , auto_signaltap_0|acq_trigger_in_reg[59], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[57]~feeder , auto_signaltap_0|acq_trigger_in_reg[57]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[57] , auto_signaltap_0|acq_trigger_in_reg[57], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[60]~feeder , auto_signaltap_0|acq_trigger_in_reg[60]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[60] , auto_signaltap_0|acq_trigger_in_reg[60], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[55]~feeder , auto_signaltap_0|acq_trigger_in_reg[55]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[55] , auto_signaltap_0|acq_trigger_in_reg[55], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[56]~feeder , auto_signaltap_0|acq_trigger_in_reg[56]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[56] , auto_signaltap_0|acq_trigger_in_reg[56], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[54]~feeder , auto_signaltap_0|acq_trigger_in_reg[54]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[54] , auto_signaltap_0|acq_trigger_in_reg[54], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[53] , auto_signaltap_0|acq_trigger_in_reg[53], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[66] , auto_signaltap_0|acq_trigger_in_reg[66], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[65]~feeder , auto_signaltap_0|acq_trigger_in_reg[65]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[65] , auto_signaltap_0|acq_trigger_in_reg[65], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[67]~feeder , auto_signaltap_0|acq_trigger_in_reg[67]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[67] , auto_signaltap_0|acq_trigger_in_reg[67], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[62]~feeder , auto_signaltap_0|acq_trigger_in_reg[62]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[62] , auto_signaltap_0|acq_trigger_in_reg[62], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[61] , auto_signaltap_0|acq_trigger_in_reg[61], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[63] , auto_signaltap_0|acq_trigger_in_reg[63], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[64]~feeder , auto_signaltap_0|acq_trigger_in_reg[64]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[64] , auto_signaltap_0|acq_trigger_in_reg[64], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~22, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~23, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:done, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:base_address[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0]~feeder , auto_signaltap_0|acq_data_in_reg[0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0] , auto_signaltap_0|acq_data_in_reg[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1] , auto_signaltap_0|acq_data_in_reg[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2] , auto_signaltap_0|acq_data_in_reg[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3] , auto_signaltap_0|acq_data_in_reg[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4] , auto_signaltap_0|acq_data_in_reg[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5]~feeder , auto_signaltap_0|acq_data_in_reg[5]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5] , auto_signaltap_0|acq_data_in_reg[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6]~feeder , auto_signaltap_0|acq_data_in_reg[6]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6] , auto_signaltap_0|acq_data_in_reg[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7]~feeder , auto_signaltap_0|acq_data_in_reg[7]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7] , auto_signaltap_0|acq_data_in_reg[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8] , auto_signaltap_0|acq_data_in_reg[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9]~feeder , auto_signaltap_0|acq_data_in_reg[9]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9] , auto_signaltap_0|acq_data_in_reg[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10] , auto_signaltap_0|acq_data_in_reg[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11]~feeder , auto_signaltap_0|acq_data_in_reg[11]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11] , auto_signaltap_0|acq_data_in_reg[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12]~feeder , auto_signaltap_0|acq_data_in_reg[12]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12] , auto_signaltap_0|acq_data_in_reg[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[13] , auto_signaltap_0|acq_data_in_reg[13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16]~feeder , auto_signaltap_0|acq_data_in_reg[16]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16] , auto_signaltap_0|acq_data_in_reg[16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[17] , auto_signaltap_0|acq_data_in_reg[17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18]~feeder , auto_signaltap_0|acq_data_in_reg[18]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18] , auto_signaltap_0|acq_data_in_reg[18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[19]~feeder , auto_signaltap_0|acq_data_in_reg[19]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[19] , auto_signaltap_0|acq_data_in_reg[19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[20] , auto_signaltap_0|acq_data_in_reg[20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21]~feeder , auto_signaltap_0|acq_data_in_reg[21]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21] , auto_signaltap_0|acq_data_in_reg[21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[22]~feeder , auto_signaltap_0|acq_data_in_reg[22]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[22] , auto_signaltap_0|acq_data_in_reg[22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[23] , auto_signaltap_0|acq_data_in_reg[23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24] , auto_signaltap_0|acq_data_in_reg[24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25]~feeder , auto_signaltap_0|acq_data_in_reg[25]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25] , auto_signaltap_0|acq_data_in_reg[25], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26]~feeder , auto_signaltap_0|acq_data_in_reg[26]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26] , auto_signaltap_0|acq_data_in_reg[26], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27]~feeder , auto_signaltap_0|acq_data_in_reg[27]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27] , auto_signaltap_0|acq_data_in_reg[27], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28]~feeder , auto_signaltap_0|acq_data_in_reg[28]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28] , auto_signaltap_0|acq_data_in_reg[28], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29]~feeder , auto_signaltap_0|acq_data_in_reg[29]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29] , auto_signaltap_0|acq_data_in_reg[29], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32]~feeder , auto_signaltap_0|acq_data_in_reg[32]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32] , auto_signaltap_0|acq_data_in_reg[32], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33]~feeder , auto_signaltap_0|acq_data_in_reg[33]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33] , auto_signaltap_0|acq_data_in_reg[33], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34] , auto_signaltap_0|acq_data_in_reg[34], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[35] , auto_signaltap_0|acq_data_in_reg[35], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[38]~feeder , auto_signaltap_0|acq_data_in_reg[38]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[38] , auto_signaltap_0|acq_data_in_reg[38], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[39] , auto_signaltap_0|acq_data_in_reg[39], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[40] , auto_signaltap_0|acq_data_in_reg[40], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[41] , auto_signaltap_0|acq_data_in_reg[41], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[42] , auto_signaltap_0|acq_data_in_reg[42], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[43]~feeder , auto_signaltap_0|acq_data_in_reg[43]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[43] , auto_signaltap_0|acq_data_in_reg[43], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[44]~feeder , auto_signaltap_0|acq_data_in_reg[44]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[44] , auto_signaltap_0|acq_data_in_reg[44], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[45] , auto_signaltap_0|acq_data_in_reg[45], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[48]~feeder , auto_signaltap_0|acq_data_in_reg[48]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[48] , auto_signaltap_0|acq_data_in_reg[48], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[49]~feeder , auto_signaltap_0|acq_data_in_reg[49]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[49] , auto_signaltap_0|acq_data_in_reg[49], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[50] , auto_signaltap_0|acq_data_in_reg[50], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[51] , auto_signaltap_0|acq_data_in_reg[51], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[52]~feeder , auto_signaltap_0|acq_data_in_reg[52]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[52] , auto_signaltap_0|acq_data_in_reg[52], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[53] , auto_signaltap_0|acq_data_in_reg[53], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[54]~feeder , auto_signaltap_0|acq_data_in_reg[54]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[54] , auto_signaltap_0|acq_data_in_reg[54], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[55]~feeder , auto_signaltap_0|acq_data_in_reg[55]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[55] , auto_signaltap_0|acq_data_in_reg[55], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[56]~feeder , auto_signaltap_0|acq_data_in_reg[56]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[56] , auto_signaltap_0|acq_data_in_reg[56], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[57]~feeder , auto_signaltap_0|acq_data_in_reg[57]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[57] , auto_signaltap_0|acq_data_in_reg[57], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[58]~feeder , auto_signaltap_0|acq_data_in_reg[58]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[58] , auto_signaltap_0|acq_data_in_reg[58], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[59]~feeder , auto_signaltap_0|acq_data_in_reg[59]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[59] , auto_signaltap_0|acq_data_in_reg[59], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[60]~feeder , auto_signaltap_0|acq_data_in_reg[60]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[60] , auto_signaltap_0|acq_data_in_reg[60], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[61]~feeder , auto_signaltap_0|acq_data_in_reg[61]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[61] , auto_signaltap_0|acq_data_in_reg[61], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[62]~feeder , auto_signaltap_0|acq_data_in_reg[62]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[62] , auto_signaltap_0|acq_data_in_reg[62], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[63] , auto_signaltap_0|acq_data_in_reg[63], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[64]~feeder , auto_signaltap_0|acq_data_in_reg[64]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[64] , auto_signaltap_0|acq_data_in_reg[64], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][64]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][64]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][64], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][64]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][64]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][64], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][64]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][64]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][64], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][64]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][64]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][64], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[65] , auto_signaltap_0|acq_data_in_reg[65], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][65], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][65]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][65]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][65], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][65]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][65]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][65], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][65]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][65]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][65], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[66]~feeder , auto_signaltap_0|acq_data_in_reg[66]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[66] , auto_signaltap_0|acq_data_in_reg[66], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][66]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][66]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][66], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][66]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][66]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][66], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][66], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][66]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][66]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][66], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[67]~feeder , auto_signaltap_0|acq_data_in_reg[67]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[67] , auto_signaltap_0|acq_data_in_reg[67], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][67]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][67]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][67], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][67], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][67]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][67]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][67], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][67]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][67]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][67], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~67 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~67, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~66 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~66, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~65 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~65, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[65] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[65], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~64 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~64, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[64] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[64], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[63] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[63], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[62] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[62], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[60] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[60], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[46] , auto_signaltap_0|acq_data_in_reg[46], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[47] , auto_signaltap_0|acq_data_in_reg[47], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[36]~feeder , auto_signaltap_0|acq_data_in_reg[36]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[36] , auto_signaltap_0|acq_data_in_reg[36], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[37] , auto_signaltap_0|acq_data_in_reg[37], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[30] , auto_signaltap_0|acq_data_in_reg[30], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31] , auto_signaltap_0|acq_data_in_reg[31], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[14]~feeder , auto_signaltap_0|acq_data_in_reg[14]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[14] , auto_signaltap_0|acq_data_in_reg[14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15]~feeder , auto_signaltap_0|acq_data_in_reg[15]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15] , auto_signaltap_0|acq_data_in_reg[15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|~VCC , auto_signaltap_0|~VCC, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~34 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~34, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[6]~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~13, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~12, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~11, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~9, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:segment_shift_var, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0], UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1, UART_SDRAM, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~1, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~17, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~2, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~9, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~20, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~3, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~4, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~5, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell, UART_SDRAM, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, UART_SDRAM, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, UART_SDRAM, 1
