# Generated by Yosys 0.17+41 (git sha1 c525b5f91, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model top
.inputs clk sw[0] sw[1] sw[2] sw[3] btn[0] btn[1] btn[2] btn[3]
.outputs pulse_red pulse_blue pulse_green
.names $false
.names $true
1
.names $undef
.subckt BUFG I=$auto$clkbufmap.cc:262:execute$2440 O=\$iopadmap$clk_TMR_0
.cname $auto$clkbufmap.cc:261:execute$2439_TMR_0
.subckt BUFG I=$auto$clkbufmap.cc:262:execute$2440 O=\$iopadmap$clk_TMR_1
.cname $auto$clkbufmap.cc:261:execute$2439_TMR_1
.subckt BUFG I=$auto$clkbufmap.cc:262:execute$2440 O=\$iopadmap$clk_TMR_2
.cname $auto$clkbufmap.cc:261:execute$2439_TMR_2
.subckt IBUF I=btn[0] O=pulse_wideB[11]
.cname $iopadmap$top.btn
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn[1] O=pulse_wideB[12]
.cname $iopadmap$top.btn_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn[2] O=pulse_wideG[10]
.cname $iopadmap$top.btn_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn[3] O=pulse_wideG[11]
.cname $iopadmap$top.btn_3
.attr keep 00000000000000000000000000000001
.subckt IBUF I=clk O=$auto$clkbufmap.cc:262:execute$2440
.cname $iopadmap$top.clk
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$iopadmap$pulse_blue O=pulse_blue
.cname $iopadmap$top.pulse_blue
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$iopadmap$pulse_green O=pulse_green
.cname $iopadmap$top.pulse_green
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$iopadmap$pulse_red O=pulse_red
.cname $iopadmap$top.pulse_red
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[0] O=pulse_wideG[12]
.cname $iopadmap$top.sw
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[1] O=pulse_wideR[10]
.cname $iopadmap$top.sw_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[2] O=pulse_wideR[11]
.cname $iopadmap$top.sw_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[3] O=pulse_wideR[12]
.cname $iopadmap$top.sw_3
.attr keep 00000000000000000000000000000001
.subckt PWM clk_TMR_0=\$iopadmap$clk_TMR_0 clk_TMR_1=\$iopadmap$clk_TMR_1 clk_TMR_2=\$iopadmap$clk_TMR_2 pulse_TMR_0=$iopadmap$pulse_green pulse_TMR_1=$iopadmap$pulse_green pulse_TMR_2=$iopadmap$pulse_green width_TMR_0[0]=$false width_TMR_0[1]=$false width_TMR_0[2]=$false width_TMR_0[3]=$false width_TMR_0[4]=$false width_TMR_0[5]=$false width_TMR_0[6]=$false width_TMR_0[7]=$false width_TMR_0[8]=$false width_TMR_0[9]=$false width_TMR_0[10]=$false width_TMR_0[11]=pulse_wideB[11] width_TMR_0[12]=pulse_wideB[12] width_TMR_0[13]=$false width_TMR_1[0]=$false width_TMR_1[1]=$false width_TMR_1[2]=$false width_TMR_1[3]=$false width_TMR_1[4]=$false width_TMR_1[5]=$false width_TMR_1[6]=$false width_TMR_1[7]=$false width_TMR_1[8]=$false width_TMR_1[9]=$false width_TMR_1[10]=$false width_TMR_1[11]=pulse_wideB[11] width_TMR_1[12]=pulse_wideB[12] width_TMR_1[13]=$false width_TMR_2[0]=$false width_TMR_2[1]=$false width_TMR_2[2]=$false width_TMR_2[3]=$false width_TMR_2[4]=$false width_TMR_2[5]=$false width_TMR_2[6]=$false width_TMR_2[7]=$false width_TMR_2[8]=$false width_TMR_2[9]=$false width_TMR_2[10]=$false width_TMR_2[11]=pulse_wideB[11] width_TMR_2[12]=pulse_wideB[12] width_TMR_2[13]=$false
.cname B0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/pulse_led.v:20.7-24.4"
.subckt PWM clk_TMR_0=\$iopadmap$clk_TMR_0 clk_TMR_1=\$iopadmap$clk_TMR_1 clk_TMR_2=\$iopadmap$clk_TMR_2 pulse_TMR_0=$iopadmap$pulse_blue pulse_TMR_1=$iopadmap$pulse_blue pulse_TMR_2=$iopadmap$pulse_blue width_TMR_0[0]=$false width_TMR_0[1]=$false width_TMR_0[2]=$false width_TMR_0[3]=$false width_TMR_0[4]=$false width_TMR_0[5]=$false width_TMR_0[6]=$false width_TMR_0[7]=$false width_TMR_0[8]=$false width_TMR_0[9]=$false width_TMR_0[10]=pulse_wideG[10] width_TMR_0[11]=pulse_wideG[11] width_TMR_0[12]=pulse_wideG[12] width_TMR_0[13]=$false width_TMR_1[0]=$false width_TMR_1[1]=$false width_TMR_1[2]=$false width_TMR_1[3]=$false width_TMR_1[4]=$false width_TMR_1[5]=$false width_TMR_1[6]=$false width_TMR_1[7]=$false width_TMR_1[8]=$false width_TMR_1[9]=$false width_TMR_1[10]=pulse_wideG[10] width_TMR_1[11]=pulse_wideG[11] width_TMR_1[12]=pulse_wideG[12] width_TMR_1[13]=$false width_TMR_2[0]=$false width_TMR_2[1]=$false width_TMR_2[2]=$false width_TMR_2[3]=$false width_TMR_2[4]=$false width_TMR_2[5]=$false width_TMR_2[6]=$false width_TMR_2[7]=$false width_TMR_2[8]=$false width_TMR_2[9]=$false width_TMR_2[10]=pulse_wideG[10] width_TMR_2[11]=pulse_wideG[11] width_TMR_2[12]=pulse_wideG[12] width_TMR_2[13]=$false
.cname G0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/pulse_led.v:25.7-29.4"
.subckt PWM clk_TMR_0=\$iopadmap$clk_TMR_0 clk_TMR_1=\$iopadmap$clk_TMR_1 clk_TMR_2=\$iopadmap$clk_TMR_2 pulse_TMR_0=$iopadmap$pulse_red pulse_TMR_1=$iopadmap$pulse_red pulse_TMR_2=$iopadmap$pulse_red width_TMR_0[0]=$false width_TMR_0[1]=$false width_TMR_0[2]=$false width_TMR_0[3]=$false width_TMR_0[4]=$false width_TMR_0[5]=$false width_TMR_0[6]=$false width_TMR_0[7]=$false width_TMR_0[8]=$false width_TMR_0[9]=$false width_TMR_0[10]=pulse_wideR[10] width_TMR_0[11]=pulse_wideR[11] width_TMR_0[12]=pulse_wideR[12] width_TMR_0[13]=$false width_TMR_1[0]=$false width_TMR_1[1]=$false width_TMR_1[2]=$false width_TMR_1[3]=$false width_TMR_1[4]=$false width_TMR_1[5]=$false width_TMR_1[6]=$false width_TMR_1[7]=$false width_TMR_1[8]=$false width_TMR_1[9]=$false width_TMR_1[10]=pulse_wideR[10] width_TMR_1[11]=pulse_wideR[11] width_TMR_1[12]=pulse_wideR[12] width_TMR_1[13]=$false width_TMR_2[0]=$false width_TMR_2[1]=$false width_TMR_2[2]=$false width_TMR_2[3]=$false width_TMR_2[4]=$false width_TMR_2[5]=$false width_TMR_2[6]=$false width_TMR_2[7]=$false width_TMR_2[8]=$false width_TMR_2[9]=$false width_TMR_2[10]=pulse_wideR[10] width_TMR_2[11]=pulse_wideR[11] width_TMR_2[12]=pulse_wideR[12] width_TMR_2[13]=$false
.cname R0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/pulse_led.v:15.7-19.4"
.conn $false pulse_wideB[0]
.conn $false pulse_wideB[1]
.conn $false pulse_wideB[2]
.conn $false pulse_wideB[3]
.conn $false pulse_wideB[4]
.conn $false pulse_wideB[5]
.conn $false pulse_wideB[6]
.conn $false pulse_wideB[7]
.conn $false pulse_wideB[8]
.conn $false pulse_wideB[9]
.conn $false pulse_wideB[10]
.conn $false pulse_wideG[0]
.conn $false pulse_wideG[1]
.conn $false pulse_wideG[2]
.conn $false pulse_wideG[3]
.conn $false pulse_wideG[4]
.conn $false pulse_wideG[5]
.conn $false pulse_wideG[6]
.conn $false pulse_wideG[7]
.conn $false pulse_wideG[8]
.conn $false pulse_wideG[9]
.conn $false pulse_wideR[0]
.conn $false pulse_wideR[1]
.conn $false pulse_wideR[2]
.conn $false pulse_wideR[3]
.conn $false pulse_wideR[4]
.conn $false pulse_wideR[5]
.conn $false pulse_wideR[6]
.conn $false pulse_wideR[7]
.conn $false pulse_wideR[8]
.conn $false pulse_wideR[9]
.end

.model PWM
.inputs clk_TMR_1 clk_TMR_2 width_TMR_0[0] width_TMR_0[1] width_TMR_0[2] width_TMR_0[3] width_TMR_0[4] width_TMR_0[5] width_TMR_0[6] width_TMR_0[7] width_TMR_0[8] width_TMR_0[9] width_TMR_0[10] width_TMR_0[11] width_TMR_0[12] width_TMR_0[13] width_TMR_1[0] width_TMR_1[1] width_TMR_1[2] width_TMR_1[3] width_TMR_1[4] width_TMR_1[5] width_TMR_1[6] width_TMR_1[7] width_TMR_1[8] width_TMR_1[9] width_TMR_1[10] width_TMR_1[11] width_TMR_1[12] width_TMR_1[13] width_TMR_2[0] width_TMR_2[1] width_TMR_2[2] width_TMR_2[3] width_TMR_2[4] width_TMR_2[5] width_TMR_2[6] width_TMR_2[7] width_TMR_2[8] width_TMR_2[9] width_TMR_2[10] width_TMR_2[11] width_TMR_2[12] width_TMR_2[13] clk_TMR_0
.outputs pulse_TMR_0 pulse_TMR_2 pulse_TMR_1
.names $false
.names $true
1
.names $undef
.subckt LUT4 I0=counter_TMR_0[1] I1=counter_TMR_0[0] I2=width_TMR_0[1] I3=width_TMR_0[0] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0111000101010000
.subckt LUT4 I0=counter_TMR_1[1] I1=counter_TMR_1[0] I2=width_TMR_1[1] I3=width_TMR_1[0] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0111000101010000
.subckt LUT4 I0=counter_TMR_2[1] I1=counter_TMR_2[0] I2=width_TMR_2[1] I3=width_TMR_2[0] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2398_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0111000101010000
.subckt LUT6 I0=counter_TMR_0[3] I1=counter_TMR_0[4] I2=counter_TMR_0[2] I3=width_TMR_0[4] I4=width_TMR_0[3] I5=width_TMR_0[2] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter_TMR_1[3] I1=counter_TMR_1[4] I2=counter_TMR_1[2] I3=width_TMR_1[4] I4=width_TMR_1[3] I5=width_TMR_1[2] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter_TMR_2[3] I1=counter_TMR_2[4] I2=counter_TMR_2[2] I3=width_TMR_2[4] I4=width_TMR_2[3] I5=width_TMR_2[2] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2399_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter_TMR_0[6] I1=counter_TMR_0[7] I2=counter_TMR_0[5] I3=width_TMR_0[7] I4=width_TMR_0[6] I5=width_TMR_0[5] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter_TMR_1[6] I1=counter_TMR_1[7] I2=counter_TMR_1[5] I3=width_TMR_1[7] I4=width_TMR_1[6] I5=width_TMR_1[5] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter_TMR_2[6] I1=counter_TMR_2[7] I2=counter_TMR_2[5] I3=width_TMR_2[7] I4=width_TMR_2[6] I5=width_TMR_2[5] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2400_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter_TMR_0[9] I1=counter_TMR_0[10] I2=counter_TMR_0[8] I3=width_TMR_0[10] I4=width_TMR_0[9] I5=width_TMR_0[8] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter_TMR_1[9] I1=counter_TMR_1[10] I2=counter_TMR_1[8] I3=width_TMR_1[10] I4=width_TMR_1[9] I5=width_TMR_1[8] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter_TMR_2[9] I1=counter_TMR_2[10] I2=counter_TMR_2[8] I3=width_TMR_2[10] I4=width_TMR_2[9] I5=width_TMR_2[8] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2401_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter_TMR_0[12] I1=counter_TMR_0[13] I2=counter_TMR_0[11] I3=width_TMR_0[13] I4=width_TMR_0[12] I5=width_TMR_0[11] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter_TMR_1[12] I1=counter_TMR_1[13] I2=counter_TMR_1[11] I3=width_TMR_1[13] I4=width_TMR_1[12] I5=width_TMR_1[11] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter_TMR_2[12] I1=counter_TMR_2[13] I2=counter_TMR_2[11] I3=width_TMR_2[13] I4=width_TMR_2[12] I5=width_TMR_2[11] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2402_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT4 I0=counter_TMR_0[0] I1=width_TMR_0[0] I2=width_TMR_0[1] I3=counter_TMR_0[1] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1001000000001001
.subckt LUT4 I0=counter_TMR_1[0] I1=width_TMR_1[0] I2=width_TMR_1[1] I3=counter_TMR_1[1] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1001000000001001
.subckt LUT4 I0=counter_TMR_2[0] I1=width_TMR_2[0] I2=width_TMR_2[1] I3=counter_TMR_2[1] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2403_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1001000000001001
.subckt LUT6 I0=counter_TMR_0[2] I1=width_TMR_0[2] I2=counter_TMR_0[3] I3=width_TMR_0[3] I4=counter_TMR_0[4] I5=width_TMR_0[4] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter_TMR_1[2] I1=width_TMR_1[2] I2=counter_TMR_1[3] I3=width_TMR_1[3] I4=counter_TMR_1[4] I5=width_TMR_1[4] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter_TMR_2[2] I1=width_TMR_2[2] I2=counter_TMR_2[3] I3=width_TMR_2[3] I4=counter_TMR_2[4] I5=width_TMR_2[4] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2404_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter_TMR_0[5] I1=width_TMR_0[5] I2=counter_TMR_0[6] I3=width_TMR_0[6] I4=counter_TMR_0[7] I5=width_TMR_0[7] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter_TMR_1[5] I1=width_TMR_1[5] I2=counter_TMR_1[6] I3=width_TMR_1[6] I4=counter_TMR_1[7] I5=width_TMR_1[7] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter_TMR_2[5] I1=width_TMR_2[5] I2=counter_TMR_2[6] I3=width_TMR_2[6] I4=counter_TMR_2[7] I5=width_TMR_2[7] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2405_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter_TMR_0[8] I1=width_TMR_0[8] I2=counter_TMR_0[9] I3=width_TMR_0[9] I4=counter_TMR_0[10] I5=width_TMR_0[10] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter_TMR_1[8] I1=width_TMR_1[8] I2=counter_TMR_1[9] I3=width_TMR_1[9] I4=counter_TMR_1[10] I5=width_TMR_1[10] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter_TMR_2[8] I1=width_TMR_2[8] I2=counter_TMR_2[9] I3=width_TMR_2[9] I4=counter_TMR_2[10] I5=width_TMR_2[10] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2406_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter_TMR_0[11] I1=width_TMR_0[11] I2=counter_TMR_0[12] I3=width_TMR_0[12] I4=counter_TMR_0[13] I5=width_TMR_0[13] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter_TMR_1[11] I1=width_TMR_1[11] I2=counter_TMR_1[12] I3=width_TMR_1[12] I4=counter_TMR_1[13] I5=width_TMR_1[13] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter_TMR_2[11] I1=width_TMR_2[11] I2=counter_TMR_2[12] I3=width_TMR_2[12] I4=counter_TMR_2[13] I5=width_TMR_2[13] O=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2407_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt INV I=counter_TMR_0[0] O=\$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=counter_TMR_1[0] O=\$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt INV I=counter_TMR_2[0] O=\$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2408_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[0] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[1] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[2] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[3] S[0]=\$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[0] S[1]=counter_TMR_0[1] S[2]=counter_TMR_0[2] S[3]=counter_TMR_0[3]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[0] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[1] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[2] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[3] S[0]=\$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[0] S[1]=counter_TMR_1[1] S[2]=counter_TMR_1[2] S[3]=counter_TMR_1[3]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$false CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[0] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[1] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[2] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[0] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[1] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[2] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[3] S[0]=\$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[0] S[1]=counter_TMR_2[1] S[2]=counter_TMR_2[2] S[3]=counter_TMR_2[3]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[4] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[5] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[6] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[7] S[0]=counter_TMR_0[4] S[1]=counter_TMR_0[5] S[2]=counter_TMR_0[6] S[3]=counter_TMR_0[7]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[4] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[5] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[6] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[7] S[0]=counter_TMR_1[4] S[1]=counter_TMR_1[5] S[2]=counter_TMR_1[6] S[3]=counter_TMR_1[7]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[3] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[4] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[5] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[6] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[4] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[5] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[6] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[7] S[0]=counter_TMR_2[4] S[1]=counter_TMR_2[5] S[2]=counter_TMR_2[6] S[3]=counter_TMR_2[7]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[8] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[9] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[10] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[11] S[0]=counter_TMR_0[8] S[1]=counter_TMR_0[9] S[2]=counter_TMR_0[10] S[3]=counter_TMR_0[11]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[8] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[9] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[10] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[11] S[0]=counter_TMR_1[8] S[1]=counter_TMR_1[9] S[2]=counter_TMR_1[10] S[3]=counter_TMR_1[11]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[7] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[8] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[9] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[10] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[8] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[9] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[10] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[11] S[0]=counter_TMR_2[8] S[1]=counter_TMR_2[9] S[2]=counter_TMR_2[10] S[3]=counter_TMR_2[11]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[12] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[13] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[14] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[15] S[0]=counter_TMR_0[12] S[1]=counter_TMR_0[13]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[12] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[13] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[14] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[15] S[0]=counter_TMR_1[12] S[1]=counter_TMR_1[13]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[11] CO[0]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[12] CO[1]=\$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[13] CO[2]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[14] CO[3]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[12] O[1]=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[13] O[2]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[14] O[3]=\$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[15] S[0]=counter_TMR_2[12] S[1]=counter_TMR_2[13]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt FDRE C=clk_TMR_0 CE=$true D=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[4] Q=pulse_TMR_0 R=$false
.cname $auto$ff.cc:262:slice$2149_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk_TMR_1 CE=$true D=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[4] Q=pulse_TMR_1 R=$false
.cname $auto$ff.cc:262:slice$2149_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk_TMR_2 CE=$true D=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[4] Q=pulse_TMR_2 R=$false
.cname $auto$ff.cc:262:slice$2149_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[0] Q=counter_TMR_0[0] R=$false
.cname $auto$ff.cc:262:slice$2150_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[0] Q=counter_TMR_1[0] R=$false
.cname $auto$ff.cc:262:slice$2150_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[0] Q=counter_TMR_2[0] R=$false
.cname $auto$ff.cc:262:slice$2150_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[1] Q=counter_TMR_0[1] R=$false
.cname $auto$ff.cc:262:slice$2151_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[1] Q=counter_TMR_1[1] R=$false
.cname $auto$ff.cc:262:slice$2151_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[1] Q=counter_TMR_2[1] R=$false
.cname $auto$ff.cc:262:slice$2151_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[2] Q=counter_TMR_0[2] R=$false
.cname $auto$ff.cc:262:slice$2152_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[2] Q=counter_TMR_1[2] R=$false
.cname $auto$ff.cc:262:slice$2152_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[2] Q=counter_TMR_2[2] R=$false
.cname $auto$ff.cc:262:slice$2152_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[3] Q=counter_TMR_0[3] R=$false
.cname $auto$ff.cc:262:slice$2153_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[3] Q=counter_TMR_1[3] R=$false
.cname $auto$ff.cc:262:slice$2153_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[3] Q=counter_TMR_2[3] R=$false
.cname $auto$ff.cc:262:slice$2153_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[4] Q=counter_TMR_0[4] R=$false
.cname $auto$ff.cc:262:slice$2154_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[4] Q=counter_TMR_1[4] R=$false
.cname $auto$ff.cc:262:slice$2154_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[4] Q=counter_TMR_2[4] R=$false
.cname $auto$ff.cc:262:slice$2154_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[5] Q=counter_TMR_0[5] R=$false
.cname $auto$ff.cc:262:slice$2155_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[5] Q=counter_TMR_1[5] R=$false
.cname $auto$ff.cc:262:slice$2155_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[5] Q=counter_TMR_2[5] R=$false
.cname $auto$ff.cc:262:slice$2155_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[6] Q=counter_TMR_0[6] R=$false
.cname $auto$ff.cc:262:slice$2156_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[6] Q=counter_TMR_1[6] R=$false
.cname $auto$ff.cc:262:slice$2156_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[6] Q=counter_TMR_2[6] R=$false
.cname $auto$ff.cc:262:slice$2156_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[7] Q=counter_TMR_0[7] R=$false
.cname $auto$ff.cc:262:slice$2157_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[7] Q=counter_TMR_1[7] R=$false
.cname $auto$ff.cc:262:slice$2157_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[7] Q=counter_TMR_2[7] R=$false
.cname $auto$ff.cc:262:slice$2157_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[8] Q=counter_TMR_0[8] R=$false
.cname $auto$ff.cc:262:slice$2158_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[8] Q=counter_TMR_1[8] R=$false
.cname $auto$ff.cc:262:slice$2158_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[8] Q=counter_TMR_2[8] R=$false
.cname $auto$ff.cc:262:slice$2158_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[9] Q=counter_TMR_0[9] R=$false
.cname $auto$ff.cc:262:slice$2159_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[9] Q=counter_TMR_1[9] R=$false
.cname $auto$ff.cc:262:slice$2159_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[9] Q=counter_TMR_2[9] R=$false
.cname $auto$ff.cc:262:slice$2159_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[10] Q=counter_TMR_0[10] R=$false
.cname $auto$ff.cc:262:slice$2160_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[10] Q=counter_TMR_1[10] R=$false
.cname $auto$ff.cc:262:slice$2160_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[10] Q=counter_TMR_2[10] R=$false
.cname $auto$ff.cc:262:slice$2160_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[11] Q=counter_TMR_0[11] R=$false
.cname $auto$ff.cc:262:slice$2161_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[11] Q=counter_TMR_1[11] R=$false
.cname $auto$ff.cc:262:slice$2161_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[11] Q=counter_TMR_2[11] R=$false
.cname $auto$ff.cc:262:slice$2161_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[12] Q=counter_TMR_0[12] R=$false
.cname $auto$ff.cc:262:slice$2162_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[12] Q=counter_TMR_1[12] R=$false
.cname $auto$ff.cc:262:slice$2162_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[12] Q=counter_TMR_2[12] R=$false
.cname $auto$ff.cc:262:slice$2162_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_0 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[13] Q=counter_TMR_0[13] R=$false
.cname $auto$ff.cc:262:slice$2163_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_1 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[13] Q=counter_TMR_1[13] R=$false
.cname $auto$ff.cc:262:slice$2163_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk_TMR_2 CE=$true D=\$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[13] Q=counter_TMR_2[13] R=$false
.cname $auto$ff.cc:262:slice$2163_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt CARRY4 CI=$false CO[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[0] CO[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[1] CO[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[2] CO[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[3] CYINIT=$false DI[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[0] DI[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[1] DI[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[2] DI[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[3] S[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[0] S[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[1] S[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[2] S[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[3]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobdbrown4/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobdbrown4/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobdbrown4/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobdbrown4/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:70.11-77.5"
.subckt CARRY4 CI=$false CO[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[0] CO[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[1] CO[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[2] CO[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[3] CYINIT=$false DI[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[0] DI[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[1] DI[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[2] DI[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[3] S[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[0] S[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[1] S[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[2] S[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[3]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobdbrown4/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobdbrown4/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobdbrown4/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobdbrown4/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:70.11-77.5"
.subckt CARRY4 CI=$false CO[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[0] CO[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[1] CO[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[2] CO[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[3] CYINIT=$false DI[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[0] DI[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[1] DI[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[2] DI[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[3] S[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[0] S[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[1] S[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[2] S[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[3]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobdbrown4/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobdbrown4/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobdbrown4/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobdbrown4/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:70.11-77.5"
.subckt CARRY4 CI=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[3] CO[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[4] CO[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[5] CO[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[6] CO[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[7] CYINIT=$false DI=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_0[4] S=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[4]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobdbrown4/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobdbrown4/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobdbrown4/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobdbrown4/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:79.11-86.5"
.subckt CARRY4 CI=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[3] CO[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[4] CO[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[5] CO[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[6] CO[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[7] CYINIT=$false DI=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_1[4] S=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[4]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobdbrown4/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobdbrown4/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobdbrown4/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobdbrown4/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:79.11-86.5"
.subckt CARRY4 CI=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[3] CO[0]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[4] CO[1]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[5] CO[2]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[6] CO[3]=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[7] CYINIT=$false DI=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G_TMR_2[4] S=\$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[4]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4_TMR_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobdbrown4/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobdbrown4/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobdbrown4/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobdbrown4/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:79.11-86.5"
.conn counter_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[1]
.conn counter_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[1]
.conn counter_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[1]
.conn counter_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[2]
.conn counter_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[2]
.conn counter_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[2]
.conn counter_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[3]
.conn counter_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[3]
.conn counter_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[3]
.conn counter_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[4]
.conn counter_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[4]
.conn counter_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[4]
.conn counter_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[5]
.conn counter_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[5]
.conn counter_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[5]
.conn counter_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[6]
.conn counter_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[6]
.conn counter_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[6]
.conn counter_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[7]
.conn counter_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[7]
.conn counter_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[7]
.conn counter_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[8]
.conn counter_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[8]
.conn counter_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[8]
.conn counter_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[9]
.conn counter_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[9]
.conn counter_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[9]
.conn counter_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[10]
.conn counter_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[10]
.conn counter_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[10]
.conn counter_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[11]
.conn counter_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[11]
.conn counter_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[11]
.conn counter_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[12]
.conn counter_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[12]
.conn counter_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[12]
.conn counter_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_0[13]
.conn counter_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_1[13]
.conn counter_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$1726.X_TMR_2[13]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[0] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[0]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[0] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[0]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[0] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[0]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[1]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[1]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[1]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[2]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[2]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[2]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[3]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[3]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[3]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[4]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[4]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[4]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[5]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[5]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[5]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[6]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[6]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[6]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[7]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[7]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[7]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[8]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[8]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[8]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[9]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[9]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[9]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[10]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[10]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[10]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[11]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[11]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[11]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[12]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[12]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[12]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_0[13]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_1[13]
.conn \$auto$alumacc.cc:485:replace_alu$1726.CO_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.C_TMR_2[13]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[0] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[0]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[0] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[0]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[0] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[0]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[1] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[1]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[1] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[1]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[1] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[1]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[2] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[2]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[2] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[2]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[2] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[2]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[3] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[3]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[3] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[3]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[3] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[3]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[4] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[4]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[4] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[4]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[4] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[4]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[5] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[5]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[5] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[5]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[5] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[5]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[6] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[6]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[6] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[6]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[6] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[6]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[7] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[7]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[7] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[7]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[7] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[7]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[8] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[8]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[8] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[8]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[8] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[8]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[9] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[9]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[9] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[9]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[9] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[9]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[10] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[10]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[10] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[10]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[10] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[10]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[11] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[11]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[11] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[11]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[11] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[11]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[12] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[12]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[12] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[12]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[12] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[12]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_0[13] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_0[13]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_1[13] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_1[13]
.conn \$auto$alumacc.cc:485:replace_alu$1726.Y_TMR_2[13] \$auto$alumacc.cc:485:replace_alu$1726.genblk1.O_TMR_2[13]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[0] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[0]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[0] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[0]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[0] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[0]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[1] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[1]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[1] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[1]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[1] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[1]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[2] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[2]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[2] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[2]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[2] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[2]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[3] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[3]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[3] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[3]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[3] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[3]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_0[4] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_0[4]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_1[4] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_1[4]
.conn \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO_TMR_2[4] \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C_TMR_2[4]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[5]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[5]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[5]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[6]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[6]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[6]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_0[7]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_1[7]
.conn $false \$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S_TMR_2[7]
.end
