Pin_Group,Pin_Name
all_clock_pins,XXHPTP_CPU_CLK_RX_0__EC
all_clock_pins,XXHPTP_CPU_CLK_RX_1__EC
all_clock_pins,XXJTAG_CPU_TCK__EC
all_clock_pins,XXJTAG_PCD_TCK__EC
all_clock_pins,XXJTAG_GCD_TCK__EC
all_clock_pins,XXHPTP_PCD_CLK__EC
all_clock_pins,XXGCD_TP_CLK_IN__EC
all_clock_pins,ZZGCD_TP_CLK_IN_SRT__EC
all_clock_pins,XXCLKOUT_SOC_0_N__EC
all_clock_pins,XXCLKOUT_SOC_0_P__EC
all_clock_pins,XXCLKOUT_SOC_1_N__EC
all_clock_pins,XXCLKOUT_SOC_1_P__EC
all_clock_pins,XXCLKOUT_SOC_2_N__EC
all_clock_pins,XXCLKOUT_SOC_2_P__EC
all_clock_pins,XXCLKOUT_SOC_3_N__EC
all_clock_pins,XXCLKOUT_SOC_3_P__EC
all_clock_pins,XXCLKOUT_SOC_4_N__EC
all_clock_pins,XXCLKOUT_SOC_4_P__EC
all_clock_pins,XXCLKOUT_SOC_5_N__EC
all_clock_pins,XXCLKOUT_SOC_5_P__EC
all_clock_pins,XXCLKOUT_SOC_6_N__EC
all_clock_pins,XXCLKOUT_SOC_6_P__EC
all_clock_pins,XXCLKOUT_SOC_7_N__EC
all_clock_pins,XXCLKOUT_SOC_7_P__EC
all_clock_pins,XXCLKOUT_SOC_8_N__EC
all_clock_pins,XXCLKOUT_SOC_8_P__EC
all_clock_pins,XXTAMCLK__EC
all_clock_pins,XXSSN_IN_CLK__EC
all_clock_pins,XXSSN_OUTIN_CLK__EC
all_clock_pins,XXPCIE5_REF_PAD_CLK_N__EC
all_clock_pins,XXPCIE5_REF_PAD_CLK_P__EC
all_clock_pins,XXRTCX1__EC
all_clock_pins,XXXTAL_IN__EC
all_clock_pins,XXXTAL_OUT__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_0_N__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_0_P__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_1_N__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_1_P__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_2_N__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_2_P__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_3_N__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_3_P__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_4_N__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_4_P__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_5_N__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_5_P__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_6_N__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_6_P__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_7_N__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_7_P__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_8_N__EC
lvl_all_0p7_pch_ec,XXCLKOUT_SOC_8_P__EC
lvl_all_0p7_pch_ec,XXPCIE5_REF_PAD_CLK_N__EC
lvl_all_0p7_pch_ec,XXPCIE5_REF_PAD_CLK_P__EC
lvl_all_0p8_pch_ec,XXHPTP_PCD_CLK__EC
lvl_all_1p25_pch_ec_minus_xtalin,XXJTAG_PCD_TCK__EC
lvl_all_1p25_pch_ec_minus_xtalin,XXXTAL_OUT__EC
lvl_all_1p25_pch_ec,XXJTAG_PCD_TCK__EC
all_hpc_clock_pins,XXHVMBCLK__HPC
all_hpc_clock_pins,XXRTCX1__HPC
all_hpc_clock_pins,#XXRTCX2__HPC
all_hpc_clock_pins,XXXTAL_IN__HPC
all_hpc_clock_pins,XXXTAL_OUT__HPC
all_hpc_clock_pins,XXGCD_HVM_CLK__HPC
lvl_all_1p5_pch_hpc,XXRTCX1__HPC
all_dmn,DLVR_PDMON0
all_dmn,DLVR_PDMON1
all_dmn,XXVIEWPWR_0
all_dmn,XXVIEWPWR_1
all_dmn,XXVTARGET_0
all_dmn,XXVTARGET_1
all_dmn,XXBOOTHALT_B
all_dmn,XXCLKOUT_SOC_0_N_DP
all_dmn,XXCLKOUT_SOC_0_P_DP
all_dmn,XXCLKOUT_SOC_1_N_DP
all_dmn,XXCLKOUT_SOC_1_P_DP
all_dmn,XXCLKOUT_SOC_2_N_DP
all_dmn,XXCLKOUT_SOC_2_P_DP
all_dmn,XXCLKOUT_SOC_3_N_DP
all_dmn,XXCLKOUT_SOC_3_P_DP
all_dmn,XXCLKOUT_SOC_4_N_DP
all_dmn,XXCLKOUT_SOC_4_P_DP
all_dmn,XXCLKOUT_SOC_5_N_DP
all_dmn,XXCLKOUT_SOC_5_P_DP
all_dmn,XXCLKOUT_SOC_6_N_DP
all_dmn,XXCLKOUT_SOC_6_P_DP
all_dmn,XXCLKOUT_SOC_7_N_DP
all_dmn,XXCLKOUT_SOC_7_P_DP
all_dmn,XXCLKOUT_SOC_8_N_DP
all_dmn,XXCLKOUT_SOC_8_P_DP
all_dmn,XXCNV_WR_Y_WT_CLK_N
all_dmn,XXCNV_WR_Y_WT_CLK_P
all_dmn,XXCNV_WR_Y_WT_D0_N
all_dmn,XXCNV_WR_Y_WT_D0_P
all_dmn,XXCNV_WR_Y_WT_D1_N
all_dmn,XXCNV_WR_Y_WT_D1_P
all_dmn,XXLYA_0
all_dmn,XXLYA_1
all_dmn,XXCSI_A_A0_D0_P
all_dmn,XXCSI_A_A1_D1_P
all_dmn,XXCSI_A_B0_D0_N
all_dmn,XXCSI_A_B1_D1_N
all_dmn,XXCSI_A_C0_CK_P
all_dmn,XXCSI_A_C1_CK_N
all_dmn,XXCSI_B_A0_D0_P
all_dmn,XXCSI_B_A1_D1_P
all_dmn,XXCSI_B_B0_D0_N
all_dmn,XXCSI_B_B1_D1_N
all_dmn,XXCSI_B_C0_CK_P
all_dmn,XXCSI_B_C1_CK_N
all_dmn,XXCSI_C_A0_D0_P
all_dmn,XXCSI_C_A1_D1_P
all_dmn,XXCSI_C_B0_D0_N
all_dmn,XXCSI_C_B1_D1_N
all_dmn,XXCSI_C_C0_CK_P
all_dmn,XXCSI_C_C1_CK_N
all_dmn,XXCSI_RCOMP
all_dmn,XXDBG_PMODE
all_dmn,XXDDI_A_AUX_N
all_dmn,XXDDI_A_AUX_P
all_dmn,XXDDI_A_TX_0_N
all_dmn,XXDDI_A_TX_0_P
all_dmn,XXDDI_A_TX_1_N
all_dmn,XXDDI_A_TX_1_P
all_dmn,XXDDI_A_TX_2_N
all_dmn,XXDDI_A_TX_2_P
all_dmn,XXDDI_A_TX_3_N
all_dmn,XXDDI_A_TX_3_P
all_dmn,XXDDI_RCOMP
all_dmn,XXDDR_0CA0_0CA3_0CA6_0CA0
all_dmn,XXDDR_0CA1_0CA4_0CA3_0CS0
all_dmn,XXDDR_0CA10_1CA8_2CA2_2CA2
all_dmn,XXDDR_0CA11_NC_2CA0_2CA6
all_dmn,XXDDR_0CA12_1CA2_2CA1_2CA5
all_dmn,XXDDR_0CA2_NC_0CA2_0CA2
all_dmn,XXDDR_0CA3_0CA8_0CS1_0CA4
all_dmn,XXDDR_0CA4_NC_0CA1_0CA5
all_dmn,XXDDR_0CA5_0CA7_0CA0_0CA6
all_dmn,XXDDR_0CA6_NC_2CA6_2CA0
all_dmn,XXDDR_0CA7_1CA9_2CA5_2CA1
all_dmn,XXDDR_0CA8_NC_2CA4_2CS1
all_dmn,XXDDR_0CA9_1CA4_2CS1_2CA4
all_dmn,XXDDR_0CLK0N_0CLK0N_0CLKN_0CLKN
all_dmn,XXDDR_0CLK0P_0CLK0P_0CLKP_0CLKP
all_dmn,XXDDR_0CLK1N_1CLK0N_2CLKN_2CLKN
all_dmn,XXDDR_0CLK1P_1CLK0P_2CLKP_2CLKP
all_dmn,XXDDR_0CS0_NC_0CA4_0CS1
all_dmn,XXDDR_0CS1_0CA2_0CA5_0CA1
all_dmn,XXDDR_1CA0_0CS0_1CA6_1CA0
all_dmn,XXDDR_1CA1_0CS1_1CA3_1CS0
all_dmn,XXDDR_1CA10_1CA5_3CA2_3CA2
all_dmn,XXDDR_1CA11_1CA1_3CA1_3CA5
all_dmn,XXDDR_1CA12_1CS0_3CA0_3CA6
all_dmn,XXDDR_1CA2_0CA5_1CA2_1CA2
all_dmn,XXDDR_1CA3_0CA6_1CS1_1CA4
all_dmn,XXDDR_1CA4_0CA10_1CA1_1CA5
all_dmn,XXDDR_1CA5_0CA12_1CA0_1CA6
all_dmn,XXDDR_1CA6_1CA12_3CA6_3CA0
all_dmn,XXDDR_1CA7_1CA11_3CA5_3CA1
all_dmn,XXDDR_1CA8_1CA10_3CA4_3CS1
all_dmn,XXDDR_1CA9_1CS1_3CS1_3CA4
all_dmn,XXDDR_1CLK0N_0CLK1N_1CLKN_1CLKN
all_dmn,XXDDR_1CLK0P_0CLK1P_1CLKP_1CLKP
all_dmn,XXDDR_1CLK1N_1CLK1N_3CLKN_3CLKN
all_dmn,XXDDR_1CLK1P_1CLK1P_3CLKP_3CLKP
all_dmn,XXDDR_1CS0_0CA1_1CA4_1CS1
all_dmn,XXDDR_1CS1_0CA0_1CA5_1CA1
all_dmn,XXDDR_2CA0_3CA2_6CA1_6CA5
all_dmn,XXDDR_2CA1_3CA4_6CS1_6CA4
all_dmn,XXDDR_2CA10_NC_4CA2_4CA2
all_dmn,XXDDR_2CA11_2CA2_4CA5_4CA1
all_dmn,XXDDR_2CA12_2CA3_4CA6_4CA0
all_dmn,XXDDR_2CA2_3CA8_6CA2_6CA2
all_dmn,XXDDR_2CA3_3CA9_6CA5_6CA1
all_dmn,XXDDR_2CA4_NC_6CA4_6CS1
all_dmn,XXDDR_2CA5_2CA7_4CA0_4CA6
all_dmn,XXDDR_2CA6_NC_6CA6_6CA0
all_dmn,XXDDR_2CA7_2CA8_4CS1_4CA4
all_dmn,XXDDR_2CA8_NC_4CA1_4CA5
all_dmn,XXDDR_2CA9_2CA4_4CA3_4CS0
all_dmn,XXDDR_2CLK0N_2CLK0N_4CLKN_4CLKN
all_dmn,XXDDR_2CLK0P_2CLK0P_4CLKP_4CLKP
all_dmn,XXDDR_2CLK1N_3CLK0N_6CLKN_6CLKN
all_dmn,XXDDR_2CLK1P_3CLK0P_6CLKP_6CLKP
all_dmn,XXDDR_2CS0_3CA3_6CS0_6CA3
all_dmn,XXDDR_2CS1_NC_6CA0_6CA6
all_dmn,XXDDR_3CA0_3CS0_7CA0_7CA6
all_dmn,XXDDR_3CA1_3CS1_7CS1_7CA4
all_dmn,XXDDR_3CA10_2CA5_5CA2_5CA2
all_dmn,XXDDR_3CA11_2CA0_5CA5_5CA1
all_dmn,XXDDR_3CA12_2CS0_5CA6_5CA0
all_dmn,XXDDR_3CA2_3CA5_7CA2_7CA2
all_dmn,XXDDR_3CA3_3CA11_7CA5_7CA1
all_dmn,XXDDR_3CA4_3CA10_7CA4_7CS1
all_dmn,XXDDR_3CA5_2CA12_5CA0_5CA6
all_dmn,XXDDR_3CA6_3CA12_7CA6_7CA0
all_dmn,XXDDR_3CA7_2CA6_5CS1_5CA4
all_dmn,XXDDR_3CA8_2CA10_5CA1_5CA5
all_dmn,XXDDR_3CA9_2CS1_5CA3_5CS0
all_dmn,XXDDR_3CLK0N_2CLK1N_5CLKN_5CLKN
all_dmn,XXDDR_3CLK0P_2CLK1P_5CLKP_5CLKP
all_dmn,XXDDR_3CLK1N_3CLK1N_7CLKN_7CLKN
all_dmn,XXDDR_3CLK1P_3CLK1P_7CLKP_7CLKP
all_dmn,XXDDR_3CS0_3CA0_7CS0_7CA3
all_dmn,XXDDR_3CS1_3CA1_7CA1_7CA5
all_dmn,XXDDR_ANA_VIEW
all_dmn,XXDDR_COMP
all_dmn,XXDDR_DQ_IL500_NIL500_LP00_0
all_dmn,XXDDR_DQ_IL500_NIL500_LP00_1
all_dmn,XXDDR_DQ_IL500_NIL500_LP00_2
all_dmn,XXDDR_DQ_IL500_NIL500_LP00_3
all_dmn,XXDDR_DQ_IL500_NIL500_LP00_4
all_dmn,XXDDR_DQ_IL500_NIL500_LP00_5
all_dmn,XXDDR_DQ_IL500_NIL500_LP00_6
all_dmn,XXDDR_DQ_IL500_NIL500_LP00_7
all_dmn,XXDDR_DQ_IL501_NIL501_LP01_0
all_dmn,XXDDR_DQ_IL501_NIL501_LP01_1
all_dmn,XXDDR_DQ_IL501_NIL501_LP01_2
all_dmn,XXDDR_DQ_IL501_NIL501_LP01_3
all_dmn,XXDDR_DQ_IL501_NIL501_LP01_4
all_dmn,XXDDR_DQ_IL501_NIL501_LP01_5
all_dmn,XXDDR_DQ_IL501_NIL501_LP01_6
all_dmn,XXDDR_DQ_IL501_NIL501_LP01_7
all_dmn,XXDDR_DQ_IL502_NIL510_LP20_0
all_dmn,XXDDR_DQ_IL502_NIL510_LP20_1
all_dmn,XXDDR_DQ_IL502_NIL510_LP20_2
all_dmn,XXDDR_DQ_IL502_NIL510_LP20_3
all_dmn,XXDDR_DQ_IL502_NIL510_LP20_4
all_dmn,XXDDR_DQ_IL502_NIL510_LP20_5
all_dmn,XXDDR_DQ_IL502_NIL510_LP20_6
all_dmn,XXDDR_DQ_IL502_NIL510_LP20_7
all_dmn,XXDDR_DQ_IL503_NIL511_LP21_0
all_dmn,XXDDR_DQ_IL503_NIL511_LP21_1
all_dmn,XXDDR_DQ_IL503_NIL511_LP21_2
all_dmn,XXDDR_DQ_IL503_NIL511_LP21_3
all_dmn,XXDDR_DQ_IL503_NIL511_LP21_4
all_dmn,XXDDR_DQ_IL503_NIL511_LP21_5
all_dmn,XXDDR_DQ_IL503_NIL511_LP21_6
all_dmn,XXDDR_DQ_IL503_NIL511_LP21_7
all_dmn,XXDDR_DQ_IL510_NIL502_LP10_0
all_dmn,XXDDR_DQ_IL510_NIL502_LP10_1
all_dmn,XXDDR_DQ_IL510_NIL502_LP10_2
all_dmn,XXDDR_DQ_IL510_NIL502_LP10_3
all_dmn,XXDDR_DQ_IL510_NIL502_LP10_4
all_dmn,XXDDR_DQ_IL510_NIL502_LP10_5
all_dmn,XXDDR_DQ_IL510_NIL502_LP10_6
all_dmn,XXDDR_DQ_IL510_NIL502_LP10_7
all_dmn,XXDDR_DQ_IL511_NIL503_LP11_0
all_dmn,XXDDR_DQ_IL511_NIL503_LP11_1
all_dmn,XXDDR_DQ_IL511_NIL503_LP11_2
all_dmn,XXDDR_DQ_IL511_NIL503_LP11_3
all_dmn,XXDDR_DQ_IL511_NIL503_LP11_4
all_dmn,XXDDR_DQ_IL511_NIL503_LP11_5
all_dmn,XXDDR_DQ_IL511_NIL503_LP11_6
all_dmn,XXDDR_DQ_IL511_NIL503_LP11_7
all_dmn,XXDDR_DQ_IL512_NIL512_LP30_0
all_dmn,XXDDR_DQ_IL512_NIL512_LP30_1
all_dmn,XXDDR_DQ_IL512_NIL512_LP30_2
all_dmn,XXDDR_DQ_IL512_NIL512_LP30_3
all_dmn,XXDDR_DQ_IL512_NIL512_LP30_4
all_dmn,XXDDR_DQ_IL512_NIL512_LP30_5
all_dmn,XXDDR_DQ_IL512_NIL512_LP30_6
all_dmn,XXDDR_DQ_IL512_NIL512_LP30_7
all_dmn,XXDDR_DQ_IL513_NIL513_LP31_0
all_dmn,XXDDR_DQ_IL513_NIL513_LP31_1
all_dmn,XXDDR_DQ_IL513_NIL513_LP31_2
all_dmn,XXDDR_DQ_IL513_NIL513_LP31_3
all_dmn,XXDDR_DQ_IL513_NIL513_LP31_4
all_dmn,XXDDR_DQ_IL513_NIL513_LP31_5
all_dmn,XXDDR_DQ_IL513_NIL513_LP31_6
all_dmn,XXDDR_DQ_IL513_NIL513_LP31_7
all_dmn,XXDDR_DQ_IL520_NIL520_LP40_0
all_dmn,XXDDR_DQ_IL520_NIL520_LP40_1
all_dmn,XXDDR_DQ_IL520_NIL520_LP40_2
all_dmn,XXDDR_DQ_IL520_NIL520_LP40_3
all_dmn,XXDDR_DQ_IL520_NIL520_LP40_4
all_dmn,XXDDR_DQ_IL520_NIL520_LP40_5
all_dmn,XXDDR_DQ_IL520_NIL520_LP40_6
all_dmn,XXDDR_DQ_IL520_NIL520_LP40_7
all_dmn,XXDDR_DQ_IL521_NIL521_LP41_0
all_dmn,XXDDR_DQ_IL521_NIL521_LP41_1
all_dmn,XXDDR_DQ_IL521_NIL521_LP41_2
all_dmn,XXDDR_DQ_IL521_NIL521_LP41_3
all_dmn,XXDDR_DQ_IL521_NIL521_LP41_4
all_dmn,XXDDR_DQ_IL521_NIL521_LP41_5
all_dmn,XXDDR_DQ_IL521_NIL521_LP41_6
all_dmn,XXDDR_DQ_IL521_NIL521_LP41_7
all_dmn,XXDDR_DQ_IL522_NIL530_LP60_0
all_dmn,XXDDR_DQ_IL522_NIL530_LP60_1
all_dmn,XXDDR_DQ_IL522_NIL530_LP60_2
all_dmn,XXDDR_DQ_IL522_NIL530_LP60_3
all_dmn,XXDDR_DQ_IL522_NIL530_LP60_4
all_dmn,XXDDR_DQ_IL522_NIL530_LP60_5
all_dmn,XXDDR_DQ_IL522_NIL530_LP60_6
all_dmn,XXDDR_DQ_IL522_NIL530_LP60_7
all_dmn,XXDDR_DQ_IL523_NIL531_LP61_0
all_dmn,XXDDR_DQ_IL523_NIL531_LP61_1
all_dmn,XXDDR_DQ_IL523_NIL531_LP61_2
all_dmn,XXDDR_DQ_IL523_NIL531_LP61_3
all_dmn,XXDDR_DQ_IL523_NIL531_LP61_4
all_dmn,XXDDR_DQ_IL523_NIL531_LP61_5
all_dmn,XXDDR_DQ_IL523_NIL531_LP61_6
all_dmn,XXDDR_DQ_IL523_NIL531_LP61_7
all_dmn,XXDDR_DQ_IL530_NIL522_LP50_0
all_dmn,XXDDR_DQ_IL530_NIL522_LP50_1
all_dmn,XXDDR_DQ_IL530_NIL522_LP50_2
all_dmn,XXDDR_DQ_IL530_NIL522_LP50_3
all_dmn,XXDDR_DQ_IL530_NIL522_LP50_4
all_dmn,XXDDR_DQ_IL530_NIL522_LP50_5
all_dmn,XXDDR_DQ_IL530_NIL522_LP50_6
all_dmn,XXDDR_DQ_IL530_NIL522_LP50_7
all_dmn,XXDDR_DQ_IL531_NIL523_LP51_0
all_dmn,XXDDR_DQ_IL531_NIL523_LP51_1
all_dmn,XXDDR_DQ_IL531_NIL523_LP51_2
all_dmn,XXDDR_DQ_IL531_NIL523_LP51_3
all_dmn,XXDDR_DQ_IL531_NIL523_LP51_4
all_dmn,XXDDR_DQ_IL531_NIL523_LP51_5
all_dmn,XXDDR_DQ_IL531_NIL523_LP51_6
all_dmn,XXDDR_DQ_IL531_NIL523_LP51_7
all_dmn,XXDDR_DQ_IL532_NIL532_LP70_0
all_dmn,XXDDR_DQ_IL532_NIL532_LP70_1
all_dmn,XXDDR_DQ_IL532_NIL532_LP70_2
all_dmn,XXDDR_DQ_IL532_NIL532_LP70_3
all_dmn,XXDDR_DQ_IL532_NIL532_LP70_4
all_dmn,XXDDR_DQ_IL532_NIL532_LP70_5
all_dmn,XXDDR_DQ_IL532_NIL532_LP70_6
all_dmn,XXDDR_DQ_IL532_NIL532_LP70_7
all_dmn,XXDDR_DQ_IL533_NIL533_LP71_0
all_dmn,XXDDR_DQ_IL533_NIL533_LP71_1
all_dmn,XXDDR_DQ_IL533_NIL533_LP71_2
all_dmn,XXDDR_DQ_IL533_NIL533_LP71_3
all_dmn,XXDDR_DQ_IL533_NIL533_LP71_4
all_dmn,XXDDR_DQ_IL533_NIL533_LP71_5
all_dmn,XXDDR_DQ_IL533_NIL533_LP71_6
all_dmn,XXDDR_DQ_IL533_NIL533_LP71_7
all_dmn,XXDDR_DQS_IL500_NIL500_LP00_N
all_dmn,XXDDR_DQS_IL500_NIL500_LP00_P
all_dmn,XXDDR_DQS_IL501_NIL501_LP01_N
all_dmn,XXDDR_DQS_IL501_NIL501_LP01_P
all_dmn,XXDDR_DQS_IL502_NIL510_LP20_N
all_dmn,XXDDR_DQS_IL502_NIL510_LP20_P
all_dmn,XXDDR_DQS_IL503_NIL511_LP21_N
all_dmn,XXDDR_DQS_IL503_NIL511_LP21_P
all_dmn,XXDDR_DQS_IL510_NIL502_LP10_N
all_dmn,XXDDR_DQS_IL510_NIL502_LP10_P
all_dmn,XXDDR_DQS_IL511_NIL503_LP11_N
all_dmn,XXDDR_DQS_IL511_NIL503_LP11_P
all_dmn,XXDDR_DQS_IL512_NIL512_LP30_N
all_dmn,XXDDR_DQS_IL512_NIL512_LP30_P
all_dmn,XXDDR_DQS_IL513_NIL513_LP31_N
all_dmn,XXDDR_DQS_IL513_NIL513_LP31_P
all_dmn,XXDDR_DQS_IL520_NIL520_LP40_N
all_dmn,XXDDR_DQS_IL520_NIL520_LP40_P
all_dmn,XXDDR_DQS_IL521_NIL521_LP41_N
all_dmn,XXDDR_DQS_IL521_NIL521_LP41_P
all_dmn,XXDDR_DQS_IL522_NIL530_LP60_N
all_dmn,XXDDR_DQS_IL522_NIL530_LP60_P
all_dmn,XXDDR_DQS_IL523_NIL531_LP61_N
all_dmn,XXDDR_DQS_IL523_NIL531_LP61_P
all_dmn,XXDDR_DQS_IL530_NIL522_LP50_N
all_dmn,XXDDR_DQS_IL530_NIL522_LP50_P
all_dmn,XXDDR_DQS_IL531_NIL523_LP51_N
all_dmn,XXDDR_DQS_IL531_NIL523_LP51_P
all_dmn,XXDDR_DQS_IL532_NIL532_LP70_N
all_dmn,XXDDR_DQS_IL532_NIL532_LP70_P
all_dmn,XXDDR_DQS_IL533_NIL533_LP71_N
all_dmn,XXDDR_DQS_IL533_NIL533_LP71_P
all_dmn,XXDDR_NC_0CA11_1CS0_1CA3
all_dmn,XXDDR_NC_0CA9_0CS0_0CA3
all_dmn,XXDDR_NC_1CA0_3CS0_3CA3
all_dmn,XXDDR_NC_1CA3_2CS0_2CA3
all_dmn,XXDDR_NC_1CA6_3CA3_3CS0
all_dmn,XXDDR_NC_1CA7_2CA3_2CS0
all_dmn,XXDDR_NC_2CA1_5CA4_5CS1
all_dmn,XXDDR_NC_2CA11_5CS0_5CA3
all_dmn,XXDDR_NC_2CA9_4CS0_4CA3
all_dmn,XXDDR_NC_3CA6_7CA3_7CS0
all_dmn,XXDDR_NC_3CA7_6CA3_6CS0
all_dmn,XXDDR_NC_NC_4CA4_4CS1
all_dmn,XXDDR_VIEW_0
all_dmn,XXDDR_VIEW_1
all_dmn,XXDDR_WCK_NC_NC_LP00_N
all_dmn,XXDDR_WCK_NC_NC_LP00_P
all_dmn,XXDDR_WCK_NC_NC_LP01_N
all_dmn,XXDDR_WCK_NC_NC_LP01_P
all_dmn,XXDDR_WCK_NC_NC_LP10_N
all_dmn,XXDDR_WCK_NC_NC_LP10_P
all_dmn,XXDDR_WCK_NC_NC_LP11_N
all_dmn,XXDDR_WCK_NC_NC_LP11_P
all_dmn,XXDDR_WCK_NC_NC_LP20_N
all_dmn,XXDDR_WCK_NC_NC_LP20_P
all_dmn,XXDDR_WCK_NC_NC_LP21_N
all_dmn,XXDDR_WCK_NC_NC_LP21_P
all_dmn,XXDDR_WCK_NC_NC_LP30_N
all_dmn,XXDDR_WCK_NC_NC_LP30_P
all_dmn,XXDDR_WCK_NC_NC_LP31_N
all_dmn,XXDDR_WCK_NC_NC_LP31_P
all_dmn,XXDDR_WCK_NC_NC_LP40_N
all_dmn,XXDDR_WCK_NC_NC_LP40_P
all_dmn,XXDDR_WCK_NC_NC_LP41_N
all_dmn,XXDDR_WCK_NC_NC_LP41_P
all_dmn,XXDDR_WCK_NC_NC_LP50_N
all_dmn,XXDDR_WCK_NC_NC_LP50_P
all_dmn,XXDDR_WCK_NC_NC_LP51_N
all_dmn,XXDDR_WCK_NC_NC_LP51_P
all_dmn,XXDDR_WCK_NC_NC_LP60_N
all_dmn,XXDDR_WCK_NC_NC_LP60_P
all_dmn,XXDDR_WCK_NC_NC_LP61_N
all_dmn,XXDDR_WCK_NC_NC_LP61_P
all_dmn,XXDDR_WCK_NC_NC_LP70_N
all_dmn,XXDDR_WCK_NC_NC_LP70_P
all_dmn,XXDDR_WCK_NC_NC_LP71_N
all_dmn,XXDDR_WCK_NC_NC_LP71_P
all_dmn,XXDDSP_HPDA
all_dmn,XXDRAM_RESET_N
all_dmn,XXEDM_BASE
all_dmn,XXEDM_BASE_CPU_GND
all_dmn,XXEDM_COMPUTE_DIE
all_dmn,XXEDM_CPU
all_dmn,XXEDM_SOC
all_dmn,XXEDM_SOC_GND
all_dmn,XXEPD_ON_CPU_IN
all_dmn,XXEPD_ON_GCD_IN
all_dmn,XXEPD_ON_OUT
all_dmn,XXFUSE_TM_IO_0
all_dmn,XXFUSE_TM_IO_1
all_dmn,XXFUSE_TM_IO_2
all_dmn,XXFUSE_TM_IO_3
all_dmn,XXGCD_BGR_TRIM_REF
all_dmn,XXGCD_BGR_VIEWANA_0
all_dmn,XXGCD_BGR_VIEWANA_1
all_dmn,XXEDM_GCD
all_dmn,XXEDM_GND_GCD_SRT
all_dmn,XXGCD_HVM_EPD_ON
all_dmn,XXGCD_HVM_MODE
all_dmn,XXGCD_RESERVED_0
all_dmn,XXGCD_RESERVED_1
all_dmn,XXGCD_TP_DATA_OUT_0
all_dmn,XXGCD_TP_DATA_OUT_1
all_dmn,XXGCD_TP_DATA_OUT_2
all_dmn,XXGCD_TP_DATA_OUT_3
all_dmn,XXGCD_TP_DATA_OUT_4
all_dmn,XXGCD_TP_DATA_OUT_5
all_dmn,XXGCD_TP_DATA_OUT_6
all_dmn,XXGCD_TP_DATA_OUT_7
all_dmn,XXGCD_TP_DATA_IN_0
all_dmn,XXGCD_TP_DATA_IN_1
all_dmn,XXGCD_TP_DATA_IN_2
all_dmn,XXGCD_TP_DATA_IN_3
all_dmn,XXGCD_TP_DATA_IN_4
all_dmn,XXGCD_TP_DATA_IN_5
all_dmn,XXGCD_TP_DATA_IN_6
all_dmn,XXGCD_TP_DATA_IN_7
all_dmn,XXGCD_VIEW_ANA_IN_0
all_dmn,XXGCD_VIEW_ANA_IN_1
all_dmn,XXGCD_VIEW_ANA_IN_2
all_dmn,XXGCD_VIEW_ANA_OUT_0
all_dmn,XXGCD_VIEW_ANA_OUT_1
all_dmn,XXGCD_VIEW_DIG_OUT_0
all_dmn,XXGCD_VIEW_DIG_OUT_1
all_dmn,XXGCD_VIEW_DIG_OUT_2
all_dmn,XXGPP_A_0_ESPI_IO_0
all_dmn,XXGPP_A_1_ESPI_IO_1
all_dmn,XXGPP_A_10_OSSE_SMLALERT_B
all_dmn,XXGPP_A_11
all_dmn,XXGPP_A_12
all_dmn,XXGPP_A_13_ESPI_CS1_B
all_dmn,XXGPP_A_14_ADR_COMPLETE
all_dmn,XXGPP_A_15_DNX_FORCE_RELOAD
all_dmn,XXGPP_A_16_ESPI_CS2_B
all_dmn,XXGPP_A_17_ESPI_CS3_B
all_dmn,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
all_dmn,XXGPP_A_3_ESPI_IO_3_PRIACK_B
all_dmn,XXGPP_A_4_ESPI_CS0_B
all_dmn,XXGPP_A_5_ESPI_CLK
all_dmn,XXGPP_A_6_ESPI_RESET_B
all_dmn,XXGPP_A_7
all_dmn,XXGPP_A_8_OSSE_SMLCLK
all_dmn,XXGPP_A_9_OSSE_SMLDATA
all_dmn,XXGPP_B_0_USBC_SMLCLK
all_dmn,XXGPP_B_1_USBC_SMLDATA
all_dmn,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
all_dmn,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
all_dmn,XXGPP_B_12_SLP_S0_B
all_dmn,XXGPP_B_13_PLTRST_B
all_dmn,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
all_dmn,XXGPP_B_15_USB2_OC3_B
all_dmn,XXGPP_B_16_TBT_LSX1_OE
all_dmn,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
all_dmn,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
all_dmn,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
all_dmn,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
all_dmn,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
all_dmn,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
all_dmn,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
all_dmn,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
all_dmn,XXGPP_B_24_ESPI_ALERT0_B
all_dmn,XXGPP_B_25_ESPI_ALERT1_B
all_dmn,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
all_dmn,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
all_dmn,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
all_dmn,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
all_dmn,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
all_dmn,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
all_dmn,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
all_dmn,XXGPP_C_0_SMBCLK
all_dmn,XXGPP_C_1_SMBDATA
all_dmn,XXGPP_C_10_SRCCLKREQ1_B
all_dmn,XXGPP_C_11_SRCCLKREQ2_B
all_dmn,XXGPP_C_12_SRCCLKREQ3_B
all_dmn,XXGPP_C_13_SRCCLKREQ4_B
all_dmn,XXGPP_C_14_SRCCLKREQ5_B
all_dmn,XXGPP_C_15
all_dmn,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
all_dmn,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
all_dmn,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
all_dmn,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
all_dmn,XXGPP_C_2_SMBALERT_B
all_dmn,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
all_dmn,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
all_dmn,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
all_dmn,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
all_dmn,XXGPP_C_3_SML0CLK
all_dmn,XXGPP_C_4_SML0DATA
all_dmn,XXGPP_C_5_SML0ALERT_B
all_dmn,XXGPP_C_6_SML1CLK
all_dmn,XXGPP_C_7_SML1DATA
all_dmn,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
all_dmn,XXGPP_C_9_SRCCLKREQ0_B
all_dmn,XXGPP_D_0_IMGCLKOUT_1
all_dmn,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
all_dmn,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
all_dmn,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
all_dmn,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
all_dmn,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
all_dmn,XXGPP_D_14_TBT_LSX3_OE
all_dmn,XXGPP_D_15
all_dmn,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
all_dmn,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
all_dmn,XXGPP_D_18_SRCCLKREQ6_B
all_dmn,XXGPP_D_19_TBT_LSX0_OE
all_dmn,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
all_dmn,XXGPP_D_20_SRCCLKREQ7_B
all_dmn,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
all_dmn,XXGPP_D_22_BPKI3C_SDA
all_dmn,XXGPP_D_23_BPKI3C_SCL
all_dmn,XXGPP_D_24_ESPI_ALERT2_B
all_dmn,XXGPP_D_25_ESPI_ALERT3_B
all_dmn,XXGPP_D_3_CPU_GP_1
all_dmn,XXGPP_D_4_IMGCLKOUT_0
all_dmn,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
all_dmn,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
all_dmn,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
all_dmn,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
all_dmn,XXGPP_D_9_I2S_MCLK1_OUT
all_dmn,XXGPP_E_0
all_dmn,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
all_dmn,XXGPP_E_10
all_dmn,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
all_dmn,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
all_dmn,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
all_dmn,XXGPP_E_14_THC0_SPI1_IO_2
all_dmn,XXGPP_E_15_THC0_SPI1_IO_3
all_dmn,XXGPP_E_16_THC0_SPI1_RST_B
all_dmn,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
all_dmn,XXGPP_E_18_THC0_SPI1_INT_B
all_dmn,XXGPP_E_19_PMC_I2C_SDA
all_dmn,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
all_dmn,XXGPP_E_20_PMC_I2C_SCL
all_dmn,XXGPP_E_21_PMCALERT_B
all_dmn,XXGPP_E_22_THC0_SPI1_DSYNC
all_dmn,XXGPP_E_3_CPU_GP_0
all_dmn,XXGPP_E_4
all_dmn,XXGPP_E_5_ISH_GP_7
all_dmn,XXGPP_E_6
all_dmn,XXGPP_E_7_DDPA_CTRLCLK
all_dmn,XXGPP_E_8_DDPA_CTRLDATA
all_dmn,XXGPP_E_9_USB2_OC0_B
all_dmn,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
all_dmn,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
all_dmn,XXGPP_F_10_A_ISH_GP_6
all_dmn,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
all_dmn,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
all_dmn,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
all_dmn,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
all_dmn,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
all_dmn,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
all_dmn,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
all_dmn,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
all_dmn,XXGPP_F_19
all_dmn,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
all_dmn,XXGPP_F_20
all_dmn,XXGPP_F_21
all_dmn,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
all_dmn,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
all_dmn,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
all_dmn,XXGPP_F_4_CNV_RF_RESET_B
all_dmn,XXGPP_F_5_CRF_CLKREQ
all_dmn,XXGPP_F_6_CNV_PA_BLANKING
all_dmn,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
all_dmn,XXGPP_F_8_FUSA_DIAGTEST_MODE
all_dmn,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
all_dmn,XXGPP_H_0
all_dmn,XXGPP_H_1
all_dmn,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
all_dmn,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
all_dmn,XXGPP_H_12
all_dmn,XXGPP_H_13_CPU_C10_GATE_B
all_dmn,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
all_dmn,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
all_dmn,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
all_dmn,XXGPP_H_17_MIC_MUTE_LED
all_dmn,XXGPP_H_18
all_dmn,XXGPP_H_19_I2C0_SDA_I3C0_SDA
all_dmn,XXGPP_H_2
all_dmn,XXGPP_H_20_I2C0_SCL_I3C0_SCL
all_dmn,XXGPP_H_21_I2C1_SDA_I3C1_SDA
all_dmn,XXGPP_H_22_I2C1_SCL_I3C1_SCL
all_dmn,XXGPP_H_23_ESPI_CS4_B
all_dmn,XXGPP_H_24_ESPI_ALERT4_B
all_dmn,XXGPP_H_3_MIC_MUTE
all_dmn,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
all_dmn,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
all_dmn,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
all_dmn,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
all_dmn,XXGPP_H_8_UART0_RXD
all_dmn,XXGPP_H_9_UART0_TXD
all_dmn,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
all_dmn,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
all_dmn,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
all_dmn,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
all_dmn,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
all_dmn,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
all_dmn,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
all_dmn,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
all_dmn,XXGPP_V_0_BATLOW_B
all_dmn,XXGPP_V_1_AC_PRESENT
all_dmn,XXGPP_V_10_LANPHYPC
all_dmn,XXGPP_V_11_SLP_LAN_B
all_dmn,XXGPP_V_12_WAKE_B
all_dmn,XXGPP_V_13_CATERR_B
all_dmn,XXGPP_V_14_FORCEPR_B
all_dmn,XXGPP_V_15_THERMTRIP_B
all_dmn,XXGPP_V_16_VCCST_EN
all_dmn,XXGPP_V_17
all_dmn,XXGPP_V_2_SOC_WAKE_B
all_dmn,XXGPP_V_3_PWRBTN_B
all_dmn,XXGPP_V_4_SLP_S3_B
all_dmn,XXGPP_V_5_SLP_S4_B
all_dmn,XXGPP_V_6_SLP_A_B
all_dmn,XXGPP_V_7_SUSCLK
all_dmn,XXGPP_V_8_SLP_WLAN_B
all_dmn,XXGPP_V_9_SLP_S5_B
all_dmn,XXHPTP_CPU_RX_0
all_dmn,XXHPTP_CPU_RX_1
all_dmn,XXHPTP_CPU_RX_10
all_dmn,XXHPTP_CPU_RX_11
all_dmn,XXHPTP_CPU_RX_12
all_dmn,XXHPTP_CPU_RX_13
all_dmn,XXHPTP_CPU_RX_14
all_dmn,XXHPTP_CPU_RX_15
all_dmn,XXHPTP_CPU_RX_2
all_dmn,XXHPTP_CPU_RX_3
all_dmn,XXHPTP_CPU_RX_4
all_dmn,XXHPTP_CPU_RX_5
all_dmn,XXHPTP_CPU_RX_6
all_dmn,XXHPTP_CPU_RX_7
all_dmn,XXHPTP_CPU_RX_8
all_dmn,XXHPTP_CPU_RX_9
all_dmn,XXHPTP_CPU_TX_0
all_dmn,XXHPTP_CPU_TX_1
all_dmn,XXHPTP_CPU_TX_10
all_dmn,XXHPTP_CPU_TX_11
all_dmn,XXHPTP_CPU_TX_12
all_dmn,XXHPTP_CPU_TX_13
all_dmn,XXHPTP_CPU_TX_14
all_dmn,XXHPTP_CPU_TX_15
all_dmn,XXHPTP_CPU_TX_2
all_dmn,XXHPTP_CPU_TX_3
all_dmn,XXHPTP_CPU_TX_4
all_dmn,XXHPTP_CPU_TX_5
all_dmn,XXHPTP_CPU_TX_6
all_dmn,XXHPTP_CPU_TX_7
all_dmn,XXHPTP_CPU_TX_8
all_dmn,XXHPTP_CPU_TX_9
all_dmn,XXHPTP_PCD_CLK
all_dmn,XXHPTP_PCD_CTL
all_dmn,XXHPTP_PCD_RX_0
all_dmn,XXHPTP_PCD_RX_1
all_dmn,XXHPTP_PCD_RX_2
all_dmn,XXHPTP_PCD_RX_3
all_dmn,XXHPTP_PCD_RX_4
all_dmn,XXHPTP_PCD_RX_5
all_dmn,XXHPTP_PCD_RX_6
all_dmn,XXHPTP_PCD_RX_7
all_dmn,XXHPTP_PCD_TX_0
all_dmn,XXHPTP_PCD_TX_1
all_dmn,XXHPTP_PCD_TX_2
all_dmn,XXHPTP_PCD_TX_3
all_dmn,XXHPTP_PCD_TX_4
all_dmn,XXHPTP_PCD_TX_5
all_dmn,XXHPTP_PCD_TX_6
all_dmn,XXHPTP_PCD_TX_7
all_dmn,XXHVMBCLK
all_dmn,XXHVMMODE
all_dmn,XXINTRUDER_B
all_dmn,XXJTAG_CPU_MBPB_0
all_dmn,XXJTAG_CPU_MBPB_1
all_dmn,XXJTAG_CPU_MBPB_2
all_dmn,XXJTAG_CPU_TDI
all_dmn,XXJTAG_CPU_TDO
all_dmn,XXJTAG_CPU_TMS
all_dmn,XXJTAG_CPU_TRSTB
all_dmn,XXJTAG_GCD_TDI
all_dmn,XXJTAG_GCD_TDO
all_dmn,XXJTAG_GCD_TMS
all_dmn,XXJTAG_GCD_TRSTB
all_dmn,XXJTAG_PCD_TCK
all_dmn,XXJTAG_PCD_TDI
all_dmn,XXJTAG_PCD_TDO
all_dmn,XXJTAG_PCD_TMS
all_dmn,XXJTAG_PCD_TRST_B
all_dmn,XXL_BKLTCTL
all_dmn,XXL_BKLTEN
all_dmn,XXL_VDDEN
all_dmn,XXMBPB_0
all_dmn,XXMBPB_1
all_dmn,XXMBPB_2
all_dmn,XXMBPB_3
all_dmn,XXMLK_CLK
all_dmn,XXMLK_DATA
all_dmn,XXMLK_RST_B
all_dmn,XXOBS0MON_ISCLK
all_dmn,XXOBS1MON_ISCLK
all_dmn,XXOSSEFUSE_TM_IO_0
all_dmn,XXOSSEFUSE_TM_IO_1
all_dmn,XXOSSEFUSE_TM_IO_2
all_dmn,XXOSSEFUSE_TM_IO_3
all_dmn,XXPCH_PWROK
all_dmn,XXPCIE_GEN4_1_LAN_0_RX_N
all_dmn,XXPCIE_GEN4_1_LAN_0_RX_P
all_dmn,XXPCIE_GEN4_1_LAN_0_TX_N
all_dmn,XXPCIE_GEN4_1_LAN_0_TX_P
all_dmn,XXPCIE_GEN4_2_RX_N
all_dmn,XXPCIE_GEN4_2_RX_P
all_dmn,XXPCIE_GEN4_2_TX_N
all_dmn,XXPCIE_GEN4_2_TX_P
all_dmn,XXPCIE_GEN4_3_RX_N
all_dmn,XXPCIE_GEN4_3_RX_P
all_dmn,XXPCIE_GEN4_3_TX_N
all_dmn,XXPCIE_GEN4_3_TX_P
all_dmn,XXPCIE_GEN4_4_RX_N
all_dmn,XXPCIE_GEN4_4_RX_P
all_dmn,XXPCIE_GEN4_4_TX_N
all_dmn,XXPCIE_GEN4_4_TX_P
all_dmn,XXPCIE_GEN4_5_RX_N
all_dmn,XXPCIE_GEN4_5_RX_P
all_dmn,XXPCIE_GEN4_5_TX_N
all_dmn,XXPCIE_GEN4_5_TX_P
all_dmn,XXPCIE_GEN4_6_RX_N
all_dmn,XXPCIE_GEN4_6_RX_P
all_dmn,XXPCIE_GEN4_6_TX_N
all_dmn,XXPCIE_GEN4_6_TX_P
all_dmn,XXPCIE_GEN4_7_RX_N
all_dmn,XXPCIE_GEN4_7_RX_P
all_dmn,XXPCIE_GEN4_7_TX_N
all_dmn,XXPCIE_GEN4_7_TX_P
all_dmn,XXPCIE_GEN4_8_RX_N
all_dmn,XXPCIE_GEN4_8_RX_P
all_dmn,XXPCIE_GEN4_8_TX_N
all_dmn,XXPCIE_GEN4_8_TX_P
all_dmn,XXPCIE_GEN5_1_RX_N
all_dmn,XXPCIE_GEN5_1_RX_P
all_dmn,XXPCIE_GEN5_1_TX_N
all_dmn,XXPCIE_GEN5_1_TX_P
all_dmn,XXPCIE_GEN5_10_RX_N
all_dmn,XXPCIE_GEN5_10_RX_P
all_dmn,XXPCIE_GEN5_10_TX_N
all_dmn,XXPCIE_GEN5_10_TX_P
all_dmn,XXPCIE_GEN5_11_RX_N
all_dmn,XXPCIE_GEN5_11_RX_P
all_dmn,XXPCIE_GEN5_11_TX_N
all_dmn,XXPCIE_GEN5_11_TX_P
all_dmn,XXPCIE_GEN5_12_RX_N
all_dmn,XXPCIE_GEN5_12_RX_P
all_dmn,XXPCIE_GEN5_12_TX_N
all_dmn,XXPCIE_GEN5_12_TX_P
all_dmn,XXPCIE_GEN5_2_RX_N
all_dmn,XXPCIE_GEN5_2_RX_P
all_dmn,XXPCIE_GEN5_2_TX_N
all_dmn,XXPCIE_GEN5_2_TX_P
all_dmn,XXPCIE_GEN5_3_RX_N
all_dmn,XXPCIE_GEN5_3_RX_P
all_dmn,XXPCIE_GEN5_3_TX_N
all_dmn,XXPCIE_GEN5_3_TX_P
all_dmn,XXPCIE_GEN5_4_RX_N
all_dmn,XXPCIE_GEN5_4_RX_P
all_dmn,XXPCIE_GEN5_4_TX_N
all_dmn,XXPCIE_GEN5_4_TX_P
all_dmn,XXPCIE_GEN5_5_RX_N
all_dmn,XXPCIE_GEN5_5_RX_P
all_dmn,XXPCIE_GEN5_5_TX_N
all_dmn,XXPCIE_GEN5_5_TX_P
all_dmn,XXPCIE_GEN5_6_RX_N
all_dmn,XXPCIE_GEN5_6_RX_P
all_dmn,XXPCIE_GEN5_6_TX_N
all_dmn,XXPCIE_GEN5_6_TX_P
all_dmn,XXPCIE_GEN5_7_RX_N
all_dmn,XXPCIE_GEN5_7_RX_P
all_dmn,XXPCIE_GEN5_7_TX_N
all_dmn,XXPCIE_GEN5_7_TX_P
all_dmn,XXPCIE_GEN5_8_RX_N
all_dmn,XXPCIE_GEN5_8_RX_P
all_dmn,XXPCIE_GEN5_8_TX_N
all_dmn,XXPCIE_GEN5_8_TX_P
all_dmn,XXPCIE_GEN5_9_RX_N
all_dmn,XXPCIE_GEN5_9_RX_P
all_dmn,XXPCIE_GEN5_9_TX_N
all_dmn,XXPCIE_GEN5_9_TX_P
all_dmn,XXPCIE4A_RCOMP
all_dmn,XXPCIE4B_RCOMP
all_dmn,XXPCIE5_RCOMP
all_dmn,XXPCIE5_REF_PAD_CLK_N
all_dmn,XXPCIE5_REF_PAD_CLK_P
all_dmn,XXPCIE5A_RCOMP
all_dmn,XXPECI
all_dmn,XXPRDY_B
all_dmn,XXPREQ_B
all_dmn,XXRSMRST_SOC_B
all_dmn,XXRTCX1__DP
all_dmn,XXRTCX2
all_dmn,XXRTEST_B
all_dmn,XXSKTOCC_B
all_dmn,XXSNDW_RCOMP
all_dmn,XXSCC2_SIG1_SPI0_CLK__EC
all_dmn,XXSCC2_SIG2_SPI0_MOSI_IO_0
all_dmn,XXSCC2_SIG3_SPI0_MISO_IO_1
all_dmn,XXSCC2_SIG4_SPI0_IO_2
all_dmn,XXSCC2_SIG5_SPI0_IO_3
all_dmn,XXSCC2_SIG6_SPI0_FLASH_0_CSB
all_dmn,XXSPI0_CLK
all_dmn,XXSPI0_FLASH_0_CS_B
all_dmn,XXSPI0_FLASH_1_CS_B
all_dmn,XXSPI0_IO_2
all_dmn,XXSPI0_IO_3
all_dmn,XXSPI0_MISO_IO_1
all_dmn,XXSPI0_MOSI_IO_0
all_dmn,XXSPI0_TPM_CS_B
all_dmn,XXSRTCRST_B
all_dmn,XXSTEP_MON
all_dmn,XXSYS_PWROK
all_dmn,XXSYS_RESET_B
all_dmn,XXTYPEC_0_AUXPAD_N
all_dmn,XXTYPEC_0_AUXPAD_P
all_dmn,XXTYPEC_0_TX0_N
all_dmn,XXTYPEC_0_TX0_P
all_dmn,XXTYPEC_0_TX1_N
all_dmn,XXTYPEC_0_TX1_P
all_dmn,XXTYPEC_0_TXRX0_N
all_dmn,XXTYPEC_0_TXRX0_P
all_dmn,XXTYPEC_0_TXRX1_N
all_dmn,XXTYPEC_0_TXRX1_P
all_dmn,XXTYPEC_1_AUXPAD_N
all_dmn,XXTYPEC_1_AUXPAD_P
all_dmn,XXTYPEC_1_TX0_N
all_dmn,XXTYPEC_1_TX0_P
all_dmn,XXTYPEC_1_TX1_N
all_dmn,XXTYPEC_1_TX1_P
all_dmn,XXTYPEC_1_TXRX0_N
all_dmn,XXTYPEC_1_TXRX0_P
all_dmn,XXTYPEC_1_TXRX1_N
all_dmn,XXTYPEC_1_TXRX1_P
all_dmn,XXTYPEC_2_AUXPAD_N
all_dmn,XXTYPEC_2_AUXPAD_P
all_dmn,XXTYPEC_2_TX0_N
all_dmn,XXTYPEC_2_TX0_P
all_dmn,XXTYPEC_2_TX1_N
all_dmn,XXTYPEC_2_TX1_P
all_dmn,XXTYPEC_2_TXRX0_N
all_dmn,XXTYPEC_2_TXRX0_P
all_dmn,XXTYPEC_2_TXRX1_N
all_dmn,XXTYPEC_2_TXRX1_P
all_dmn,XXTYPEC_3_AUXPAD_N
all_dmn,XXTYPEC_3_AUXPAD_P
all_dmn,XXTYPEC_3_TX0_N
all_dmn,XXTYPEC_3_TX0_P
all_dmn,XXTYPEC_3_TX1_N
all_dmn,XXTYPEC_3_TX1_P
all_dmn,XXTYPEC_3_TXRX0_N
all_dmn,XXTYPEC_3_TXRX0_P
all_dmn,XXTYPEC_3_TXRX1_N
all_dmn,XXTYPEC_3_TXRX1_P
all_dmn,XXTYPEC_RCOMP
all_dmn,XXUFS_0_RX_Y_TX_N
all_dmn,XXUFS_0_RX_Y_TX_P
all_dmn,XXUFS_1_RX_Y_TX_N
all_dmn,XXUFS_1_RX_Y_TX_P
all_dmn,XXUFS_RCOMP
all_dmn,XXUSB2_1_N
all_dmn,XXUSB2_1_P
all_dmn,XXUSB2_2_N
all_dmn,XXUSB2_2_P
all_dmn,XXUSB2_3_N
all_dmn,XXUSB2_3_P
all_dmn,XXUSB2_4_N
all_dmn,XXUSB2_4_P
all_dmn,XXUSB2_5_N
all_dmn,XXUSB2_5_P
all_dmn,XXUSB2_6_N
all_dmn,XXUSB2_6_P
all_dmn,XXUSB2_7_N
all_dmn,XXUSB2_7_P
all_dmn,XXUSB2_8_N
all_dmn,XXUSB2_8_P
all_dmn,XXUSB2A_ID
all_dmn,XXUSB2A_RCOMP
all_dmn,XXUSB2B_ID
all_dmn,XXUSB2B_RCOMP
all_dmn,XXUSB3_1_RX_N
all_dmn,XXUSB3_1_RX_P
all_dmn,XXUSB3_1_TX_N
all_dmn,XXUSB3_1_TX_P
all_dmn,XXUSB3_2_RX_N
all_dmn,XXUSB3_2_RX_P
all_dmn,XXUSB3_2_TX_N
all_dmn,XXUSB3_2_TX_P
all_dmn,XXUSB3_RCOMP
all_dmn,XXVCC_CCF_0_DLVR_OUT
all_dmn,XXVCC_ECORE_0_DLVR_OUT
all_dmn,XXVCC_ECORE_1_DLVR_OUT
all_dmn,XXVCC_PCORE_0_DLVR_OUT
all_dmn,XXVCC_PCORE_1_DLVR_OUT
all_dmn,XXVCC_PCORE_2_DLVR_OUT
all_dmn,XXVCC_PCORE_3_DLVR_OUT
all_dmn,XXVCCDE_DLVR_OUT
all_dmn,XXVCCINFVNN_DLVR_OUT
all_dmn,XXVCCIPU_DLVR_OUT
all_dmn,XXVCCMEDIA_DLVR_OUT
all_dmn,XXVCCMEMSS_DLVR_OUT
all_dmn,XXVCCVPU_DLVR_OUT
all_dmn,XXVDD2PWRGOOD_IN_CPU
all_dmn,XXVDD2PWRGOOD_OUT_SOC
all_dmn,XXVIDALERT_B
all_dmn,XXVIDSCK
all_dmn,XXVIDSOUT
all_dmn,XXVIEWCLK_0
all_dmn,XXVIEWCLK_1
all_dmn,XXXTAL_IN
all_dmn,XXXTAL_OUT
all_dmn,ZZ_EDP_REF_PAD_CLK_M_GND
all_dmn,ZZ_EDP_REF_PAD_CLK_P_GND
all_dmn,ZZ_PCIE4A_REF_PAD_CLK_M_GND
all_dmn,ZZ_PCIE4A_REF_PAD_CLK_P_GND
all_dmn,ZZ_PCIE4B_REF_PAD_CLK_M_GND
all_dmn,ZZ_PCIE4B_REF_PAD_CLK_P_GND
all_dmn,ZZ_UFS_REF_PAD_CLK_M_GND
all_dmn,ZZ_UFS_REF_PAD_CLK_P_GND
all_dmn,ZZ_USB3_REF_PAD_CLK_M_GND
all_dmn,ZZ_USB3_REF_PAD_CLK_P_GND
all_dmn,ZZ_USB4_1_REF_PAD_CLK_M_GND
all_dmn,ZZ_USB4_1_REF_PAD_CLK_P_GND
all_dmn,ZZ_USB4_2_REF_PAD_CLK_M_GND
all_dmn,ZZ_USB4_2_REF_PAD_CLK_P_GND
all_dmn,ZZ_USB4_3_REF_PAD_CLK_M_GND
all_dmn,ZZ_USB4_3_REF_PAD_CLK_P_GND
all_dmn,ZZ_USB4_4_REF_PAD_CLK_M_GND
all_dmn,ZZ_USB4_4_REF_PAD_CLK_P_GND
all_dmn,ZZGCD_A0_DEBUG_EN_SRT
all_dmn,ZZGCD_FUSE_SORT_BUMPS_SRT_0
all_dmn,ZZGCD_FUSE_SORT_BUMPS_SRT_1
all_dmn,ZZGCD_FUSE_SORT_BUMPS_SRT_2
all_dmn,ZZGCD_RESERVED_IN_SRT_0
all_dmn,ZZGCD_RESERVED_IN_SRT_1
all_dmn,ZZGCD_RESERVED_IN_SRT_2
all_dmn,ZZGCD_RESERVED_IN_SRT_3
all_dmn,ZZGCD_RESERVED_IN_SRT_4
all_dmn,ZZGCD_RESERVED_OUT_SRT_0
all_dmn,ZZGCD_RESERVED_OUT_SRT_1
all_dmn,ZZGCD_RESERVED_OUT_SRT_2
all_dmn,ZZGCD_RESERVED_OUT_SRT_3
all_dmn,ZZGCD_RESERVED_OUT_SRT_4
all_dmn,ZZGCD_SORT_MODE_SRT
all_dmn,ZZGCD_TP_CLK_IN_SRT
all_dmn,ZZGCD_TP_DATA_IN_SRT_0
all_dmn,ZZGCD_TP_DATA_IN_SRT_1
all_dmn,ZZGCD_TP_DATA_IN_SRT_10
all_dmn,ZZGCD_TP_DATA_IN_SRT_11
all_dmn,ZZGCD_TP_DATA_IN_SRT_12
all_dmn,ZZGCD_TP_DATA_IN_SRT_13
all_dmn,ZZGCD_TP_DATA_IN_SRT_14
all_dmn,ZZGCD_TP_DATA_IN_SRT_15
all_dmn,ZZGCD_TP_DATA_IN_SRT_16
all_dmn,ZZGCD_TP_DATA_IN_SRT_17
all_dmn,ZZGCD_TP_DATA_IN_SRT_18
all_dmn,ZZGCD_TP_DATA_IN_SRT_19
all_dmn,ZZGCD_TP_DATA_IN_SRT_2
all_dmn,ZZGCD_TP_DATA_IN_SRT_20
all_dmn,ZZGCD_TP_DATA_IN_SRT_21
all_dmn,ZZGCD_TP_DATA_IN_SRT_22
all_dmn,ZZGCD_TP_DATA_IN_SRT_23
all_dmn,ZZGCD_TP_DATA_IN_SRT_24
all_dmn,ZZGCD_TP_DATA_IN_SRT_25
all_dmn,ZZGCD_TP_DATA_IN_SRT_26
all_dmn,ZZGCD_TP_DATA_IN_SRT_27
all_dmn,ZZGCD_TP_DATA_IN_SRT_28
all_dmn,ZZGCD_TP_DATA_IN_SRT_29
all_dmn,ZZGCD_TP_DATA_IN_SRT_3
all_dmn,ZZGCD_TP_DATA_IN_SRT_30
all_dmn,ZZGCD_TP_DATA_IN_SRT_31
all_dmn,ZZGCD_TP_DATA_IN_SRT_32
all_dmn,ZZGCD_TP_DATA_IN_SRT_33
all_dmn,ZZGCD_TP_DATA_IN_SRT_34
all_dmn,ZZGCD_TP_DATA_IN_SRT_35
all_dmn,ZZGCD_TP_DATA_IN_SRT_36
all_dmn,ZZGCD_TP_DATA_IN_SRT_37
all_dmn,ZZGCD_TP_DATA_IN_SRT_38
all_dmn,ZZGCD_TP_DATA_IN_SRT_39
all_dmn,ZZGCD_TP_DATA_IN_SRT_4
all_dmn,ZZGCD_TP_DATA_IN_SRT_5
all_dmn,ZZGCD_TP_DATA_IN_SRT_6
all_dmn,ZZGCD_TP_DATA_IN_SRT_7
all_dmn,ZZGCD_TP_DATA_IN_SRT_8
all_dmn,ZZGCD_TP_DATA_IN_SRT_9
all_dmn,ZZGCD_TP_DATA_OUT_SRT_0
all_dmn,ZZGCD_TP_DATA_OUT_SRT_1
all_dmn,ZZGCD_TP_DATA_OUT_SRT_10
all_dmn,ZZGCD_TP_DATA_OUT_SRT_11
all_dmn,ZZGCD_TP_DATA_OUT_SRT_12
all_dmn,ZZGCD_TP_DATA_OUT_SRT_13
all_dmn,ZZGCD_TP_DATA_OUT_SRT_14
all_dmn,ZZGCD_TP_DATA_OUT_SRT_15
all_dmn,ZZGCD_TP_DATA_OUT_SRT_16
all_dmn,ZZGCD_TP_DATA_OUT_SRT_17
all_dmn,ZZGCD_TP_DATA_OUT_SRT_18
all_dmn,ZZGCD_TP_DATA_OUT_SRT_19
all_dmn,ZZGCD_TP_DATA_OUT_SRT_2
all_dmn,ZZGCD_TP_DATA_OUT_SRT_20
all_dmn,ZZGCD_TP_DATA_OUT_SRT_21
all_dmn,ZZGCD_TP_DATA_OUT_SRT_22
all_dmn,ZZGCD_TP_DATA_OUT_SRT_23
all_dmn,ZZGCD_TP_DATA_OUT_SRT_24
all_dmn,ZZGCD_TP_DATA_OUT_SRT_25
all_dmn,ZZGCD_TP_DATA_OUT_SRT_26
all_dmn,ZZGCD_TP_DATA_OUT_SRT_27
all_dmn,ZZGCD_TP_DATA_OUT_SRT_28
all_dmn,ZZGCD_TP_DATA_OUT_SRT_29
all_dmn,ZZGCD_TP_DATA_OUT_SRT_3
all_dmn,ZZGCD_TP_DATA_OUT_SRT_30
all_dmn,ZZGCD_TP_DATA_OUT_SRT_31
all_dmn,ZZGCD_TP_DATA_OUT_SRT_32
all_dmn,ZZGCD_TP_DATA_OUT_SRT_33
all_dmn,ZZGCD_TP_DATA_OUT_SRT_34
all_dmn,ZZGCD_TP_DATA_OUT_SRT_35
all_dmn,ZZGCD_TP_DATA_OUT_SRT_36
all_dmn,ZZGCD_TP_DATA_OUT_SRT_37
all_dmn,ZZGCD_TP_DATA_OUT_SRT_38
all_dmn,ZZGCD_TP_DATA_OUT_SRT_39
all_dmn,ZZGCD_TP_DATA_OUT_SRT_4
all_dmn,ZZGCD_TP_DATA_OUT_SRT_5
all_dmn,ZZGCD_TP_DATA_OUT_SRT_6
all_dmn,ZZGCD_TP_DATA_OUT_SRT_7
all_dmn,ZZGCD_TP_DATA_OUT_SRT_8
all_dmn,ZZGCD_TP_DATA_OUT_SRT_9
all_dmn,XXTRIG_SMB1
all_dmn,XXTRIG_SMB2
all_dmn,XXTRIG_SMB3
all_dmn,XXTRIG_SMB4
all_dmn,XXTRIG_SMB5
all_cpu_scc_spi_pins,#XXJTAG_CPU_TCK__EC
all_cpu_scc_spi_pins,#XXJTAG_CPU_TDI
all_cpu_scc_spi_pins,#XXJTAG_CPU_TDO
all_cpu_scc_spi_pins,#XXJTAG_CPU_TMS
all_cpu_scc_spi_pins,#XXJTAG_CPU_TRSTB
all_cpu_scc_spi_pins,XXSCC2_SIG1_SPI0_CLK__EC
all_cpu_scc_spi_pins,XXSCC2_SIG2_SPI0_MOSI_IO_0
all_cpu_scc_spi_pins,XXSCC2_SIG3_SPI0_MISO_IO_1
all_cpu_scc_spi_pins,XXSCC2_SIG4_SPI0_IO_2
all_cpu_scc_spi_pins,XXSCC2_SIG5_SPI0_IO_3
all_cpu_scc_spi_pins,XXSCC2_SIG6_SPI0_FLASH_0_CSB
all_cpu_1p8_scc_spi_pins,#XXSCC2_SIG1_SPI0_CLK__EC
all_cpu_1p8_scc_spi_pins,XXSCC2_SIG2_SPI0_MOSI_IO_0
all_cpu_1p8_scc_spi_pins,XXSCC2_SIG3_SPI0_MISO_IO_1
all_cpu_1p8_scc_spi_pins,XXSCC2_SIG4_SPI0_IO_2
all_cpu_1p8_scc_spi_pins,XXSCC2_SIG5_SPI0_IO_3
all_cpu_1p8_scc_spi_pins,XXSCC2_SIG6_SPI0_FLASH_0_CSB
all_cpu_fab_scoped,XXDDR_0CA1_0CA4_0CA3_0CS0
all_cpu_fab_scoped,XXDDR_0CA10_1CA8_2CA2_2CA2
all_cpu_fab_scoped,XXDDR_0CA11_NC_2CA0_2CA6
all_cpu_fab_scoped,XXDDR_0CA12_1CA2_2CA1_2CA5
all_cpu_fab_scoped,XXDDR_0CA2_NC_0CA2_0CA2
all_cpu_fab_scoped,XXDDR_0CA3_0CA8_0CS1_0CA4
all_cpu_fab_scoped,XXDDR_0CA4_NC_0CA1_0CA5
all_cpu_fab_scoped,XXDDR_0CA5_0CA7_0CA0_0CA6
all_cpu_fab_scoped,XXDDR_0CA6_NC_2CA6_2CA0
all_cpu_fab_scoped,XXDDR_0CA7_1CA9_2CA5_2CA1
all_cpu_fab_scoped,XXDDR_0CA8_NC_2CA4_2CS1
all_cpu_fab_scoped,XXDDR_0CA9_1CA4_2CS1_2CA4
all_cpu_fab_scoped,XXDDR_0CLK0N_0CLK0N_0CLKN_0CLKN
all_cpu_fab_scoped,XXDDR_0CLK0P_0CLK0P_0CLKP_0CLKP
all_cpu_fab_scoped,XXDDR_0CLK1N_1CLK0N_2CLKN_2CLKN
all_cpu_fab_scoped,XXDDR_0CLK1P_1CLK0P_2CLKP_2CLKP
all_cpu_fab_scoped,XXDDR_0CS0_NC_0CA4_0CS1
all_cpu_fab_scoped,XXDDR_0CS1_0CA2_0CA5_0CA1
all_cpu_fab_scoped,XXDDR_1CA0_0CS0_1CA6_1CA0
all_cpu_fab_scoped,XXDDR_1CA1_0CS1_1CA3_1CS0
all_cpu_fab_scoped,XXDDR_1CA10_1CA5_3CA2_3CA2
all_cpu_fab_scoped,XXDDR_1CA11_1CA1_3CA1_3CA5
all_cpu_fab_scoped,XXDDR_1CA12_1CS0_3CA0_3CA6
all_cpu_fab_scoped,XXDDR_1CA2_0CA5_1CA2_1CA2
all_cpu_fab_scoped,XXDDR_1CA3_0CA6_1CS1_1CA4
all_cpu_fab_scoped,XXDDR_1CA4_0CA10_1CA1_1CA5
all_cpu_fab_scoped,XXDDR_1CA5_0CA12_1CA0_1CA6
all_cpu_fab_scoped,XXDDR_1CA6_1CA12_3CA6_3CA0
all_cpu_fab_scoped,XXDDR_1CA7_1CA11_3CA5_3CA1
all_cpu_fab_scoped,XXDDR_1CA8_1CA10_3CA4_3CS1
all_cpu_fab_scoped,XXDDR_1CA9_1CS1_3CS1_3CA4
all_cpu_fab_scoped,XXDDR_1CLK0N_0CLK1N_1CLKN_1CLKN
all_cpu_fab_scoped,XXDDR_1CLK0P_0CLK1P_1CLKP_1CLKP
all_cpu_fab_scoped,XXDDR_1CLK1N_1CLK1N_3CLKN_3CLKN
all_cpu_fab_scoped,XXDDR_1CLK1P_1CLK1P_3CLKP_3CLKP
all_cpu_fab_scoped,XXDDR_1CS0_0CA1_1CA4_1CS1
all_cpu_fab_scoped,XXDDR_1CS1_0CA0_1CA5_1CA1
all_cpu_fab_scoped,XXDDR_2CA0_3CA2_6CA1_6CA5
all_cpu_fab_scoped,XXDDR_2CA1_3CA4_6CS1_6CA4
all_cpu_fab_scoped,XXDDR_2CA10_NC_4CA2_4CA2
all_cpu_fab_scoped,XXDDR_2CA11_2CA2_4CA5_4CA1
all_cpu_fab_scoped,XXDDR_2CA12_2CA3_4CA6_4CA0
all_cpu_fab_scoped,XXDDR_2CA2_3CA8_6CA2_6CA2
all_cpu_fab_scoped,XXDDR_2CA3_3CA9_6CA5_6CA1
all_cpu_fab_scoped,XXDDR_2CA4_NC_6CA4_6CS1
all_cpu_fab_scoped,XXDDR_2CA5_2CA7_4CA0_4CA6
all_cpu_fab_scoped,XXDDR_2CA6_NC_6CA6_6CA0
all_cpu_fab_scoped,XXDDR_2CA7_2CA8_4CS1_4CA4
all_cpu_fab_scoped,XXDDR_2CA8_NC_4CA1_4CA5
all_cpu_fab_scoped,XXDDR_2CA9_2CA4_4CA3_4CS0
all_cpu_fab_scoped,XXDDR_2CLK0N_2CLK0N_4CLKN_4CLKN
all_cpu_fab_scoped,XXDDR_2CLK0P_2CLK0P_4CLKP_4CLKP
all_cpu_fab_scoped,XXDDR_2CLK1N_3CLK0N_6CLKN_6CLKN
all_cpu_fab_scoped,XXDDR_2CLK1P_3CLK0P_6CLKP_6CLKP
all_cpu_fab_scoped,XXDDR_2CS0_3CA3_6CS0_6CA3
all_cpu_fab_scoped,XXDDR_2CS1_NC_6CA0_6CA6
all_cpu_fab_scoped,XXDDR_3CA0_3CS0_7CA0_7CA6
all_cpu_fab_scoped,XXDDR_3CA1_3CS1_7CS1_7CA4
all_cpu_fab_scoped,XXDDR_3CA10_2CA5_5CA2_5CA2
all_cpu_fab_scoped,XXDDR_3CA11_2CA0_5CA5_5CA1
all_cpu_fab_scoped,XXDDR_3CA12_2CS0_5CA6_5CA0
all_cpu_fab_scoped,XXDDR_3CA2_3CA5_7CA2_7CA2
all_cpu_fab_scoped,XXDDR_3CA3_3CA11_7CA5_7CA1
all_cpu_fab_scoped,XXDDR_3CA4_3CA10_7CA4_7CS1
all_cpu_fab_scoped,XXDDR_3CA5_2CA12_5CA0_5CA6
all_cpu_fab_scoped,XXDDR_3CA6_3CA12_7CA6_7CA0
all_cpu_fab_scoped,XXDDR_3CA7_2CA6_5CS1_5CA4
all_cpu_fab_scoped,XXDDR_3CA8_2CA10_5CA1_5CA5
all_cpu_fab_scoped,XXDDR_3CA9_2CS1_5CA3_5CS0
all_cpu_fab_scoped,XXDDR_3CLK0N_2CLK1N_5CLKN_5CLKN
all_cpu_fab_scoped,XXDDR_3CLK0P_2CLK1P_5CLKP_5CLKP
all_cpu_fab_scoped,XXDDR_3CLK1N_3CLK1N_7CLKN_7CLKN
all_cpu_fab_scoped,XXDDR_3CLK1P_3CLK1P_7CLKP_7CLKP
all_cpu_fab_scoped,XXDDR_3CS0_3CA0_7CS0_7CA3
all_cpu_fab_scoped,XXDDR_3CS1_3CA1_7CA1_7CA5
all_cpu_fab_scoped,XXDDR_ANA_VIEW
all_cpu_fab_scoped,XXDDR_COMP
all_cpu_fab_scoped,XXDDR_DQ_IL500_NIL500_LP00_0
all_cpu_fab_scoped,XXDDR_DQ_IL500_NIL500_LP00_1
all_cpu_fab_scoped,XXDDR_DQ_IL500_NIL500_LP00_2
all_cpu_fab_scoped,XXDDR_DQ_IL500_NIL500_LP00_3
all_cpu_fab_scoped,XXDDR_DQ_IL500_NIL500_LP00_4
all_cpu_fab_scoped,XXDDR_DQ_IL500_NIL500_LP00_5
all_cpu_fab_scoped,XXDDR_DQ_IL500_NIL500_LP00_6
all_cpu_fab_scoped,XXDDR_DQ_IL500_NIL500_LP00_7
all_cpu_fab_scoped,XXDDR_DQ_IL501_NIL501_LP01_0
all_cpu_fab_scoped,XXDDR_DQ_IL501_NIL501_LP01_1
all_cpu_fab_scoped,XXDDR_DQ_IL501_NIL501_LP01_2
all_cpu_fab_scoped,XXDDR_DQ_IL501_NIL501_LP01_3
all_cpu_fab_scoped,XXDDR_DQ_IL501_NIL501_LP01_4
all_cpu_fab_scoped,XXDDR_DQ_IL501_NIL501_LP01_5
all_cpu_fab_scoped,XXDDR_DQ_IL501_NIL501_LP01_6
all_cpu_fab_scoped,XXDDR_DQ_IL501_NIL501_LP01_7
all_cpu_fab_scoped,XXDDR_DQ_IL502_NIL510_LP20_0
all_cpu_fab_scoped,XXDDR_DQ_IL502_NIL510_LP20_1
all_cpu_fab_scoped,XXDDR_DQ_IL502_NIL510_LP20_2
all_cpu_fab_scoped,XXDDR_DQ_IL502_NIL510_LP20_3
all_cpu_fab_scoped,XXDDR_DQ_IL502_NIL510_LP20_4
all_cpu_fab_scoped,XXDDR_DQ_IL502_NIL510_LP20_5
all_cpu_fab_scoped,XXDDR_DQ_IL502_NIL510_LP20_6
all_cpu_fab_scoped,XXDDR_DQ_IL502_NIL510_LP20_7
all_cpu_fab_scoped,XXDDR_DQ_IL503_NIL511_LP21_0
all_cpu_fab_scoped,XXDDR_DQ_IL503_NIL511_LP21_1
all_cpu_fab_scoped,XXDDR_DQ_IL503_NIL511_LP21_2
all_cpu_fab_scoped,XXDDR_DQ_IL503_NIL511_LP21_3
all_cpu_fab_scoped,XXDDR_DQ_IL503_NIL511_LP21_4
all_cpu_fab_scoped,XXDDR_DQ_IL503_NIL511_LP21_5
all_cpu_fab_scoped,XXDDR_DQ_IL503_NIL511_LP21_6
all_cpu_fab_scoped,XXDDR_DQ_IL503_NIL511_LP21_7
all_cpu_fab_scoped,XXDDR_DQ_IL510_NIL502_LP10_0
all_cpu_fab_scoped,XXDDR_DQ_IL510_NIL502_LP10_1
all_cpu_fab_scoped,XXDDR_DQ_IL510_NIL502_LP10_2
all_cpu_fab_scoped,XXDDR_DQ_IL510_NIL502_LP10_3
all_cpu_fab_scoped,XXDDR_DQ_IL510_NIL502_LP10_4
all_cpu_fab_scoped,XXDDR_DQ_IL510_NIL502_LP10_5
all_cpu_fab_scoped,XXDDR_DQ_IL510_NIL502_LP10_6
all_cpu_fab_scoped,XXDDR_DQ_IL510_NIL502_LP10_7
all_cpu_fab_scoped,XXDDR_DQ_IL511_NIL503_LP11_0
all_cpu_fab_scoped,XXDDR_DQ_IL511_NIL503_LP11_1
all_cpu_fab_scoped,XXDDR_DQ_IL511_NIL503_LP11_2
all_cpu_fab_scoped,XXDDR_DQ_IL511_NIL503_LP11_3
all_cpu_fab_scoped,XXDDR_DQ_IL511_NIL503_LP11_4
all_cpu_fab_scoped,XXDDR_DQ_IL511_NIL503_LP11_5
all_cpu_fab_scoped,XXDDR_DQ_IL511_NIL503_LP11_6
all_cpu_fab_scoped,XXDDR_DQ_IL511_NIL503_LP11_7
all_cpu_fab_scoped,XXDDR_DQ_IL512_NIL512_LP30_0
all_cpu_fab_scoped,XXDDR_DQ_IL512_NIL512_LP30_1
all_cpu_fab_scoped,XXDDR_DQ_IL512_NIL512_LP30_2
all_cpu_fab_scoped,XXDDR_DQ_IL512_NIL512_LP30_3
all_cpu_fab_scoped,XXDDR_DQ_IL512_NIL512_LP30_4
all_cpu_fab_scoped,XXDDR_DQ_IL512_NIL512_LP30_5
all_cpu_fab_scoped,XXDDR_DQ_IL512_NIL512_LP30_6
all_cpu_fab_scoped,XXDDR_DQ_IL512_NIL512_LP30_7
all_cpu_fab_scoped,XXDDR_DQ_IL513_NIL513_LP31_0
all_cpu_fab_scoped,XXDDR_DQ_IL513_NIL513_LP31_1
all_cpu_fab_scoped,XXDDR_DQ_IL513_NIL513_LP31_2
all_cpu_fab_scoped,XXDDR_DQ_IL513_NIL513_LP31_3
all_cpu_fab_scoped,XXDDR_DQ_IL513_NIL513_LP31_4
all_cpu_fab_scoped,XXDDR_DQ_IL513_NIL513_LP31_5
all_cpu_fab_scoped,XXDDR_DQ_IL513_NIL513_LP31_6
all_cpu_fab_scoped,XXDDR_DQ_IL513_NIL513_LP31_7
all_cpu_fab_scoped,XXDDR_DQ_IL520_NIL520_LP40_0
all_cpu_fab_scoped,XXDDR_DQ_IL520_NIL520_LP40_1
all_cpu_fab_scoped,XXDDR_DQ_IL520_NIL520_LP40_2
all_cpu_fab_scoped,XXDDR_DQ_IL520_NIL520_LP40_3
all_cpu_fab_scoped,XXDDR_DQ_IL520_NIL520_LP40_4
all_cpu_fab_scoped,XXDDR_DQ_IL520_NIL520_LP40_5
all_cpu_fab_scoped,XXDDR_DQ_IL520_NIL520_LP40_6
all_cpu_fab_scoped,XXDDR_DQ_IL520_NIL520_LP40_7
all_cpu_fab_scoped,XXDDR_DQ_IL521_NIL521_LP41_0
all_cpu_fab_scoped,XXDDR_DQ_IL521_NIL521_LP41_1
all_cpu_fab_scoped,XXDDR_DQ_IL521_NIL521_LP41_2
all_cpu_fab_scoped,XXDDR_DQ_IL521_NIL521_LP41_3
all_cpu_fab_scoped,XXDDR_DQ_IL521_NIL521_LP41_4
all_cpu_fab_scoped,XXDDR_DQ_IL521_NIL521_LP41_5
all_cpu_fab_scoped,XXDDR_DQ_IL521_NIL521_LP41_6
all_cpu_fab_scoped,XXDDR_DQ_IL521_NIL521_LP41_7
all_cpu_fab_scoped,XXDDR_DQ_IL522_NIL530_LP60_0
all_cpu_fab_scoped,XXDDR_DQ_IL522_NIL530_LP60_1
all_cpu_fab_scoped,XXDDR_DQ_IL522_NIL530_LP60_2
all_cpu_fab_scoped,XXDDR_DQ_IL522_NIL530_LP60_3
all_cpu_fab_scoped,XXDDR_DQ_IL522_NIL530_LP60_4
all_cpu_fab_scoped,XXDDR_DQ_IL522_NIL530_LP60_5
all_cpu_fab_scoped,XXDDR_DQ_IL522_NIL530_LP60_6
all_cpu_fab_scoped,XXDDR_DQ_IL522_NIL530_LP60_7
all_cpu_fab_scoped,XXDDR_DQ_IL523_NIL531_LP61_0
all_cpu_fab_scoped,XXDDR_DQ_IL523_NIL531_LP61_1
all_cpu_fab_scoped,XXDDR_DQ_IL523_NIL531_LP61_2
all_cpu_fab_scoped,XXDDR_DQ_IL523_NIL531_LP61_3
all_cpu_fab_scoped,XXDDR_DQ_IL523_NIL531_LP61_4
all_cpu_fab_scoped,XXDDR_DQ_IL523_NIL531_LP61_5
all_cpu_fab_scoped,XXDDR_DQ_IL523_NIL531_LP61_6
all_cpu_fab_scoped,XXDDR_DQ_IL523_NIL531_LP61_7
all_cpu_fab_scoped,XXDDR_DQ_IL530_NIL522_LP50_0
all_cpu_fab_scoped,XXDDR_DQ_IL530_NIL522_LP50_1
all_cpu_fab_scoped,XXDDR_DQ_IL530_NIL522_LP50_2
all_cpu_fab_scoped,XXDDR_DQ_IL530_NIL522_LP50_3
all_cpu_fab_scoped,XXDDR_DQ_IL530_NIL522_LP50_4
all_cpu_fab_scoped,XXDDR_DQ_IL530_NIL522_LP50_5
all_cpu_fab_scoped,XXDDR_DQ_IL530_NIL522_LP50_6
all_cpu_fab_scoped,XXDDR_DQ_IL530_NIL522_LP50_7
all_cpu_fab_scoped,XXDDR_DQ_IL531_NIL523_LP51_0
all_cpu_fab_scoped,XXDDR_DQ_IL531_NIL523_LP51_1
all_cpu_fab_scoped,XXDDR_DQ_IL531_NIL523_LP51_2
all_cpu_fab_scoped,XXDDR_DQ_IL531_NIL523_LP51_3
all_cpu_fab_scoped,XXDDR_DQ_IL531_NIL523_LP51_4
all_cpu_fab_scoped,XXDDR_DQ_IL531_NIL523_LP51_5
all_cpu_fab_scoped,XXDDR_DQ_IL531_NIL523_LP51_6
all_cpu_fab_scoped,XXDDR_DQ_IL531_NIL523_LP51_7
all_cpu_fab_scoped,XXDDR_DQ_IL532_NIL532_LP70_0
all_cpu_fab_scoped,XXDDR_DQ_IL532_NIL532_LP70_1
all_cpu_fab_scoped,XXDDR_DQ_IL532_NIL532_LP70_2
all_cpu_fab_scoped,XXDDR_DQ_IL532_NIL532_LP70_3
all_cpu_fab_scoped,XXDDR_DQ_IL532_NIL532_LP70_4
all_cpu_fab_scoped,XXDDR_DQ_IL532_NIL532_LP70_5
all_cpu_fab_scoped,XXDDR_DQ_IL532_NIL532_LP70_6
all_cpu_fab_scoped,XXDDR_DQ_IL532_NIL532_LP70_7
all_cpu_fab_scoped,XXDDR_DQ_IL533_NIL533_LP71_0
all_cpu_fab_scoped,XXDDR_DQ_IL533_NIL533_LP71_1
all_cpu_fab_scoped,XXDDR_DQ_IL533_NIL533_LP71_2
all_cpu_fab_scoped,XXDDR_DQ_IL533_NIL533_LP71_3
all_cpu_fab_scoped,XXDDR_DQ_IL533_NIL533_LP71_4
all_cpu_fab_scoped,XXDDR_DQ_IL533_NIL533_LP71_5
all_cpu_fab_scoped,XXDDR_DQ_IL533_NIL533_LP71_6
all_cpu_fab_scoped,XXDDR_DQ_IL533_NIL533_LP71_7
all_cpu_fab_scoped,XXDDR_DQS_IL500_NIL500_LP00_N
all_cpu_fab_scoped,XXDDR_DQS_IL500_NIL500_LP00_P
all_cpu_fab_scoped,XXDDR_DQS_IL501_NIL501_LP01_N
all_cpu_fab_scoped,XXDDR_DQS_IL501_NIL501_LP01_P
all_cpu_fab_scoped,XXDDR_DQS_IL502_NIL510_LP20_N
all_cpu_fab_scoped,XXDDR_DQS_IL502_NIL510_LP20_P
all_cpu_fab_scoped,XXDDR_DQS_IL503_NIL511_LP21_N
all_cpu_fab_scoped,XXDDR_DQS_IL503_NIL511_LP21_P
all_cpu_fab_scoped,XXDDR_DQS_IL510_NIL502_LP10_N
all_cpu_fab_scoped,XXDDR_DQS_IL510_NIL502_LP10_P
all_cpu_fab_scoped,XXDDR_DQS_IL511_NIL503_LP11_N
all_cpu_fab_scoped,XXDDR_DQS_IL511_NIL503_LP11_P
all_cpu_fab_scoped,XXDDR_DQS_IL512_NIL512_LP30_N
all_cpu_fab_scoped,XXDDR_DQS_IL512_NIL512_LP30_P
all_cpu_fab_scoped,XXDDR_DQS_IL513_NIL513_LP31_N
all_cpu_fab_scoped,XXDDR_DQS_IL513_NIL513_LP31_P
all_cpu_fab_scoped,XXDDR_DQS_IL520_NIL520_LP40_N
all_cpu_fab_scoped,XXDDR_DQS_IL520_NIL520_LP40_P
all_cpu_fab_scoped,XXDDR_DQS_IL521_NIL521_LP41_N
all_cpu_fab_scoped,XXDDR_DQS_IL521_NIL521_LP41_P
all_cpu_fab_scoped,XXDDR_DQS_IL522_NIL530_LP60_N
all_cpu_fab_scoped,XXDDR_DQS_IL522_NIL530_LP60_P
all_cpu_fab_scoped,XXDDR_DQS_IL523_NIL531_LP61_N
all_cpu_fab_scoped,XXDDR_DQS_IL523_NIL531_LP61_P
all_cpu_fab_scoped,XXDDR_DQS_IL530_NIL522_LP50_N
all_cpu_fab_scoped,XXDDR_DQS_IL530_NIL522_LP50_P
all_cpu_fab_scoped,XXDDR_DQS_IL531_NIL523_LP51_N
all_cpu_fab_scoped,XXDDR_DQS_IL531_NIL523_LP51_P
all_cpu_fab_scoped,XXDDR_DQS_IL532_NIL532_LP70_N
all_cpu_fab_scoped,XXDDR_DQS_IL532_NIL532_LP70_P
all_cpu_fab_scoped,XXDDR_DQS_IL533_NIL533_LP71_N
all_cpu_fab_scoped,XXDDR_DQS_IL533_NIL533_LP71_P
all_cpu_fab_scoped,XXDDR_NC_0CA11_1CS0_1CA3
all_cpu_fab_scoped,XXDDR_NC_0CA9_0CS0_0CA3
all_cpu_fab_scoped,XXDDR_NC_1CA0_3CS0_3CA3
all_cpu_fab_scoped,XXDDR_NC_1CA3_2CS0_2CA3
all_cpu_fab_scoped,XXDDR_NC_1CA6_3CA3_3CS0
all_cpu_fab_scoped,XXDDR_NC_1CA7_2CA3_2CS0
all_cpu_fab_scoped,XXDDR_NC_2CA1_5CA4_5CS1
all_cpu_fab_scoped,XXDDR_NC_2CA11_5CS0_5CA3
all_cpu_fab_scoped,XXDDR_NC_2CA9_4CS0_4CA3
all_cpu_fab_scoped,XXDDR_NC_3CA6_7CA3_7CS0
all_cpu_fab_scoped,XXDDR_NC_3CA7_6CA3_6CS0
all_cpu_fab_scoped,XXDDR_NC_NC_4CA4_4CS1
all_cpu_fab_scoped,XXDDR_VIEW_0
all_cpu_fab_scoped,XXDDR_VIEW_1
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP00_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP00_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP01_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP01_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP10_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP10_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP11_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP11_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP20_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP20_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP21_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP21_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP30_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP30_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP31_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP31_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP40_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP40_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP41_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP41_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP50_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP50_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP51_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP51_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP60_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP60_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP61_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP61_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP70_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP70_P
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP71_N
all_cpu_fab_scoped,XXDDR_WCK_NC_NC_LP71_P
all_cpu_fab_scoped,XXEPD_ON_CPU_IN
all_cpu_fab_scoped,XXDDR_0CA0_0CA3_0CA6_0CA0
all_cpu_fab_scoped,XXTRIG_SMB1
all_cpu_tap_scoped,XXHVMBCLK__HPC
all_cpu_tap_scoped,XXHVMMODE
all_cpu_tap_scoped,XXJTAG_CPU_MBPB_0
all_cpu_tap_scoped,XXJTAG_CPU_MBPB_1
all_cpu_tap_scoped,XXJTAG_CPU_MBPB_2
all_cpu_tap_scoped,XXJTAG_CPU_TCK__EC
all_cpu_tap_scoped,XXJTAG_CPU_TDI
all_cpu_tap_scoped,XXJTAG_CPU_TDO
all_cpu_tap_scoped,XXJTAG_CPU_TMS
all_cpu_tap_scoped,XXJTAG_CPU_TRSTB
all_cpu_tap_scoped,XXLYA_0
all_cpu_tap_scoped,XXLYA_1
all_cpu_tap_scoped,XXPECI
all_cpu_tap_scoped,XXVDD2PWRGOOD_IN_CPU
all_cpu_tap_scoped,XXVIDALERT_B
all_cpu_tap_scoped,XXVIDSCK
all_cpu_tap_scoped,XXVIDSOUT
all_cpu_tap_scoped,XXVIEWCLK_0
all_cpu_tap_scoped,XXVIEWCLK_1
all_cpu_tap_scoped,XXEDM_COMPUTE_DIE
all_cpu_tap_scoped,XXEDM_BASE
all_cpu_tap_scoped,XXEPD_ON_CPU_IN
all_cpu_tap_scoped,XXVTARGET_1
all_cpu_tap_scoped,XXVTARGET_0
all_cpu_tap_scoped,XXVIEWPWR_0
all_cpu_tap_scoped,XXVIEWPWR_1
all_cpu_tap_scoped,XXLGCSPARE0
all_cpu_tap_scoped,XXLGCSPARE1
all_cpu_tap_scoped,XXEPD_ON_GTIO
all_cpu_tap_scoped,XXTRIG_SMB2
all_gt_fab_scoped,XXGCD_TP_DATA_OUT_0
all_gt_fab_scoped,XXGCD_TP_DATA_OUT_1
all_gt_fab_scoped,XXGCD_TP_DATA_OUT_2
all_gt_fab_scoped,XXGCD_TP_DATA_OUT_3
all_gt_fab_scoped,XXGCD_TP_DATA_OUT_4
all_gt_fab_scoped,XXGCD_TP_DATA_OUT_5
all_gt_fab_scoped,XXGCD_TP_DATA_OUT_6
all_gt_fab_scoped,XXGCD_TP_DATA_OUT_7
all_gt_fab_scoped,XXGCD_TP_DATA_IN_0
all_gt_fab_scoped,XXGCD_TP_DATA_IN_1
all_gt_fab_scoped,XXGCD_TP_DATA_IN_2
all_gt_fab_scoped,XXGCD_TP_DATA_IN_3
all_gt_fab_scoped,XXGCD_TP_DATA_IN_4
all_gt_fab_scoped,XXGCD_TP_DATA_IN_5
all_gt_fab_scoped,XXGCD_TP_DATA_IN_6
all_gt_fab_scoped,XXGCD_TP_DATA_IN_7
all_gt_fab_scoped,XXGCD_VIEW_ANA_IN_0
all_gt_fab_scoped,XXGCD_VIEW_ANA_IN_1
all_gt_fab_scoped,XXGCD_VIEW_ANA_IN_2
all_gt_fab_scoped,XXGCD_VIEW_ANA_OUT_0
all_gt_fab_scoped,XXGCD_VIEW_ANA_OUT_1
all_gt_fab_scoped,XXGCD_VIEW_DIG_OUT_0
all_gt_fab_scoped,XXGCD_VIEW_DIG_OUT_1
all_gt_fab_scoped,XXGCD_VIEW_DIG_OUT_2
all_gt_tap_scoped,XXGCD_HVM_CLK__HPC
all_gt_tap_scoped,XXEPD_ON_GCD_IN
all_gt_tap_scoped,XXGCD_HVM_MODE
all_gt_tap_scoped,XXJTAG_GCD_TCK__EC
all_gt_tap_scoped,XXJTAG_GCD_TDI
all_gt_tap_scoped,XXJTAG_GCD_TDO
all_gt_tap_scoped,XXJTAG_GCD_TMS
all_gt_tap_scoped,XXJTAG_GCD_TRSTB
all_gt_tap_scoped,ZZGCD_A0_DEBUG_EN_SRT
all_gt_tap_scoped,XXGCD_VIEW_ANA_IN_0
all_gt_tap_scoped,XXGCD_VIEW_ANA_IN_1
all_gt_tap_scoped,XXGCD_VIEW_ANA_IN_2
all_gt_tap_scoped,XXGCD_VIEW_ANA_OUT_0
all_gt_tap_scoped,XXGCD_VIEW_ANA_OUT_1
all_gt_tap_scoped,XXGCD_VIEW_DIG_OUT_0
all_gt_tap_scoped,XXGCD_VIEW_DIG_OUT_1
all_gt_tap_scoped,XXGCD_VIEW_DIG_OUT_2
all_gt_tap_scoped,XXEDM_GCD
all_gt_tap_scoped,XXTRIG_SMB4
gt_gtio,XXGCD_TP_CLK_IN__EC
gt_gtio,XXGCD_TP_DATA_OUT_0
gt_gtio,XXGCD_TP_DATA_OUT_1
gt_gtio,XXGCD_TP_DATA_OUT_2
gt_gtio,XXGCD_TP_DATA_OUT_3
gt_gtio,XXGCD_TP_DATA_OUT_4
gt_gtio,XXGCD_TP_DATA_OUT_5
gt_gtio,XXGCD_TP_DATA_OUT_6
gt_gtio,XXGCD_TP_DATA_OUT_7
gt_gtio,XXGCD_TP_DATA_IN_0
gt_gtio,XXGCD_TP_DATA_IN_1
gt_gtio,XXGCD_TP_DATA_IN_2
gt_gtio,XXGCD_TP_DATA_IN_3
gt_gtio,XXGCD_TP_DATA_IN_4
gt_gtio,XXGCD_TP_DATA_IN_5
gt_gtio,XXGCD_TP_DATA_IN_6
gt_gtio,XXGCD_TP_DATA_IN_7
gt_gtio,ZZGCD_FUSE_SORT_BUMPS_SRT_0
gt_gtio,ZZGCD_FUSE_SORT_BUMPS_SRT_1
gt_gtio,ZZGCD_FUSE_SORT_BUMPS_SRT_2
gt_gtio,ZZGCD_RESERVED_IN_SRT_0
gt_gtio,ZZGCD_RESERVED_IN_SRT_1
gt_gtio,ZZGCD_RESERVED_IN_SRT_2
gt_gtio,ZZGCD_RESERVED_IN_SRT_3
gt_gtio,ZZGCD_RESERVED_IN_SRT_4
gt_gtio,ZZGCD_RESERVED_OUT_SRT_0
gt_gtio,ZZGCD_RESERVED_OUT_SRT_1
gt_gtio,ZZGCD_RESERVED_OUT_SRT_2
gt_gtio,ZZGCD_RESERVED_OUT_SRT_3
gt_gtio,ZZGCD_RESERVED_OUT_SRT_4
gt_gtio,ZZGCD_SORT_MODE_SRT
gt_gtio,ZZGCD_TP_CLK_IN_SRT__EC
gt_gtio,ZZGCD_TP_DATA_IN_SRT_0
gt_gtio,ZZGCD_TP_DATA_IN_SRT_1
gt_gtio,ZZGCD_TP_DATA_IN_SRT_2
gt_gtio,ZZGCD_TP_DATA_IN_SRT_3
gt_gtio,ZZGCD_TP_DATA_IN_SRT_4
gt_gtio,ZZGCD_TP_DATA_IN_SRT_5
gt_gtio,ZZGCD_TP_DATA_IN_SRT_6
gt_gtio,ZZGCD_TP_DATA_IN_SRT_7
gt_gtio,ZZGCD_TP_DATA_IN_SRT_8
gt_gtio,ZZGCD_TP_DATA_IN_SRT_9
gt_gtio,ZZGCD_TP_DATA_IN_SRT_10
gt_gtio,ZZGCD_TP_DATA_IN_SRT_11
gt_gtio,ZZGCD_TP_DATA_IN_SRT_12
gt_gtio,ZZGCD_TP_DATA_IN_SRT_13
gt_gtio,ZZGCD_TP_DATA_IN_SRT_14
gt_gtio,ZZGCD_TP_DATA_IN_SRT_15
gt_gtio,ZZGCD_TP_DATA_IN_SRT_16
gt_gtio,ZZGCD_TP_DATA_IN_SRT_17
gt_gtio,ZZGCD_TP_DATA_IN_SRT_18
gt_gtio,ZZGCD_TP_DATA_IN_SRT_19
gt_gtio,ZZGCD_TP_DATA_IN_SRT_20
gt_gtio,ZZGCD_TP_DATA_IN_SRT_21
gt_gtio,ZZGCD_TP_DATA_IN_SRT_22
gt_gtio,ZZGCD_TP_DATA_IN_SRT_23
gt_gtio,ZZGCD_TP_DATA_IN_SRT_24
gt_gtio,ZZGCD_TP_DATA_IN_SRT_25
gt_gtio,ZZGCD_TP_DATA_IN_SRT_26
gt_gtio,ZZGCD_TP_DATA_IN_SRT_27
gt_gtio,ZZGCD_TP_DATA_IN_SRT_28
gt_gtio,ZZGCD_TP_DATA_IN_SRT_29
gt_gtio,ZZGCD_TP_DATA_IN_SRT_30
gt_gtio,ZZGCD_TP_DATA_IN_SRT_31
gt_gtio,ZZGCD_TP_DATA_IN_SRT_32
gt_gtio,ZZGCD_TP_DATA_IN_SRT_33
gt_gtio,ZZGCD_TP_DATA_IN_SRT_34
gt_gtio,ZZGCD_TP_DATA_IN_SRT_35
gt_gtio,ZZGCD_TP_DATA_IN_SRT_36
gt_gtio,ZZGCD_TP_DATA_IN_SRT_37
gt_gtio,ZZGCD_TP_DATA_IN_SRT_38
gt_gtio,ZZGCD_TP_DATA_IN_SRT_39
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_0
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_1
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_2
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_3
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_4
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_5
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_6
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_7
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_8
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_9
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_10
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_11
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_12
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_13
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_14
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_15
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_16
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_17
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_18
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_19
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_20
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_21
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_22
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_23
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_24
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_25
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_26
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_27
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_28
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_29
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_30
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_31
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_32
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_33
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_34
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_35
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_36
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_37
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_38
gt_gtio,ZZGCD_TP_DATA_OUT_SRT_39
gt_gtio,XXTRIG_SMB3
all_pcd_tmux,XXTMUX1108_1
all_pcd_tmux,XXTMUX1108_2
all_pcd_tmux,XXTMUX1108_3
all_pcd_tmux,XXTMUX1108_4
all_pcd_tmux,XXTMUX1108_5
all_pcd_tmux,XXTMUX1108_6
all_pcd_tmux,XXTMUX1108_7
all_pcd_tmux,XXTMUX1108_8
all_pcd_tmux,XXTMUX1108_9
all_pcd_tmux,XXTMUX1108_10
all_pcd_tmux,XXTMUX1108_11
all_pcd_tmux,XXTMUX1108_12
all_pcd_tmux,XXTMUX1108_13
all_pcd_tmux,XXTMUX1108_14
all_pcd_tmux,XXTMUX1108_15
all_pcd_tmux,XXTMUX1108_16
all_pcd_tmux,XXTMUX1108_17
all_pcd_tmux,XXTMUX1108_18
all_pcd_tmux,XXTMUX1108_19
all_pcd_tmux,XXTMUX1108_20
all_pcd_tmux,XXTMUX1108_21
all_pcd_tmux,XXTMUX1108_22
all_pcd_tmux,XXTMUX1108_23
all_pcd_tmux,XXTMUX1108_24
all_pcd_tmux,XXTMUX1108_25
all_pcd_tmux,XXTMUX1108_26
all_pcd_tmux,XXTMUX1108_27
all_pcd_hsio,XXUSB3_2_TX_P
all_pcd_hsio,XXUSB3_2_TX_N
all_pcd_hsio,XXUSB3_2_RX_P
all_pcd_hsio,XXUSB3_2_RX_N
all_pcd_hsio,XXUSB3_1_TX_P
all_pcd_hsio,XXUSB3_1_TX_N
all_pcd_hsio,XXUSB3_1_RX_P
all_pcd_hsio,XXUSB3_1_RX_N
all_pcd_hsio,XXUFS_0_RX_Y_TX_N
all_pcd_hsio,XXUFS_0_RX_Y_TX_P
all_pcd_hsio,XXUFS_1_RX_Y_TX_N
all_pcd_hsio,XXUFS_1_RX_Y_TX_P
all_pcd_hsio,XXCSI_C_C1_CK_N
all_pcd_hsio,XXCSI_C_C0_CK_P
all_pcd_hsio,XXCSI_C_B1_D1_N
all_pcd_hsio,XXCSI_C_B0_D0_N
all_pcd_hsio,XXCSI_C_A1_D1_P
all_pcd_hsio,XXCSI_C_A0_D0_P
all_pcd_hsio,XXCSI_B_C1_CK_N
all_pcd_hsio,XXCSI_B_C0_CK_P
all_pcd_hsio,XXCSI_B_B1_D1_N
all_pcd_hsio,XXCSI_B_B0_D0_N
all_pcd_hsio,XXCSI_B_A1_D1_P
all_pcd_hsio,XXCSI_B_A0_D0_P
all_pcd_hsio,XXCSI_A_C1_CK_N
all_pcd_hsio,XXCSI_A_C0_CK_P
all_pcd_hsio,XXCSI_A_B1_D1_N
all_pcd_hsio,XXCSI_A_B0_D0_N
all_pcd_hsio,XXCSI_A_A1_D1_P
all_pcd_hsio,XXCSI_A_A0_D0_P
all_pcd_hsio,XXDDI_A_AUX_N
all_pcd_hsio,XXDDI_A_AUX_P
all_pcd_hsio,XXDDI_A_TX_0_N
all_pcd_hsio,XXDDI_A_TX_0_P
all_pcd_hsio,XXDDI_A_TX_1_N
all_pcd_hsio,XXDDI_A_TX_1_P
all_pcd_hsio,XXDDI_A_TX_2_N
all_pcd_hsio,XXDDI_A_TX_2_P
all_pcd_hsio,XXDDI_A_TX_3_N
all_pcd_hsio,XXDDI_A_TX_3_P
all_pcd_hsio,XXPCIE_GEN5_1_RX_N
all_pcd_hsio,XXPCIE_GEN5_1_RX_P
all_pcd_hsio,XXPCIE_GEN5_1_TX_N
all_pcd_hsio,XXPCIE_GEN5_1_TX_P
all_pcd_hsio,XXPCIE_GEN5_10_RX_N
all_pcd_hsio,XXPCIE_GEN5_10_RX_P
all_pcd_hsio,XXPCIE_GEN5_10_TX_N
all_pcd_hsio,XXPCIE_GEN5_10_TX_P
all_pcd_hsio,XXPCIE_GEN5_11_RX_N
all_pcd_hsio,XXPCIE_GEN5_11_RX_P
all_pcd_hsio,XXPCIE_GEN5_11_TX_N
all_pcd_hsio,XXPCIE_GEN5_11_TX_P
all_pcd_hsio,XXPCIE_GEN5_12_RX_N
all_pcd_hsio,XXPCIE_GEN5_12_RX_P
all_pcd_hsio,XXPCIE_GEN5_12_TX_N
all_pcd_hsio,XXPCIE_GEN5_12_TX_P
all_pcd_hsio,XXPCIE_GEN5_2_RX_N
all_pcd_hsio,XXPCIE_GEN5_2_RX_P
all_pcd_hsio,XXPCIE_GEN5_2_TX_N
all_pcd_hsio,XXPCIE_GEN5_2_TX_P
all_pcd_hsio,XXPCIE_GEN5_3_RX_N
all_pcd_hsio,XXPCIE_GEN5_3_RX_P
all_pcd_hsio,XXPCIE_GEN5_3_TX_N
all_pcd_hsio,XXPCIE_GEN5_3_TX_P
all_pcd_hsio,XXPCIE_GEN5_4_RX_N
all_pcd_hsio,XXPCIE_GEN5_4_RX_P
all_pcd_hsio,XXPCIE_GEN5_4_TX_N
all_pcd_hsio,XXPCIE_GEN5_4_TX_P
all_pcd_hsio,XXPCIE_GEN5_5_RX_N
all_pcd_hsio,XXPCIE_GEN5_5_RX_P
all_pcd_hsio,XXPCIE_GEN5_5_TX_N
all_pcd_hsio,XXPCIE_GEN5_5_TX_P
all_pcd_hsio,XXPCIE_GEN5_6_RX_N
all_pcd_hsio,XXPCIE_GEN5_6_RX_P
all_pcd_hsio,XXPCIE_GEN5_6_TX_N
all_pcd_hsio,XXPCIE_GEN5_6_TX_P
all_pcd_hsio,XXPCIE_GEN5_7_RX_N
all_pcd_hsio,XXPCIE_GEN5_7_RX_P
all_pcd_hsio,XXPCIE_GEN5_7_TX_N
all_pcd_hsio,XXPCIE_GEN5_7_TX_P
all_pcd_hsio,XXPCIE_GEN5_8_RX_N
all_pcd_hsio,XXPCIE_GEN5_8_RX_P
all_pcd_hsio,XXPCIE_GEN5_8_TX_N
all_pcd_hsio,XXPCIE_GEN5_8_TX_P
all_pcd_hsio,XXPCIE_GEN5_9_RX_N
all_pcd_hsio,XXPCIE_GEN5_9_RX_P
all_pcd_hsio,XXPCIE_GEN5_9_TX_N
all_pcd_hsio,XXPCIE_GEN5_9_TX_P
all_pcd_hsio,XXOBS1MON_ISCLK
all_pcd_hsio,XXOBS0MON_ISCLK
all_pcd_tap,XXJTAG_PCD_TCK__EC
all_pcd_tap,XXJTAG_PCD_TDI
all_pcd_tap,XXJTAG_PCD_TDO
all_pcd_tap,XXJTAG_PCD_TMS
all_pcd_tap,XXJTAG_PCD_TRST_B
all_pcd_tap,XXRSMRST_SOC_B
all_pcd_tap,XXSYS_PWROK
all_pcd_tap,XXRTEST_B
all_pcd_tap,XXSRTCRST_B
all_pcd_tap,XXBOOTHALT_B
all_pcd_tap,XXINTRUDER_B
all_pcd_tap,XXDBG_PMODE
all_pcd_tap,XXEPD_ON_OUT
all_pcd_tap,XXPCH_PWROK
all_pcd_tap,XXPRDY_B
all_pcd_tap,XXPREQ_B
all_pcd_tap,XXSYS_RESET_B
all_pcd_tap,XXVDD2PWRGOOD_OUT_SOC
all_pcd_tap,VCCP_1P5_RTC_HV
all_pcd_tap,XXCNV_RCOMP_V
all_pcd_tap,XXCNV_RCOMP_I
all_pcd_tap,XXCNV_WR_Y_WT_CLK_N
all_pcd_tap,XXCNV_WR_Y_WT_CLK_P
all_pcd_tap,XXCNV_WR_Y_WT_D0_N
all_pcd_tap,XXCNV_WR_Y_WT_D0_P
all_pcd_tap,XXCNV_WR_Y_WT_D1_N
all_pcd_tap,XXCNV_WR_Y_WT_D1_P
all_pcd_tap,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
all_pcd_tap,XXGPP_H_2
all_pcd_tap,XXGPP_D_23_BPKI3C_SCL
all_pcd_tap,XXSPI0_IO_3
all_pcd_tap,XXSPI0_IO_2
all_pcd_tap,XXGPP_C_1_SMBDATA
all_pcd_tap,XXGPP_C_0_SMBCLK
all_pcd_tap,XXFUSE_TM_IO_0
all_pcd_tap,XXFUSE_TM_IO_1
all_pcd_tap,XXFUSE_TM_IO_2
all_pcd_tap,XXFUSE_TM_IO_3
all_pcd_tap,XXOSSEFUSE_TM_IO_0
all_pcd_tap,XXOSSEFUSE_TM_IO_1
all_pcd_tap,XXOSSEFUSE_TM_IO_2
all_pcd_tap,XXOSSEFUSE_TM_IO_3
all_pcd_fab,XXRTCX1__HPC
all_pcd_fab,XXXTAL_IN__HPC
all_pcd_fab,XXXTAL_OUT
all_pcd_fab,XXUSB2A_ID
all_pcd_fab,XXUSB2_8_P
all_pcd_fab,XXUSB2_8_N
all_pcd_fab,XXUSB2_7_P
all_pcd_fab,XXUSB2_7_N
all_pcd_fab,XXUSB2_6_P
all_pcd_fab,XXUSB2_6_N
all_pcd_fab,XXUSB2_5_P
all_pcd_fab,XXUSB2_5_N
all_pcd_fab,XXUSB2_4_P
all_pcd_fab,XXUSB2_4_N
all_pcd_fab,XXUSB2_3_P
all_pcd_fab,XXUSB2_3_N
all_pcd_fab,XXUSB2_2_P
all_pcd_fab,XXUSB2_2_N
all_pcd_fab,XXUSB2_1_P
all_pcd_fab,XXUSB2_1_N
all_pcd_fab,XXSPI0_TPM_CS_B
all_pcd_fab,XXSPI0_MOSI_IO_0
all_pcd_fab,XXSPI0_MISO_IO_1
all_pcd_fab,XXSPI0_FLASH_1_CS_B
all_pcd_fab,XXSPI0_FLASH_0_CS_B
all_pcd_fab,XXSPI0_CLK
all_pcd_fab,XXRTCX2
all_pcd_fab,XXEDM_SOC
all_pcd_fab,XXEDM_SOC_GND
all_pcd_fab,XXL_VDDEN
all_pcd_fab,XXL_BKLTEN
all_pcd_fab,XXL_BKLTCTL
all_pcd_fab,XXHPTP_PCD_TX_7
all_pcd_fab,XXHPTP_PCD_TX_6
all_pcd_fab,XXHPTP_PCD_TX_5
all_pcd_fab,XXHPTP_PCD_TX_4
all_pcd_fab,XXHPTP_PCD_TX_3
all_pcd_fab,XXHPTP_PCD_TX_2
all_pcd_fab,XXHPTP_PCD_TX_1
all_pcd_fab,XXHPTP_PCD_TX_0
all_pcd_fab,XXHPTP_PCD_RX_7
all_pcd_fab,XXHPTP_PCD_RX_6
all_pcd_fab,XXHPTP_PCD_RX_5
all_pcd_fab,XXHPTP_PCD_RX_4
all_pcd_fab,XXHPTP_PCD_RX_3
all_pcd_fab,XXHPTP_PCD_RX_2
all_pcd_fab,XXHPTP_PCD_RX_1
all_pcd_fab,XXHPTP_PCD_RX_0
all_pcd_fab,XXHPTP_PCD_CTL
all_pcd_fab,XXHPTP_PCD_CLK
all_pcd_fab,XXGPP_V_9_SLP_S5_B
all_pcd_fab,XXGPP_V_8_SLP_WLAN_B
all_pcd_fab,XXGPP_V_7_SUSCLK
all_pcd_fab,XXGPP_V_6_SLP_A_B
all_pcd_fab,XXGPP_V_5_SLP_S4_B
all_pcd_fab,XXGPP_V_4_SLP_S3_B
all_pcd_fab,XXGPP_V_3_PWRBTN_B
all_pcd_fab,XXGPP_V_2_SOC_WAKE_B
all_pcd_fab,XXGPP_V_17
all_pcd_fab,XXGPP_V_16_VCCST_EN
all_pcd_fab,XXGPP_V_15_THERMTRIP_B
all_pcd_fab,XXGPP_V_14_FORCEPR_B
all_pcd_fab,XXGPP_V_13_CATERR_B
all_pcd_fab,XXGPP_V_12_WAKE_B
all_pcd_fab,XXGPP_V_11_SLP_LAN_B
all_pcd_fab,XXGPP_V_10_LANPHYPC
all_pcd_fab,XXGPP_V_1_AC_PRESENT
all_pcd_fab,XXGPP_V_0_BATLOW_B
all_pcd_fab,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
all_pcd_fab,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
all_pcd_fab,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
all_pcd_fab,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
all_pcd_fab,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
all_pcd_fab,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
all_pcd_fab,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
all_pcd_fab,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
all_pcd_fab,XXGPP_H_9_UART0_TXD
all_pcd_fab,XXGPP_H_8_UART0_RXD
all_pcd_fab,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
all_pcd_fab,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
all_pcd_fab,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
all_pcd_fab,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
all_pcd_fab,XXGPP_H_3_MIC_MUTE
all_pcd_fab,XXGPP_H_22_I2C1_SCL_I3C1_SCL
all_pcd_fab,XXGPP_H_21_I2C1_SDA_I3C1_SDA
all_pcd_fab,XXGPP_H_20_I2C0_SCL_I3C0_SCL
all_pcd_fab,XXGPP_H_19_I2C0_SDA_I3C0_SDA
all_pcd_fab,XXGPP_H_17_MIC_MUTE_LED
all_pcd_fab,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
all_pcd_fab,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
all_pcd_fab,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
all_pcd_fab,XXGPP_H_13_CPU_C10_GATE_B
all_pcd_fab,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
all_pcd_fab,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
all_pcd_fab,XXGPP_H_1
all_pcd_fab,XXGPP_H_0
all_pcd_fab,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
all_pcd_fab,XXGPP_F_8_FUSA_DIAGTEST_MODE
all_pcd_fab,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
all_pcd_fab,XXGPP_F_6_CNV_PA_BLANKING
all_pcd_fab,XXGPP_F_5_CRF_CLKREQ
all_pcd_fab,XXGPP_F_4_CNV_RF_RESET_B
all_pcd_fab,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
all_pcd_fab,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
all_pcd_fab,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
all_pcd_fab,XXGPP_F_20
all_pcd_fab,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
all_pcd_fab,XXGPP_F_19
all_pcd_fab,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
all_pcd_fab,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
all_pcd_fab,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
all_pcd_fab,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
all_pcd_fab,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
all_pcd_fab,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
all_pcd_fab,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
all_pcd_fab,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
all_pcd_fab,XXGPP_F_10_A_ISH_GP_6
all_pcd_fab,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
all_pcd_fab,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
all_pcd_fab,XXGPP_E_9_USB2_OC0_B
all_pcd_fab,XXGPP_E_8_DDPA_CTRLDATA
all_pcd_fab,XXGPP_E_7_DDPA_CTRLCLK
all_pcd_fab,XXGPP_E_6
all_pcd_fab,XXGPP_E_5_ISH_GP_7
all_pcd_fab,XXGPP_E_3_CPU_GP_0
all_pcd_fab,XXGPP_E_22_THC0_SPI1_DSYNC
all_pcd_fab,XXGPP_E_21_PMCALERT_B
all_pcd_fab,XXGPP_E_20_PMC_I2C_SCL
all_pcd_fab,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
all_pcd_fab,XXGPP_E_19_PMC_I2C_SDA
all_pcd_fab,XXGPP_E_18_THC0_SPI1_INT_B
all_pcd_fab,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
all_pcd_fab,XXGPP_E_16_THC0_SPI1_RST_B
all_pcd_fab,XXGPP_E_15_THC0_SPI1_IO_3
all_pcd_fab,XXGPP_E_14_THC0_SPI1_IO_2
all_pcd_fab,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
all_pcd_fab,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
all_pcd_fab,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
all_pcd_fab,XXGPP_E_10
all_pcd_fab,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
all_pcd_fab,XXGPP_D_9_I2S_MCLK1_OUT
all_pcd_fab,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
all_pcd_fab,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
all_pcd_fab,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
all_pcd_fab,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
all_pcd_fab,XXGPP_D_4_IMGCLKOUT_0
all_pcd_fab,XXGPP_D_3_CPU_GP_1
all_pcd_fab,XXGPP_D_25_ESPI_ALERT3_B
all_pcd_fab,XXGPP_D_24_ESPI_ALERT2_B
all_pcd_fab,XXGPP_D_22_BPKI3C_SDA
all_pcd_fab,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
all_pcd_fab,XXGPP_D_20_SRCCLKREQ7_B
all_pcd_fab,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
all_pcd_fab,XXGPP_D_19_TBT_LSX0_OE
all_pcd_fab,XXGPP_D_18_SRCCLKREQ6_B
all_pcd_fab,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
all_pcd_fab,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
all_pcd_fab,XXGPP_D_15
all_pcd_fab,XXGPP_D_14_TBT_LSX3_OE
all_pcd_fab,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
all_pcd_fab,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
all_pcd_fab,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
all_pcd_fab,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
all_pcd_fab,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
all_pcd_fab,XXGPP_D_0_IMGCLKOUT_1
all_pcd_fab,XXGPP_C_9_SRCCLKREQ0_B
all_pcd_fab,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
all_pcd_fab,XXGPP_C_7_SML1DATA
all_pcd_fab,XXGPP_C_6_SML1CLK
all_pcd_fab,XXGPP_C_5_SML0ALERT_B
all_pcd_fab,XXGPP_C_4_SML0DATA
all_pcd_fab,XXGPP_C_3_SML0CLK
all_pcd_fab,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
all_pcd_fab,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
all_pcd_fab,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
all_pcd_fab,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
all_pcd_fab,XXGPP_C_2_SMBALERT_B
all_pcd_fab,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
all_pcd_fab,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
all_pcd_fab,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
all_pcd_fab,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
all_pcd_fab,XXGPP_C_15
all_pcd_fab,XXGPP_C_14_SRCCLKREQ5_B
all_pcd_fab,XXGPP_C_13_SRCCLKREQ4_B
all_pcd_fab,XXGPP_C_12_SRCCLKREQ3_B
all_pcd_fab,XXGPP_C_11_SRCCLKREQ2_B
all_pcd_fab,XXGPP_C_10_SRCCLKREQ1_B
all_pcd_fab,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
all_pcd_fab,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
all_pcd_fab,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
all_pcd_fab,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
all_pcd_fab,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
all_pcd_fab,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
all_pcd_fab,XXGPP_B_25_ESPI_ALERT1_B
all_pcd_fab,XXGPP_B_24_ESPI_ALERT0_B
all_pcd_fab,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
all_pcd_fab,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
all_pcd_fab,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
all_pcd_fab,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
all_pcd_fab,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
all_pcd_fab,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
all_pcd_fab,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
all_pcd_fab,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
all_pcd_fab,XXGPP_B_16_TBT_LSX1_OE
all_pcd_fab,XXGPP_B_15_USB2_OC3_B
all_pcd_fab,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
all_pcd_fab,XXGPP_B_13_PLTRST_B
all_pcd_fab,XXGPP_B_12_SLP_S0_B
all_pcd_fab,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
all_pcd_fab,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
all_pcd_fab,XXGPP_B_1_USBC_SMLDATA
all_pcd_fab,XXGPP_B_0_USBC_SMLCLK
all_pcd_fab,XXGPP_A_9_OSSE_SMLDATA
all_pcd_fab,XXGPP_A_8_OSSE_SMLCLK
all_pcd_fab,XXGPP_A_6_ESPI_RESET_B
all_pcd_fab,XXGPP_A_5_ESPI_CLK
all_pcd_fab,XXGPP_A_4_ESPI_CS0_B
all_pcd_fab,XXGPP_A_3_ESPI_IO_3_PRIACK_B
all_pcd_fab,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
all_pcd_fab,XXGPP_A_17_ESPI_CS3_B
all_pcd_fab,XXGPP_A_16_ESPI_CS2_B
all_pcd_fab,XXGPP_A_15_DNX_FORCE_RELOAD
all_pcd_fab,XXGPP_A_13_ESPI_CS1_B
all_pcd_fab,XXGPP_A_12
all_pcd_fab,XXGPP_A_11
all_pcd_fab,XXGPP_A_10_OSSE_SMLALERT_B
all_pcd_fab,XXGPP_A_1_ESPI_IO_1
all_pcd_fab,XXGPP_A_0_ESPI_IO_0
all_pcd_fab,XXDDSP_HPDA
all_pcd_fab,XXCLKOUT_SOC_8_P_DP
all_pcd_fab,XXCLKOUT_SOC_8_N_DP
all_pcd_fab,XXCLKOUT_SOC_7_P_DP
all_pcd_fab,XXCLKOUT_SOC_7_N_DP
all_pcd_fab,XXCLKOUT_SOC_6_P_DP
all_pcd_fab,XXCLKOUT_SOC_6_N_DP
all_pcd_fab,XXCLKOUT_SOC_5_P_DP
all_pcd_fab,XXCLKOUT_SOC_5_N_DP
all_pcd_fab,XXCLKOUT_SOC_4_P_DP
all_pcd_fab,XXCLKOUT_SOC_4_N_DP
all_pcd_fab,XXCLKOUT_SOC_3_P_DP
all_pcd_fab,XXCLKOUT_SOC_3_N_DP
all_pcd_fab,XXCLKOUT_SOC_2_P_DP
all_pcd_fab,XXCLKOUT_SOC_2_N_DP
all_pcd_fab,XXCLKOUT_SOC_1_P_DP
all_pcd_fab,XXCLKOUT_SOC_1_N_DP
all_pcd_fab,XXCLKOUT_SOC_0_P_DP
all_pcd_fab,XXCLKOUT_SOC_0_N_DP
all_pcd_fab,XXUSB2B_ID
all_pcd_fab,XXGPP_H_24_ESPI_ALERT4_B
all_pcd_fab,XXGPP_H_23_ESPI_CS4_B
all_pcd_fab,XXGPP_H_18
all_pcd_fab,XXGPP_H_12
all_pcd_fab,XXGPP_F_21
all_pcd_fab,XXGPP_E_4
all_pcd_fab,XXGPP_E_0
all_pcd_fab,XXGPP_A_7
all_pcd_fab,XXGPP_A_14_ADR_COMPLETE
all_pcd_fab,XXMLK_RST_B
all_pcd_fab,XXMLK_DATA
all_pcd_fab,XXMLK_CLK
all_pcd_fab,XXPCIE5_REF_PAD_CLK_N
all_pcd_fab,XXPCIE5_REF_PAD_CLK_P
all_pcd_fab,XXTYPEC_0_AUXPAD_N
all_pcd_fab,XXTYPEC_0_AUXPAD_P
all_pcd_fab,XXTYPEC_0_TX0_N
all_pcd_fab,XXTYPEC_0_TX0_P
all_pcd_fab,XXTYPEC_0_TX1_N
all_pcd_fab,XXTYPEC_0_TX1_P
all_pcd_fab,XXTYPEC_0_TXRX0_N
all_pcd_fab,XXTYPEC_0_TXRX0_P
all_pcd_fab,XXTYPEC_0_TXRX1_N
all_pcd_fab,XXTYPEC_0_TXRX1_P
all_pcd_fab,XXTYPEC_1_AUXPAD_N
all_pcd_fab,XXTYPEC_1_AUXPAD_P
all_pcd_fab,XXTYPEC_1_TX0_N
all_pcd_fab,XXTYPEC_1_TX0_P
all_pcd_fab,XXTYPEC_1_TX1_N
all_pcd_fab,XXTYPEC_1_TX1_P
all_pcd_fab,XXTYPEC_1_TXRX0_N
all_pcd_fab,XXTYPEC_1_TXRX0_P
all_pcd_fab,XXTYPEC_1_TXRX1_N
all_pcd_fab,XXTYPEC_1_TXRX1_P
all_pcd_fab,XXTYPEC_2_AUXPAD_N
all_pcd_fab,XXTYPEC_2_AUXPAD_P
all_pcd_fab,XXTYPEC_2_TX0_N
all_pcd_fab,XXTYPEC_2_TX0_P
all_pcd_fab,XXTYPEC_2_TX1_N
all_pcd_fab,XXTYPEC_2_TX1_P
all_pcd_fab,XXTYPEC_2_TXRX0_N
all_pcd_fab,XXTYPEC_2_TXRX0_P
all_pcd_fab,XXTYPEC_2_TXRX1_N
all_pcd_fab,XXTYPEC_2_TXRX1_P
all_pcd_fab,XXTYPEC_3_AUXPAD_N
all_pcd_fab,XXTYPEC_3_AUXPAD_P
all_pcd_fab,XXTYPEC_3_TX0_N
all_pcd_fab,XXTYPEC_3_TX0_P
all_pcd_fab,XXTYPEC_3_TX1_N
all_pcd_fab,XXTYPEC_3_TX1_P
all_pcd_fab,XXTYPEC_3_TXRX0_N
all_pcd_fab,XXTYPEC_3_TXRX0_P
all_pcd_fab,XXTYPEC_3_TXRX1_N
all_pcd_fab,XXTYPEC_3_TXRX1_P
all_pcd_fab,XXPCIE_GEN4_1_LAN_0_RX_N
all_pcd_fab,XXPCIE_GEN4_1_LAN_0_RX_P
all_pcd_fab,XXPCIE_GEN4_1_LAN_0_TX_N
all_pcd_fab,XXPCIE_GEN4_1_LAN_0_TX_P
all_pcd_fab,XXPCIE_GEN4_2_RX_N
all_pcd_fab,XXPCIE_GEN4_2_RX_P
all_pcd_fab,XXPCIE_GEN4_2_TX_N
all_pcd_fab,XXPCIE_GEN4_2_TX_P
all_pcd_fab,XXPCIE_GEN4_3_RX_N
all_pcd_fab,XXPCIE_GEN4_3_RX_P
all_pcd_fab,XXPCIE_GEN4_3_TX_N
all_pcd_fab,XXPCIE_GEN4_3_TX_P
all_pcd_fab,XXPCIE_GEN4_4_RX_N
all_pcd_fab,XXPCIE_GEN4_4_RX_P
all_pcd_fab,XXPCIE_GEN4_4_TX_N
all_pcd_fab,XXPCIE_GEN4_4_TX_P
all_pcd_fab,XXPCIE_GEN4_5_RX_N
all_pcd_fab,XXPCIE_GEN4_5_RX_P
all_pcd_fab,XXPCIE_GEN4_5_TX_N
all_pcd_fab,XXPCIE_GEN4_5_TX_P
all_pcd_fab,XXPCIE_GEN4_6_RX_N
all_pcd_fab,XXPCIE_GEN4_6_RX_P
all_pcd_fab,XXPCIE_GEN4_6_TX_N
all_pcd_fab,XXPCIE_GEN4_6_TX_P
all_pcd_fab,XXPCIE_GEN4_7_RX_N
all_pcd_fab,XXPCIE_GEN4_7_RX_P
all_pcd_fab,XXPCIE_GEN4_7_TX_N
all_pcd_fab,XXPCIE_GEN4_7_TX_P
all_pcd_fab,XXPCIE_GEN4_8_RX_N
all_pcd_fab,XXPCIE_GEN4_8_RX_P
all_pcd_fab,XXPCIE_GEN4_8_TX_N
all_pcd_fab,XXPCIE_GEN4_8_TX_P
all_pcd_fab,XXMBPB_0
all_pcd_fab,XXMBPB_1
all_pcd_fab,XXMBPB_2
all_pcd_fab,XXMBPB_3
all_pcd_fab,XXTRIG_SMB5
all_pcd_hptp,XXHPTP_PCD_CLK
all_pcd_hptp,XXRTCX1__HPC
all_pcd_hptp,XXXTAL_IN__HPC
all_pcd_hptp,XXTAMCLK__EC
all_pcd_hptp,XXXTAL_OUT
all_pcd_hptp,XXUSB2A_ID
all_pcd_hptp,XXUSB2_8_P
all_pcd_hptp,XXUSB2_8_N
all_pcd_hptp,XXUSB2_7_P
all_pcd_hptp,XXUSB2_7_N
all_pcd_hptp,XXUSB2_6_P
all_pcd_hptp,XXUSB2_6_N
all_pcd_hptp,XXUSB2_5_P
all_pcd_hptp,XXUSB2_5_N
all_pcd_hptp,XXUSB2_4_P
all_pcd_hptp,XXUSB2_4_N
all_pcd_hptp,XXUSB2_3_P
all_pcd_hptp,XXUSB2_3_N
all_pcd_hptp,XXUSB2_2_P
all_pcd_hptp,XXUSB2_2_N
all_pcd_hptp,XXUSB2_1_P
all_pcd_hptp,XXUSB2_1_N
all_pcd_hptp,XXSPI0_TPM_CS_B
all_pcd_hptp,XXSPI0_MOSI_IO_0
all_pcd_hptp,XXSPI0_MISO_IO_1
all_pcd_hptp,XXSPI0_FLASH_1_CS_B
all_pcd_hptp,XXSPI0_FLASH_0_CS_B
all_pcd_hptp,XXSPI0_CLK
all_pcd_hptp,XXRTCX2
all_pcd_hptp,XXEDM_SOC
all_pcd_hptp,XXEDM_SOC_GND
all_pcd_hptp,XXL_VDDEN
all_pcd_hptp,XXL_BKLTEN
all_pcd_hptp,XXL_BKLTCTL
all_pcd_hptp,XXHPTP_PCD_TX_7
all_pcd_hptp,XXHPTP_PCD_TX_6
all_pcd_hptp,XXHPTP_PCD_TX_5
all_pcd_hptp,XXHPTP_PCD_TX_4
all_pcd_hptp,XXHPTP_PCD_TX_3
all_pcd_hptp,XXHPTP_PCD_TX_2
all_pcd_hptp,XXHPTP_PCD_TX_1
all_pcd_hptp,XXHPTP_PCD_TX_0
all_pcd_hptp,XXHPTP_PCD_RX_7
all_pcd_hptp,XXHPTP_PCD_RX_6
all_pcd_hptp,XXHPTP_PCD_RX_5
all_pcd_hptp,XXHPTP_PCD_RX_4
all_pcd_hptp,XXHPTP_PCD_RX_3
all_pcd_hptp,XXHPTP_PCD_RX_2
all_pcd_hptp,XXHPTP_PCD_RX_1
all_pcd_hptp,XXHPTP_PCD_RX_0
all_pcd_hptp,XXHPTP_PCD_CTL
all_pcd_hptp,XXGPP_V_9_SLP_S5_B
all_pcd_hptp,XXGPP_V_8_SLP_WLAN_B
all_pcd_hptp,XXGPP_V_7_SUSCLK
all_pcd_hptp,XXGPP_V_6_SLP_A_B
all_pcd_hptp,XXGPP_V_5_SLP_S4_B
all_pcd_hptp,XXGPP_V_4_SLP_S3_B
all_pcd_hptp,XXGPP_V_3_PWRBTN_B
all_pcd_hptp,XXGPP_V_2_SOC_WAKE_B
all_pcd_hptp,XXGPP_V_17
all_pcd_hptp,XXGPP_V_16_VCCST_EN
all_pcd_hptp,XXGPP_V_15_THERMTRIP_B
all_pcd_hptp,XXGPP_V_14_FORCEPR_B
all_pcd_hptp,XXGPP_V_13_CATERR_B
all_pcd_hptp,XXGPP_V_12_WAKE_B
all_pcd_hptp,XXGPP_V_11_SLP_LAN_B
all_pcd_hptp,XXGPP_V_10_LANPHYPC
all_pcd_hptp,XXGPP_V_1_AC_PRESENT
all_pcd_hptp,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
all_pcd_hptp,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
all_pcd_hptp,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
all_pcd_hptp,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
all_pcd_hptp,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
all_pcd_hptp,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
all_pcd_hptp,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
all_pcd_hptp,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
all_pcd_hptp,XXGPP_H_9_UART0_TXD
all_pcd_hptp,XXGPP_H_8_UART0_RXD
all_pcd_hptp,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
all_pcd_hptp,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
all_pcd_hptp,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
all_pcd_hptp,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
all_pcd_hptp,XXGPP_H_3_MIC_MUTE
all_pcd_hptp,XXGPP_H_22_I2C1_SCL_I3C1_SCL
all_pcd_hptp,XXGPP_H_21_I2C1_SDA_I3C1_SDA
all_pcd_hptp,XXGPP_H_20_I2C0_SCL_I3C0_SCL
all_pcd_hptp,XXGPP_H_19_I2C0_SDA_I3C0_SDA
all_pcd_hptp,XXGPP_H_17_MIC_MUTE_LED
all_pcd_hptp,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
all_pcd_hptp,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
all_pcd_hptp,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
all_pcd_hptp,XXGPP_H_13_CPU_C10_GATE_B
all_pcd_hptp,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
all_pcd_hptp,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
all_pcd_hptp,XXGPP_H_1
all_pcd_hptp,XXGPP_H_0
all_pcd_hptp,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
all_pcd_hptp,XXGPP_F_8_FUSA_DIAGTEST_MODE
all_pcd_hptp,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
all_pcd_hptp,XXGPP_F_6_CNV_PA_BLANKING
all_pcd_hptp,XXGPP_F_5_CRF_CLKREQ
all_pcd_hptp,XXGPP_F_4_CNV_RF_RESET_B
all_pcd_hptp,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
all_pcd_hptp,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
all_pcd_hptp,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
all_pcd_hptp,XXGPP_F_20
all_pcd_hptp,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
all_pcd_hptp,XXGPP_F_19
all_pcd_hptp,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
all_pcd_hptp,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
all_pcd_hptp,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
all_pcd_hptp,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
all_pcd_hptp,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
all_pcd_hptp,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
all_pcd_hptp,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
all_pcd_hptp,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
all_pcd_hptp,XXGPP_F_10_A_ISH_GP_6
all_pcd_hptp,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
all_pcd_hptp,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
all_pcd_hptp,XXGPP_E_9_USB2_OC0_B
all_pcd_hptp,XXGPP_E_8_DDPA_CTRLDATA
all_pcd_hptp,XXGPP_E_7_DDPA_CTRLCLK
all_pcd_hptp,XXGPP_E_6
all_pcd_hptp,XXGPP_E_5_ISH_GP_7
all_pcd_hptp,XXGPP_E_3_CPU_GP_0
all_pcd_hptp,XXGPP_E_22_THC0_SPI1_DSYNC
all_pcd_hptp,XXGPP_E_21_PMCALERT_B
all_pcd_hptp,XXGPP_E_20_PMC_I2C_SCL
all_pcd_hptp,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
all_pcd_hptp,XXGPP_E_19_PMC_I2C_SDA
all_pcd_hptp,XXGPP_E_18_THC0_SPI1_INT_B
all_pcd_hptp,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
all_pcd_hptp,XXGPP_E_16_THC0_SPI1_RST_B
all_pcd_hptp,XXGPP_E_15_THC0_SPI1_IO_3
all_pcd_hptp,XXGPP_E_14_THC0_SPI1_IO_2
all_pcd_hptp,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
all_pcd_hptp,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
all_pcd_hptp,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
all_pcd_hptp,XXGPP_E_10
all_pcd_hptp,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
all_pcd_hptp,XXGPP_D_9_I2S_MCLK1_OUT
all_pcd_hptp,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
all_pcd_hptp,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
all_pcd_hptp,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
all_pcd_hptp,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
all_pcd_hptp,XXGPP_D_4_IMGCLKOUT_0
all_pcd_hptp,XXGPP_D_3_CPU_GP_1
all_pcd_hptp,XXGPP_D_25_ESPI_ALERT3_B
all_pcd_hptp,XXGPP_D_24_ESPI_ALERT2_B
all_pcd_hptp,XXGPP_D_22_BPKI3C_SDA
all_pcd_hptp,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
all_pcd_hptp,XXGPP_D_20_SRCCLKREQ7_B
all_pcd_hptp,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
all_pcd_hptp,XXGPP_D_19_TBT_LSX0_OE
all_pcd_hptp,XXGPP_D_18_SRCCLKREQ6_B
all_pcd_hptp,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
all_pcd_hptp,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
all_pcd_hptp,XXGPP_D_15
all_pcd_hptp,XXGPP_D_14_TBT_LSX3_OE
all_pcd_hptp,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
all_pcd_hptp,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
all_pcd_hptp,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
all_pcd_hptp,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
all_pcd_hptp,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
all_pcd_hptp,XXGPP_D_0_IMGCLKOUT_1
all_pcd_hptp,XXGPP_C_9_SRCCLKREQ0_B
all_pcd_hptp,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
all_pcd_hptp,XXGPP_C_7_SML1DATA
all_pcd_hptp,XXGPP_C_6_SML1CLK
all_pcd_hptp,XXGPP_C_5_SML0ALERT_B
all_pcd_hptp,XXGPP_C_4_SML0DATA
all_pcd_hptp,XXGPP_C_3_SML0CLK
all_pcd_hptp,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
all_pcd_hptp,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
all_pcd_hptp,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
all_pcd_hptp,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
all_pcd_hptp,XXGPP_C_2_SMBALERT_B
all_pcd_hptp,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
all_pcd_hptp,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
all_pcd_hptp,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
all_pcd_hptp,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
all_pcd_hptp,XXGPP_C_15
all_pcd_hptp,XXGPP_C_14_SRCCLKREQ5_B
all_pcd_hptp,XXGPP_C_13_SRCCLKREQ4_B
all_pcd_hptp,XXGPP_C_12_SRCCLKREQ3_B
all_pcd_hptp,XXGPP_C_11_SRCCLKREQ2_B
all_pcd_hptp,XXGPP_C_10_SRCCLKREQ1_B
all_pcd_hptp,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
all_pcd_hptp,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
all_pcd_hptp,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
all_pcd_hptp,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
all_pcd_hptp,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
all_pcd_hptp,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
all_pcd_hptp,XXGPP_B_25_ESPI_ALERT1_B
all_pcd_hptp,XXGPP_B_24_ESPI_ALERT0_B
all_pcd_hptp,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
all_pcd_hptp,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
all_pcd_hptp,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
all_pcd_hptp,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
all_pcd_hptp,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
all_pcd_hptp,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
all_pcd_hptp,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
all_pcd_hptp,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
all_pcd_hptp,XXGPP_B_16_TBT_LSX1_OE
all_pcd_hptp,XXGPP_B_15_USB2_OC3_B
all_pcd_hptp,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
all_pcd_hptp,XXGPP_B_13_PLTRST_B
all_pcd_hptp,XXGPP_B_12_SLP_S0_B
all_pcd_hptp,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
all_pcd_hptp,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
all_pcd_hptp,XXGPP_B_1_USBC_SMLDATA
all_pcd_hptp,XXGPP_B_0_USBC_SMLCLK
all_pcd_hptp,XXGPP_A_9_OSSE_SMLDATA
all_pcd_hptp,XXGPP_A_8_OSSE_SMLCLK
all_pcd_hptp,XXGPP_A_6_ESPI_RESET_B
all_pcd_hptp,XXGPP_A_5_ESPI_CLK
all_pcd_hptp,XXGPP_A_4_ESPI_CS0_B
all_pcd_hptp,XXGPP_A_3_ESPI_IO_3_PRIACK_B
all_pcd_hptp,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
all_pcd_hptp,XXGPP_A_17_ESPI_CS3_B
all_pcd_hptp,XXGPP_A_16_ESPI_CS2_B
all_pcd_hptp,XXGPP_A_15_DNX_FORCE_RELOAD
all_pcd_hptp,XXGPP_A_13_ESPI_CS1_B
all_pcd_hptp,XXGPP_A_12
all_pcd_hptp,XXGPP_A_11
all_pcd_hptp,XXGPP_A_10_OSSE_SMLALERT_B
all_pcd_hptp,XXGPP_A_1_ESPI_IO_1
all_pcd_hptp,XXGPP_A_0_ESPI_IO_0
all_pcd_hptp,XXDDSP_HPDA
all_pcd_hptp,XXCLKOUT_SOC_8_P_DP
all_pcd_hptp,XXCLKOUT_SOC_8_N_DP
all_pcd_hptp,XXCLKOUT_SOC_7_P_DP
all_pcd_hptp,XXCLKOUT_SOC_7_N_DP
all_pcd_hptp,XXCLKOUT_SOC_6_P_DP
all_pcd_hptp,XXCLKOUT_SOC_6_N_DP
all_pcd_hptp,XXCLKOUT_SOC_5_P_DP
all_pcd_hptp,XXCLKOUT_SOC_5_N_DP
all_pcd_hptp,XXCLKOUT_SOC_4_P_DP
all_pcd_hptp,XXCLKOUT_SOC_4_N_DP
all_pcd_hptp,XXCLKOUT_SOC_3_P_DP
all_pcd_hptp,XXCLKOUT_SOC_3_N_DP
all_pcd_hptp,XXCLKOUT_SOC_2_P_DP
all_pcd_hptp,XXCLKOUT_SOC_2_N_DP
all_pcd_hptp,XXCLKOUT_SOC_1_P_DP
all_pcd_hptp,XXCLKOUT_SOC_1_N_DP
all_pcd_hptp,XXCLKOUT_SOC_0_P_DP
all_pcd_hptp,XXCLKOUT_SOC_0_N_DP
all_pcd_hptp,XXUSB2B_ID
all_pcd_hptp,XXGPP_H_24_ESPI_ALERT4_B
all_pcd_hptp,XXGPP_H_23_ESPI_CS4_B
all_pcd_hptp,XXGPP_H_18
all_pcd_hptp,XXGPP_H_12
all_pcd_hptp,XXGPP_F_21
all_pcd_hptp,XXGPP_E_4
all_pcd_hptp,XXGPP_E_0
all_pcd_hptp,XXGPP_A_7
all_pcd_hptp,XXGPP_A_14_ADR_COMPLETE
all_pcd_hptp,XXMLK_RST_B
all_pcd_hptp,XXMLK_DATA
all_pcd_hptp,XXMLK_CLK
all_pcd_hptp,XXPCIE5_REF_PAD_CLK_N
all_pcd_hptp,XXPCIE5_REF_PAD_CLK_P
all_pcd_hptp,XXTYPEC_0_AUXPAD_N
all_pcd_hptp,XXTYPEC_0_AUXPAD_P
all_pcd_hptp,XXTYPEC_0_TX0_N
all_pcd_hptp,XXTYPEC_0_TX0_P
all_pcd_hptp,XXTYPEC_0_TX1_N
all_pcd_hptp,XXTYPEC_0_TX1_P
all_pcd_hptp,XXTYPEC_0_TXRX0_N
all_pcd_hptp,XXTYPEC_0_TXRX0_P
all_pcd_hptp,XXTYPEC_0_TXRX1_N
all_pcd_hptp,XXTYPEC_0_TXRX1_P
all_pcd_hptp,XXTYPEC_1_AUXPAD_N
all_pcd_hptp,XXTYPEC_1_AUXPAD_P
all_pcd_hptp,XXTYPEC_1_TX0_N
all_pcd_hptp,XXTYPEC_1_TX0_P
all_pcd_hptp,XXTYPEC_1_TX1_N
all_pcd_hptp,XXTYPEC_1_TX1_P
all_pcd_hptp,XXTYPEC_1_TXRX0_N
all_pcd_hptp,XXTYPEC_1_TXRX0_P
all_pcd_hptp,XXTYPEC_1_TXRX1_N
all_pcd_hptp,XXTYPEC_1_TXRX1_P
all_pcd_hptp,XXTYPEC_2_AUXPAD_N
all_pcd_hptp,XXTYPEC_2_AUXPAD_P
all_pcd_hptp,XXTYPEC_2_TX0_N
all_pcd_hptp,XXTYPEC_2_TX0_P
all_pcd_hptp,XXTYPEC_2_TX1_N
all_pcd_hptp,XXTYPEC_2_TX1_P
all_pcd_hptp,XXTYPEC_2_TXRX0_N
all_pcd_hptp,XXTYPEC_2_TXRX0_P
all_pcd_hptp,XXTYPEC_2_TXRX1_N
all_pcd_hptp,XXTYPEC_2_TXRX1_P
all_pcd_hptp,XXTYPEC_3_AUXPAD_N
all_pcd_hptp,XXTYPEC_3_AUXPAD_P
all_pcd_hptp,XXTYPEC_3_TX0_N
all_pcd_hptp,XXTYPEC_3_TX0_P
all_pcd_hptp,XXTYPEC_3_TX1_N
all_pcd_hptp,XXTYPEC_3_TX1_P
all_pcd_hptp,XXTYPEC_3_TXRX0_N
all_pcd_hptp,XXTYPEC_3_TXRX0_P
all_pcd_hptp,XXTYPEC_3_TXRX1_N
all_pcd_hptp,XXTYPEC_3_TXRX1_P
all_pcd_hptp,XXPCIE_GEN4_1_LAN_0_RX_N
all_pcd_hptp,XXPCIE_GEN4_1_LAN_0_RX_P
all_pcd_hptp,XXPCIE_GEN4_1_LAN_0_TX_N
all_pcd_hptp,XXPCIE_GEN4_1_LAN_0_TX_P
all_pcd_hptp,XXPCIE_GEN4_2_RX_N
all_pcd_hptp,XXPCIE_GEN4_2_RX_P
all_pcd_hptp,XXPCIE_GEN4_2_TX_N
all_pcd_hptp,XXPCIE_GEN4_2_TX_P
all_pcd_hptp,XXPCIE_GEN4_3_RX_N
all_pcd_hptp,XXPCIE_GEN4_3_RX_P
all_pcd_hptp,XXPCIE_GEN4_3_TX_N
all_pcd_hptp,XXPCIE_GEN4_3_TX_P
all_pcd_hptp,XXPCIE_GEN4_4_RX_N
all_pcd_hptp,XXPCIE_GEN4_4_RX_P
all_pcd_hptp,XXPCIE_GEN4_4_TX_N
all_pcd_hptp,XXPCIE_GEN4_4_TX_P
all_pcd_hptp,XXPCIE_GEN4_5_RX_N
all_pcd_hptp,XXPCIE_GEN4_5_RX_P
all_pcd_hptp,XXPCIE_GEN4_5_TX_N
all_pcd_hptp,XXPCIE_GEN4_5_TX_P
all_pcd_hptp,XXPCIE_GEN4_6_RX_N
all_pcd_hptp,XXPCIE_GEN4_6_RX_P
all_pcd_hptp,XXPCIE_GEN4_6_TX_N
all_pcd_hptp,XXPCIE_GEN4_6_TX_P
all_pcd_hptp,XXPCIE_GEN4_7_RX_N
all_pcd_hptp,XXPCIE_GEN4_7_RX_P
all_pcd_hptp,XXPCIE_GEN4_7_TX_N
all_pcd_hptp,XXPCIE_GEN4_7_TX_P
all_pcd_hptp,XXPCIE_GEN4_8_RX_N
all_pcd_hptp,XXPCIE_GEN4_8_RX_P
all_pcd_hptp,XXPCIE_GEN4_8_TX_N
all_pcd_hptp,XXPCIE_GEN4_8_TX_P
all_pcd_hptp,XXMBPB_0
all_pcd_hptp,XXMBPB_1
all_pcd_hptp,XXMBPB_2
all_pcd_hptp,XXMBPB_3
all_pcd_hptp,XXTRIG_SMB5
all_pcd_tam,XXRTCX1__HPC
all_pcd_tam,XXXTAL_IN__HPC
all_pcd_tam,XXTAMCLK__EC
all_pcd_tam,XXXTAL_OUT
all_pcd_tam,XXUSB2A_ID
all_pcd_tam,XXUSB2_8_P
all_pcd_tam,XXUSB2_8_N
all_pcd_tam,XXUSB2_7_P
all_pcd_tam,XXUSB2_7_N
all_pcd_tam,XXUSB2_6_P
all_pcd_tam,XXUSB2_6_N
all_pcd_tam,XXUSB2_5_P
all_pcd_tam,XXUSB2_5_N
all_pcd_tam,XXUSB2_4_P
all_pcd_tam,XXUSB2_4_N
all_pcd_tam,XXUSB2_3_P
all_pcd_tam,XXUSB2_3_N
all_pcd_tam,XXUSB2_2_P
all_pcd_tam,XXUSB2_2_N
all_pcd_tam,XXUSB2_1_P
all_pcd_tam,XXUSB2_1_N
all_pcd_tam,XXSPI0_TPM_CS_B
all_pcd_tam,XXSPI0_MOSI_IO_0
all_pcd_tam,XXSPI0_MISO_IO_1
all_pcd_tam,XXSPI0_FLASH_1_CS_B
all_pcd_tam,XXSPI0_FLASH_0_CS_B
all_pcd_tam,XXSPI0_CLK
all_pcd_tam,XXRTCX2
all_pcd_tam,XXEDM_SOC
all_pcd_tam,XXEDM_SOC_GND
all_pcd_tam,XXL_VDDEN
all_pcd_tam,XXL_BKLTEN
all_pcd_tam,XXL_BKLTCTL
all_pcd_tam,XXHPTP_PCD_TX_7
all_pcd_tam,XXHPTP_PCD_TX_6
all_pcd_tam,XXHPTP_PCD_TX_5
all_pcd_tam,XXHPTP_PCD_TX_4
all_pcd_tam,XXHPTP_PCD_TX_3
all_pcd_tam,XXHPTP_PCD_TX_2
all_pcd_tam,XXHPTP_PCD_TX_1
all_pcd_tam,XXHPTP_PCD_TX_0
all_pcd_tam,XXHPTP_PCD_RX_7
all_pcd_tam,XXHPTP_PCD_RX_6
all_pcd_tam,XXHPTP_PCD_RX_5
all_pcd_tam,XXHPTP_PCD_RX_4
all_pcd_tam,XXHPTP_PCD_RX_3
all_pcd_tam,XXHPTP_PCD_RX_2
all_pcd_tam,XXHPTP_PCD_RX_1
all_pcd_tam,XXHPTP_PCD_RX_0
all_pcd_tam,XXHPTP_PCD_CTL
all_pcd_tam,XXHPTP_PCD_CLK
all_pcd_tam,XXGPP_V_9_SLP_S5_B
all_pcd_tam,XXGPP_V_8_SLP_WLAN_B
all_pcd_tam,XXGPP_V_7_SUSCLK
all_pcd_tam,XXGPP_V_6_SLP_A_B
all_pcd_tam,XXGPP_V_5_SLP_S4_B
all_pcd_tam,XXGPP_V_4_SLP_S3_B
all_pcd_tam,XXGPP_V_3_PWRBTN_B
all_pcd_tam,XXGPP_V_2_SOC_WAKE_B
all_pcd_tam,XXGPP_V_17
all_pcd_tam,XXGPP_V_16_VCCST_EN
all_pcd_tam,XXGPP_V_15_THERMTRIP_B
all_pcd_tam,XXGPP_V_14_FORCEPR_B
all_pcd_tam,XXGPP_V_13_CATERR_B
all_pcd_tam,XXGPP_V_12_WAKE_B
all_pcd_tam,XXGPP_V_11_SLP_LAN_B
all_pcd_tam,XXGPP_V_10_LANPHYPC
all_pcd_tam,XXGPP_V_1_AC_PRESENT
all_pcd_tam,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
all_pcd_tam,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
all_pcd_tam,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
all_pcd_tam,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
all_pcd_tam,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
all_pcd_tam,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
all_pcd_tam,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
all_pcd_tam,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
all_pcd_tam,XXGPP_H_9_UART0_TXD
all_pcd_tam,XXGPP_H_8_UART0_RXD
all_pcd_tam,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
all_pcd_tam,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
all_pcd_tam,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
all_pcd_tam,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
all_pcd_tam,XXGPP_H_3_MIC_MUTE
all_pcd_tam,XXGPP_H_22_I2C1_SCL_I3C1_SCL
all_pcd_tam,XXGPP_H_21_I2C1_SDA_I3C1_SDA
all_pcd_tam,XXGPP_H_20_I2C0_SCL_I3C0_SCL
all_pcd_tam,XXGPP_H_19_I2C0_SDA_I3C0_SDA
all_pcd_tam,XXGPP_H_17_MIC_MUTE_LED
all_pcd_tam,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
all_pcd_tam,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
all_pcd_tam,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
all_pcd_tam,XXGPP_H_13_CPU_C10_GATE_B
all_pcd_tam,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
all_pcd_tam,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
all_pcd_tam,XXGPP_H_1
all_pcd_tam,XXGPP_H_0
all_pcd_tam,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
all_pcd_tam,XXGPP_F_8_FUSA_DIAGTEST_MODE
all_pcd_tam,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
all_pcd_tam,XXGPP_F_6_CNV_PA_BLANKING
all_pcd_tam,XXGPP_F_5_CRF_CLKREQ
all_pcd_tam,XXGPP_F_4_CNV_RF_RESET_B
all_pcd_tam,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
all_pcd_tam,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
all_pcd_tam,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
all_pcd_tam,XXGPP_F_20
all_pcd_tam,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
all_pcd_tam,XXGPP_F_19
all_pcd_tam,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
all_pcd_tam,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
all_pcd_tam,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
all_pcd_tam,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
all_pcd_tam,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
all_pcd_tam,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
all_pcd_tam,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
all_pcd_tam,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
all_pcd_tam,XXGPP_F_10_A_ISH_GP_6
all_pcd_tam,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
all_pcd_tam,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
all_pcd_tam,XXGPP_E_9_USB2_OC0_B
all_pcd_tam,XXGPP_E_8_DDPA_CTRLDATA
all_pcd_tam,XXGPP_E_7_DDPA_CTRLCLK
all_pcd_tam,XXGPP_E_6
all_pcd_tam,XXGPP_E_5_ISH_GP_7
all_pcd_tam,XXGPP_E_3_CPU_GP_0
all_pcd_tam,XXGPP_E_22_THC0_SPI1_DSYNC
all_pcd_tam,XXGPP_E_21_PMCALERT_B
all_pcd_tam,XXGPP_E_20_PMC_I2C_SCL
all_pcd_tam,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
all_pcd_tam,XXGPP_E_19_PMC_I2C_SDA
all_pcd_tam,XXGPP_E_18_THC0_SPI1_INT_B
all_pcd_tam,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
all_pcd_tam,XXGPP_E_16_THC0_SPI1_RST_B
all_pcd_tam,XXGPP_E_15_THC0_SPI1_IO_3
all_pcd_tam,XXGPP_E_14_THC0_SPI1_IO_2
all_pcd_tam,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
all_pcd_tam,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
all_pcd_tam,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
all_pcd_tam,XXGPP_E_10
all_pcd_tam,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
all_pcd_tam,XXGPP_D_9_I2S_MCLK1_OUT
all_pcd_tam,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
all_pcd_tam,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
all_pcd_tam,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
all_pcd_tam,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
all_pcd_tam,XXGPP_D_4_IMGCLKOUT_0
all_pcd_tam,XXGPP_D_3_CPU_GP_1
all_pcd_tam,XXGPP_D_25_ESPI_ALERT3_B
all_pcd_tam,XXGPP_D_24_ESPI_ALERT2_B
all_pcd_tam,XXGPP_D_22_BPKI3C_SDA
all_pcd_tam,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
all_pcd_tam,XXGPP_D_20_SRCCLKREQ7_B
all_pcd_tam,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
all_pcd_tam,XXGPP_D_19_TBT_LSX0_OE
all_pcd_tam,XXGPP_D_18_SRCCLKREQ6_B
all_pcd_tam,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
all_pcd_tam,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
all_pcd_tam,XXGPP_D_15
all_pcd_tam,XXGPP_D_14_TBT_LSX3_OE
all_pcd_tam,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
all_pcd_tam,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
all_pcd_tam,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
all_pcd_tam,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
all_pcd_tam,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
all_pcd_tam,XXGPP_D_0_IMGCLKOUT_1
all_pcd_tam,XXGPP_C_9_SRCCLKREQ0_B
all_pcd_tam,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
all_pcd_tam,XXGPP_C_7_SML1DATA
all_pcd_tam,XXGPP_C_6_SML1CLK
all_pcd_tam,XXGPP_C_5_SML0ALERT_B
all_pcd_tam,XXGPP_C_4_SML0DATA
all_pcd_tam,XXGPP_C_3_SML0CLK
all_pcd_tam,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
all_pcd_tam,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
all_pcd_tam,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
all_pcd_tam,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
all_pcd_tam,XXGPP_C_2_SMBALERT_B
all_pcd_tam,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
all_pcd_tam,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
all_pcd_tam,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
all_pcd_tam,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
all_pcd_tam,XXGPP_C_15
all_pcd_tam,XXGPP_C_14_SRCCLKREQ5_B
all_pcd_tam,XXGPP_C_13_SRCCLKREQ4_B
all_pcd_tam,XXGPP_C_12_SRCCLKREQ3_B
all_pcd_tam,XXGPP_C_11_SRCCLKREQ2_B
all_pcd_tam,XXGPP_C_10_SRCCLKREQ1_B
all_pcd_tam,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
all_pcd_tam,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
all_pcd_tam,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
all_pcd_tam,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
all_pcd_tam,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
all_pcd_tam,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
all_pcd_tam,XXGPP_B_25_ESPI_ALERT1_B
all_pcd_tam,XXGPP_B_24_ESPI_ALERT0_B
all_pcd_tam,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
all_pcd_tam,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
all_pcd_tam,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
all_pcd_tam,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
all_pcd_tam,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
all_pcd_tam,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
all_pcd_tam,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
all_pcd_tam,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
all_pcd_tam,XXGPP_B_16_TBT_LSX1_OE
all_pcd_tam,XXGPP_B_15_USB2_OC3_B
all_pcd_tam,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
all_pcd_tam,XXGPP_B_13_PLTRST_B
all_pcd_tam,XXGPP_B_12_SLP_S0_B
all_pcd_tam,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
all_pcd_tam,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
all_pcd_tam,XXGPP_B_1_USBC_SMLDATA
all_pcd_tam,XXGPP_B_0_USBC_SMLCLK
all_pcd_tam,XXGPP_A_9_OSSE_SMLDATA
all_pcd_tam,XXGPP_A_8_OSSE_SMLCLK
all_pcd_tam,XXGPP_A_6_ESPI_RESET_B
all_pcd_tam,XXGPP_A_5_ESPI_CLK
all_pcd_tam,XXGPP_A_4_ESPI_CS0_B
all_pcd_tam,XXGPP_A_3_ESPI_IO_3_PRIACK_B
all_pcd_tam,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
all_pcd_tam,XXGPP_A_17_ESPI_CS3_B
all_pcd_tam,XXGPP_A_16_ESPI_CS2_B
all_pcd_tam,XXGPP_A_15_DNX_FORCE_RELOAD
all_pcd_tam,XXGPP_A_13_ESPI_CS1_B
all_pcd_tam,XXGPP_A_12
all_pcd_tam,XXGPP_A_11
all_pcd_tam,XXGPP_A_10_OSSE_SMLALERT_B
all_pcd_tam,XXGPP_A_1_ESPI_IO_1
all_pcd_tam,XXGPP_A_0_ESPI_IO_0
all_pcd_tam,XXDDSP_HPDA
all_pcd_tam,XXCLKOUT_SOC_8_P_DP
all_pcd_tam,XXCLKOUT_SOC_8_N_DP
all_pcd_tam,XXCLKOUT_SOC_7_P_DP
all_pcd_tam,XXCLKOUT_SOC_7_N_DP
all_pcd_tam,XXCLKOUT_SOC_6_P_DP
all_pcd_tam,XXCLKOUT_SOC_6_N_DP
all_pcd_tam,XXCLKOUT_SOC_5_P_DP
all_pcd_tam,XXCLKOUT_SOC_5_N_DP
all_pcd_tam,XXCLKOUT_SOC_4_P_DP
all_pcd_tam,XXCLKOUT_SOC_4_N_DP
all_pcd_tam,XXCLKOUT_SOC_3_P_DP
all_pcd_tam,XXCLKOUT_SOC_3_N_DP
all_pcd_tam,XXCLKOUT_SOC_2_P_DP
all_pcd_tam,XXCLKOUT_SOC_2_N_DP
all_pcd_tam,XXCLKOUT_SOC_1_P_DP
all_pcd_tam,XXCLKOUT_SOC_1_N_DP
all_pcd_tam,XXCLKOUT_SOC_0_P_DP
all_pcd_tam,XXCLKOUT_SOC_0_N_DP
all_pcd_tam,XXUSB2B_ID
all_pcd_tam,XXGPP_H_24_ESPI_ALERT4_B
all_pcd_tam,XXGPP_H_23_ESPI_CS4_B
all_pcd_tam,XXGPP_H_18
all_pcd_tam,XXGPP_H_12
all_pcd_tam,XXGPP_F_21
all_pcd_tam,XXGPP_E_4
all_pcd_tam,XXGPP_E_0
all_pcd_tam,XXGPP_A_7
all_pcd_tam,XXGPP_A_14_ADR_COMPLETE
all_pcd_tam,XXMLK_RST_B
all_pcd_tam,XXMLK_DATA
all_pcd_tam,XXMLK_CLK
all_pcd_tam,XXPCIE5_REF_PAD_CLK_N
all_pcd_tam,XXPCIE5_REF_PAD_CLK_P
all_pcd_tam,XXTYPEC_0_AUXPAD_N
all_pcd_tam,XXTYPEC_0_AUXPAD_P
all_pcd_tam,XXTYPEC_0_TX0_N
all_pcd_tam,XXTYPEC_0_TX0_P
all_pcd_tam,XXTYPEC_0_TX1_N
all_pcd_tam,XXTYPEC_0_TX1_P
all_pcd_tam,XXTYPEC_0_TXRX0_N
all_pcd_tam,XXTYPEC_0_TXRX0_P
all_pcd_tam,XXTYPEC_0_TXRX1_N
all_pcd_tam,XXTYPEC_0_TXRX1_P
all_pcd_tam,XXTYPEC_1_AUXPAD_N
all_pcd_tam,XXTYPEC_1_AUXPAD_P
all_pcd_tam,XXTYPEC_1_TX0_N
all_pcd_tam,XXTYPEC_1_TX0_P
all_pcd_tam,XXTYPEC_1_TX1_N
all_pcd_tam,XXTYPEC_1_TX1_P
all_pcd_tam,XXTYPEC_1_TXRX0_N
all_pcd_tam,XXTYPEC_1_TXRX0_P
all_pcd_tam,XXTYPEC_1_TXRX1_N
all_pcd_tam,XXTYPEC_1_TXRX1_P
all_pcd_tam,XXTYPEC_2_AUXPAD_N
all_pcd_tam,XXTYPEC_2_AUXPAD_P
all_pcd_tam,XXTYPEC_2_TX0_N
all_pcd_tam,XXTYPEC_2_TX0_P
all_pcd_tam,XXTYPEC_2_TX1_N
all_pcd_tam,XXTYPEC_2_TX1_P
all_pcd_tam,XXTYPEC_2_TXRX0_N
all_pcd_tam,XXTYPEC_2_TXRX0_P
all_pcd_tam,XXTYPEC_2_TXRX1_N
all_pcd_tam,XXTYPEC_2_TXRX1_P
all_pcd_tam,XXTYPEC_3_AUXPAD_N
all_pcd_tam,XXTYPEC_3_AUXPAD_P
all_pcd_tam,XXTYPEC_3_TX0_N
all_pcd_tam,XXTYPEC_3_TX0_P
all_pcd_tam,XXTYPEC_3_TX1_N
all_pcd_tam,XXTYPEC_3_TX1_P
all_pcd_tam,XXTYPEC_3_TXRX0_N
all_pcd_tam,XXTYPEC_3_TXRX0_P
all_pcd_tam,XXTYPEC_3_TXRX1_N
all_pcd_tam,XXTYPEC_3_TXRX1_P
all_pcd_tam,XXPCIE_GEN4_1_LAN_0_RX_N
all_pcd_tam,XXPCIE_GEN4_1_LAN_0_RX_P
all_pcd_tam,XXPCIE_GEN4_1_LAN_0_TX_N
all_pcd_tam,XXPCIE_GEN4_1_LAN_0_TX_P
all_pcd_tam,XXPCIE_GEN4_2_RX_N
all_pcd_tam,XXPCIE_GEN4_2_RX_P
all_pcd_tam,XXPCIE_GEN4_2_TX_N
all_pcd_tam,XXPCIE_GEN4_2_TX_P
all_pcd_tam,XXPCIE_GEN4_3_RX_N
all_pcd_tam,XXPCIE_GEN4_3_RX_P
all_pcd_tam,XXPCIE_GEN4_3_TX_N
all_pcd_tam,XXPCIE_GEN4_3_TX_P
all_pcd_tam,XXPCIE_GEN4_4_RX_N
all_pcd_tam,XXPCIE_GEN4_4_RX_P
all_pcd_tam,XXPCIE_GEN4_4_TX_N
all_pcd_tam,XXPCIE_GEN4_4_TX_P
all_pcd_tam,XXPCIE_GEN4_5_RX_N
all_pcd_tam,XXPCIE_GEN4_5_RX_P
all_pcd_tam,XXPCIE_GEN4_5_TX_N
all_pcd_tam,XXPCIE_GEN4_5_TX_P
all_pcd_tam,XXPCIE_GEN4_6_RX_N
all_pcd_tam,XXPCIE_GEN4_6_RX_P
all_pcd_tam,XXPCIE_GEN4_6_TX_N
all_pcd_tam,XXPCIE_GEN4_6_TX_P
all_pcd_tam,XXPCIE_GEN4_7_RX_N
all_pcd_tam,XXPCIE_GEN4_7_RX_P
all_pcd_tam,XXPCIE_GEN4_7_TX_N
all_pcd_tam,XXPCIE_GEN4_7_TX_P
all_pcd_tam,XXPCIE_GEN4_8_RX_N
all_pcd_tam,XXPCIE_GEN4_8_RX_P
all_pcd_tam,XXPCIE_GEN4_8_TX_N
all_pcd_tam,XXPCIE_GEN4_8_TX_P
all_pcd_tam,XXMBPB_0
all_pcd_tam,XXMBPB_1
all_pcd_tam,XXMBPB_2
all_pcd_tam,XXMBPB_3
all_pcd_tam,XXTRIG_SMB5
all_pcd_ssn,XXHPTP_PCD_CLK__EC
all_pcd_ssn,XXSSN_IN_CLK__EC
all_pcd_ssn,XXSSN_OUTIN_CLK__EC
all_pcd_ssn,XXRTCX1__HPC
all_pcd_ssn,XXXTAL_IN__HPC
all_pcd_ssn,XXXTAL_OUT
all_pcd_ssn,XXUSB2A_ID
all_pcd_ssn,XXUSB2_8_P
all_pcd_ssn,XXUSB2_8_N
all_pcd_ssn,XXUSB2_7_P
all_pcd_ssn,XXUSB2_7_N
all_pcd_ssn,XXUSB2_6_P
all_pcd_ssn,XXUSB2_6_N
all_pcd_ssn,XXUSB2_5_P
all_pcd_ssn,XXUSB2_5_N
all_pcd_ssn,XXUSB2_4_P
all_pcd_ssn,XXUSB2_4_N
all_pcd_ssn,XXUSB2_3_P
all_pcd_ssn,XXUSB2_3_N
all_pcd_ssn,XXUSB2_2_P
all_pcd_ssn,XXUSB2_2_N
all_pcd_ssn,XXUSB2_1_P
all_pcd_ssn,XXUSB2_1_N
all_pcd_ssn,XXSPI0_TPM_CS_B
all_pcd_ssn,XXSPI0_MOSI_IO_0
all_pcd_ssn,XXSPI0_MISO_IO_1
all_pcd_ssn,XXSPI0_FLASH_1_CS_B
all_pcd_ssn,XXSPI0_FLASH_0_CS_B
all_pcd_ssn,XXSPI0_CLK
all_pcd_ssn,XXRTCX2
all_pcd_ssn,XXEDM_SOC
all_pcd_ssn,XXEDM_SOC_GND
all_pcd_ssn,XXL_VDDEN
all_pcd_ssn,XXL_BKLTEN
all_pcd_ssn,XXL_BKLTCTL
all_pcd_ssn,XXHPTP_PCD_TX_7
all_pcd_ssn,XXHPTP_PCD_TX_6
all_pcd_ssn,XXHPTP_PCD_TX_5
all_pcd_ssn,XXHPTP_PCD_TX_4
all_pcd_ssn,XXHPTP_PCD_TX_3
all_pcd_ssn,XXHPTP_PCD_TX_2
all_pcd_ssn,XXHPTP_PCD_TX_1
all_pcd_ssn,XXHPTP_PCD_TX_0
all_pcd_ssn,XXHPTP_PCD_RX_7
all_pcd_ssn,XXHPTP_PCD_RX_6
all_pcd_ssn,XXHPTP_PCD_RX_5
all_pcd_ssn,XXHPTP_PCD_RX_4
all_pcd_ssn,XXHPTP_PCD_RX_3
all_pcd_ssn,XXHPTP_PCD_RX_2
all_pcd_ssn,XXHPTP_PCD_RX_1
all_pcd_ssn,XXHPTP_PCD_RX_0
all_pcd_ssn,XXHPTP_PCD_CTL
all_pcd_ssn,XXGPP_V_9_SLP_S5_B
all_pcd_ssn,XXGPP_V_8_SLP_WLAN_B
all_pcd_ssn,XXGPP_V_7_SUSCLK
all_pcd_ssn,XXGPP_V_6_SLP_A_B
all_pcd_ssn,XXGPP_V_5_SLP_S4_B
all_pcd_ssn,XXGPP_V_4_SLP_S3_B
all_pcd_ssn,XXGPP_V_3_PWRBTN_B
all_pcd_ssn,XXGPP_V_2_SOC_WAKE_B
all_pcd_ssn,XXGPP_V_17
all_pcd_ssn,XXGPP_V_16_VCCST_EN
all_pcd_ssn,XXGPP_V_15_THERMTRIP_B
all_pcd_ssn,XXGPP_V_14_FORCEPR_B
all_pcd_ssn,XXGPP_V_13_CATERR_B
all_pcd_ssn,XXGPP_V_12_WAKE_B
all_pcd_ssn,XXGPP_V_11_SLP_LAN_B
all_pcd_ssn,XXGPP_V_10_LANPHYPC
all_pcd_ssn,XXGPP_V_1_AC_PRESENT
all_pcd_ssn,XXGPP_V_0_BATLOW_B
all_pcd_ssn,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
all_pcd_ssn,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
all_pcd_ssn,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
all_pcd_ssn,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
all_pcd_ssn,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
all_pcd_ssn,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
all_pcd_ssn,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
all_pcd_ssn,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
all_pcd_ssn,XXGPP_H_9_UART0_TXD
all_pcd_ssn,XXGPP_H_8_UART0_RXD
all_pcd_ssn,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
all_pcd_ssn,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
all_pcd_ssn,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
all_pcd_ssn,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
all_pcd_ssn,XXGPP_H_3_MIC_MUTE
all_pcd_ssn,XXGPP_H_22_I2C1_SCL_I3C1_SCL
all_pcd_ssn,XXGPP_H_21_I2C1_SDA_I3C1_SDA
all_pcd_ssn,XXGPP_H_20_I2C0_SCL_I3C0_SCL
all_pcd_ssn,XXGPP_H_19_I2C0_SDA_I3C0_SDA
all_pcd_ssn,XXGPP_H_17_MIC_MUTE_LED
all_pcd_ssn,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
all_pcd_ssn,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
all_pcd_ssn,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
all_pcd_ssn,XXGPP_H_13_CPU_C10_GATE_B
all_pcd_ssn,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
all_pcd_ssn,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
all_pcd_ssn,XXGPP_H_1
all_pcd_ssn,XXGPP_H_0
all_pcd_ssn,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
all_pcd_ssn,XXGPP_F_8_FUSA_DIAGTEST_MODE
all_pcd_ssn,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
all_pcd_ssn,XXGPP_F_6_CNV_PA_BLANKING
all_pcd_ssn,XXGPP_F_5_CRF_CLKREQ
all_pcd_ssn,XXGPP_F_4_CNV_RF_RESET_B
all_pcd_ssn,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
all_pcd_ssn,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
all_pcd_ssn,XXGPP_F_20
all_pcd_ssn,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
all_pcd_ssn,XXGPP_F_19
all_pcd_ssn,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
all_pcd_ssn,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
all_pcd_ssn,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
all_pcd_ssn,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
all_pcd_ssn,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
all_pcd_ssn,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
all_pcd_ssn,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
all_pcd_ssn,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
all_pcd_ssn,XXGPP_F_10_A_ISH_GP_6
all_pcd_ssn,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
all_pcd_ssn,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
all_pcd_ssn,XXGPP_E_9_USB2_OC0_B
all_pcd_ssn,XXGPP_E_8_DDPA_CTRLDATA
all_pcd_ssn,XXGPP_E_7_DDPA_CTRLCLK
all_pcd_ssn,XXGPP_E_6
all_pcd_ssn,XXGPP_E_5_ISH_GP_7
all_pcd_ssn,XXGPP_E_3_CPU_GP_0
all_pcd_ssn,XXGPP_E_22_THC0_SPI1_DSYNC
all_pcd_ssn,XXGPP_E_21_PMCALERT_B
all_pcd_ssn,XXGPP_E_20_PMC_I2C_SCL
all_pcd_ssn,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
all_pcd_ssn,XXGPP_E_19_PMC_I2C_SDA
all_pcd_ssn,XXGPP_E_18_THC0_SPI1_INT_B
all_pcd_ssn,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
all_pcd_ssn,XXGPP_E_16_THC0_SPI1_RST_B
all_pcd_ssn,XXGPP_E_15_THC0_SPI1_IO_3
all_pcd_ssn,XXGPP_E_14_THC0_SPI1_IO_2
all_pcd_ssn,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
all_pcd_ssn,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
all_pcd_ssn,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
all_pcd_ssn,XXGPP_E_10
all_pcd_ssn,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
all_pcd_ssn,XXGPP_D_9_I2S_MCLK1_OUT
all_pcd_ssn,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
all_pcd_ssn,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
all_pcd_ssn,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
all_pcd_ssn,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
all_pcd_ssn,XXGPP_D_4_IMGCLKOUT_0
all_pcd_ssn,XXGPP_D_3_CPU_GP_1
all_pcd_ssn,XXGPP_D_25_ESPI_ALERT3_B
all_pcd_ssn,XXGPP_D_24_ESPI_ALERT2_B
all_pcd_ssn,XXGPP_D_22_BPKI3C_SDA
all_pcd_ssn,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
all_pcd_ssn,XXGPP_D_20_SRCCLKREQ7_B
all_pcd_ssn,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
all_pcd_ssn,XXGPP_D_19_TBT_LSX0_OE
all_pcd_ssn,XXGPP_D_18_SRCCLKREQ6_B
all_pcd_ssn,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
all_pcd_ssn,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
all_pcd_ssn,XXGPP_D_15
all_pcd_ssn,XXGPP_D_14_TBT_LSX3_OE
all_pcd_ssn,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
all_pcd_ssn,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
all_pcd_ssn,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
all_pcd_ssn,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
all_pcd_ssn,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
all_pcd_ssn,XXGPP_D_0_IMGCLKOUT_1
all_pcd_ssn,XXGPP_C_9_SRCCLKREQ0_B
all_pcd_ssn,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
all_pcd_ssn,XXGPP_C_7_SML1DATA
all_pcd_ssn,XXGPP_C_6_SML1CLK
all_pcd_ssn,XXGPP_C_5_SML0ALERT_B
all_pcd_ssn,XXGPP_C_4_SML0DATA
all_pcd_ssn,XXGPP_C_3_SML0CLK
all_pcd_ssn,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
all_pcd_ssn,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
all_pcd_ssn,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
all_pcd_ssn,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
all_pcd_ssn,XXGPP_C_2_SMBALERT_B
all_pcd_ssn,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
all_pcd_ssn,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
all_pcd_ssn,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
all_pcd_ssn,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
all_pcd_ssn,XXGPP_C_15
all_pcd_ssn,XXGPP_C_14_SRCCLKREQ5_B
all_pcd_ssn,XXGPP_C_13_SRCCLKREQ4_B
all_pcd_ssn,XXGPP_C_12_SRCCLKREQ3_B
all_pcd_ssn,XXGPP_C_11_SRCCLKREQ2_B
all_pcd_ssn,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
all_pcd_ssn,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
all_pcd_ssn,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
all_pcd_ssn,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
all_pcd_ssn,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
all_pcd_ssn,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
all_pcd_ssn,XXGPP_B_25_ESPI_ALERT1_B
all_pcd_ssn,XXGPP_B_24_ESPI_ALERT0_B
all_pcd_ssn,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
all_pcd_ssn,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
all_pcd_ssn,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
all_pcd_ssn,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
all_pcd_ssn,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
all_pcd_ssn,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
all_pcd_ssn,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
all_pcd_ssn,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
all_pcd_ssn,XXGPP_B_16_TBT_LSX1_OE
all_pcd_ssn,XXGPP_B_15_USB2_OC3_B
all_pcd_ssn,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
all_pcd_ssn,XXGPP_B_13_PLTRST_B
all_pcd_ssn,XXGPP_B_12_SLP_S0_B
all_pcd_ssn,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
all_pcd_ssn,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
all_pcd_ssn,XXGPP_B_1_USBC_SMLDATA
all_pcd_ssn,XXGPP_B_0_USBC_SMLCLK
all_pcd_ssn,XXGPP_A_9_OSSE_SMLDATA
all_pcd_ssn,XXGPP_A_8_OSSE_SMLCLK
all_pcd_ssn,XXGPP_A_6_ESPI_RESET_B
all_pcd_ssn,XXGPP_A_5_ESPI_CLK
all_pcd_ssn,XXGPP_A_4_ESPI_CS0_B
all_pcd_ssn,XXGPP_A_3_ESPI_IO_3_PRIACK_B
all_pcd_ssn,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
all_pcd_ssn,XXGPP_A_17_ESPI_CS3_B
all_pcd_ssn,XXGPP_A_16_ESPI_CS2_B
all_pcd_ssn,XXGPP_A_15_DNX_FORCE_RELOAD
all_pcd_ssn,XXGPP_A_13_ESPI_CS1_B
all_pcd_ssn,XXGPP_A_12
all_pcd_ssn,XXGPP_A_11
all_pcd_ssn,XXGPP_A_10_OSSE_SMLALERT_B
all_pcd_ssn,XXGPP_A_1_ESPI_IO_1
all_pcd_ssn,XXGPP_A_0_ESPI_IO_0
all_pcd_ssn,XXDDSP_HPDA
all_pcd_ssn,XXCLKOUT_SOC_8_P_DP
all_pcd_ssn,XXCLKOUT_SOC_8_N_DP
all_pcd_ssn,XXCLKOUT_SOC_7_P_DP
all_pcd_ssn,XXCLKOUT_SOC_7_N_DP
all_pcd_ssn,XXCLKOUT_SOC_6_P_DP
all_pcd_ssn,XXCLKOUT_SOC_6_N_DP
all_pcd_ssn,XXCLKOUT_SOC_5_P_DP
all_pcd_ssn,XXCLKOUT_SOC_5_N_DP
all_pcd_ssn,XXCLKOUT_SOC_4_P_DP
all_pcd_ssn,XXCLKOUT_SOC_4_N_DP
all_pcd_ssn,XXCLKOUT_SOC_3_P_DP
all_pcd_ssn,XXCLKOUT_SOC_3_N_DP
all_pcd_ssn,XXCLKOUT_SOC_2_P_DP
all_pcd_ssn,XXCLKOUT_SOC_2_N_DP
all_pcd_ssn,XXCLKOUT_SOC_1_P_DP
all_pcd_ssn,XXCLKOUT_SOC_1_N_DP
all_pcd_ssn,XXCLKOUT_SOC_0_P_DP
all_pcd_ssn,XXCLKOUT_SOC_0_N_DP
all_pcd_ssn,XXUSB2B_ID
all_pcd_ssn,XXGPP_H_24_ESPI_ALERT4_B
all_pcd_ssn,XXGPP_H_23_ESPI_CS4_B
all_pcd_ssn,XXGPP_H_18
all_pcd_ssn,XXGPP_H_12
all_pcd_ssn,XXGPP_F_21
all_pcd_ssn,XXGPP_E_4
all_pcd_ssn,XXGPP_E_0
all_pcd_ssn,XXGPP_A_7
all_pcd_ssn,XXGPP_A_14_ADR_COMPLETE
all_pcd_ssn,XXMLK_RST_B
all_pcd_ssn,XXMLK_DATA
all_pcd_ssn,XXMLK_CLK
all_pcd_ssn,XXPCIE5_REF_PAD_CLK_N
all_pcd_ssn,XXPCIE5_REF_PAD_CLK_P
all_pcd_ssn,XXTYPEC_0_AUXPAD_N
all_pcd_ssn,XXTYPEC_0_AUXPAD_P
all_pcd_ssn,XXTYPEC_0_TX0_N
all_pcd_ssn,XXTYPEC_0_TX0_P
all_pcd_ssn,XXTYPEC_0_TX1_N
all_pcd_ssn,XXTYPEC_0_TX1_P
all_pcd_ssn,XXTYPEC_0_TXRX0_N
all_pcd_ssn,XXTYPEC_0_TXRX0_P
all_pcd_ssn,XXTYPEC_0_TXRX1_N
all_pcd_ssn,XXTYPEC_0_TXRX1_P
all_pcd_ssn,XXTYPEC_1_AUXPAD_N
all_pcd_ssn,XXTYPEC_1_AUXPAD_P
all_pcd_ssn,XXTYPEC_1_TX0_N
all_pcd_ssn,XXTYPEC_1_TX0_P
all_pcd_ssn,XXTYPEC_1_TX1_N
all_pcd_ssn,XXTYPEC_1_TX1_P
all_pcd_ssn,XXTYPEC_1_TXRX0_N
all_pcd_ssn,XXTYPEC_1_TXRX0_P
all_pcd_ssn,XXTYPEC_1_TXRX1_N
all_pcd_ssn,XXTYPEC_1_TXRX1_P
all_pcd_ssn,XXTYPEC_2_AUXPAD_N
all_pcd_ssn,XXTYPEC_2_AUXPAD_P
all_pcd_ssn,XXTYPEC_2_TX0_N
all_pcd_ssn,XXTYPEC_2_TX0_P
all_pcd_ssn,XXTYPEC_2_TX1_N
all_pcd_ssn,XXTYPEC_2_TX1_P
all_pcd_ssn,XXTYPEC_2_TXRX0_N
all_pcd_ssn,XXTYPEC_2_TXRX0_P
all_pcd_ssn,XXTYPEC_2_TXRX1_N
all_pcd_ssn,XXTYPEC_2_TXRX1_P
all_pcd_ssn,XXTYPEC_3_AUXPAD_N
all_pcd_ssn,XXTYPEC_3_AUXPAD_P
all_pcd_ssn,XXTYPEC_3_TX0_N
all_pcd_ssn,XXTYPEC_3_TX0_P
all_pcd_ssn,XXTYPEC_3_TX1_N
all_pcd_ssn,XXTYPEC_3_TX1_P
all_pcd_ssn,XXTYPEC_3_TXRX0_N
all_pcd_ssn,XXTYPEC_3_TXRX0_P
all_pcd_ssn,XXTYPEC_3_TXRX1_N
all_pcd_ssn,XXTYPEC_3_TXRX1_P
all_pcd_ssn,XXPCIE_GEN4_1_LAN_0_RX_N
all_pcd_ssn,XXPCIE_GEN4_1_LAN_0_RX_P
all_pcd_ssn,XXPCIE_GEN4_1_LAN_0_TX_N
all_pcd_ssn,XXPCIE_GEN4_1_LAN_0_TX_P
all_pcd_ssn,XXPCIE_GEN4_2_RX_N
all_pcd_ssn,XXPCIE_GEN4_2_RX_P
all_pcd_ssn,XXPCIE_GEN4_2_TX_N
all_pcd_ssn,XXPCIE_GEN4_2_TX_P
all_pcd_ssn,XXPCIE_GEN4_3_RX_N
all_pcd_ssn,XXPCIE_GEN4_3_RX_P
all_pcd_ssn,XXPCIE_GEN4_3_TX_N
all_pcd_ssn,XXPCIE_GEN4_3_TX_P
all_pcd_ssn,XXPCIE_GEN4_4_RX_N
all_pcd_ssn,XXPCIE_GEN4_4_RX_P
all_pcd_ssn,XXPCIE_GEN4_4_TX_N
all_pcd_ssn,XXPCIE_GEN4_4_TX_P
all_pcd_ssn,XXPCIE_GEN4_5_RX_N
all_pcd_ssn,XXPCIE_GEN4_5_RX_P
all_pcd_ssn,XXPCIE_GEN4_5_TX_N
all_pcd_ssn,XXPCIE_GEN4_5_TX_P
all_pcd_ssn,XXPCIE_GEN4_6_RX_N
all_pcd_ssn,XXPCIE_GEN4_6_RX_P
all_pcd_ssn,XXPCIE_GEN4_6_TX_N
all_pcd_ssn,XXPCIE_GEN4_6_TX_P
all_pcd_ssn,XXPCIE_GEN4_7_RX_N
all_pcd_ssn,XXPCIE_GEN4_7_RX_P
all_pcd_ssn,XXPCIE_GEN4_7_TX_N
all_pcd_ssn,XXPCIE_GEN4_7_TX_P
all_pcd_ssn,XXPCIE_GEN4_8_RX_N
all_pcd_ssn,XXPCIE_GEN4_8_RX_P
all_pcd_ssn,XXPCIE_GEN4_8_TX_N
all_pcd_ssn,XXPCIE_GEN4_8_TX_P
all_pcd_ssn,XXMBPB_0
all_pcd_ssn,XXMBPB_1
all_pcd_ssn,XXMBPB_2
all_pcd_ssn,XXMBPB_3
all_pcd_ssn,XXTRIG_SMB5
all_hptp_ddr,XXHPTP_CPU_RX_0
all_hptp_ddr,XXHPTP_CPU_RX_1
all_hptp_ddr,XXHPTP_CPU_RX_2
all_hptp_ddr,XXHPTP_CPU_RX_3
all_hptp_ddr,XXHPTP_CPU_RX_4
all_hptp_ddr,XXHPTP_CPU_RX_5
all_hptp_ddr,XXHPTP_CPU_RX_6
all_hptp_ddr,XXHPTP_CPU_RX_7
all_hptp_ddr,XXHPTP_CPU_RX_8
all_hptp_ddr,XXHPTP_CPU_RX_9
all_hptp_ddr,XXHPTP_CPU_RX_10
all_hptp_ddr,XXHPTP_CPU_RX_11
all_hptp_ddr,XXHPTP_CPU_RX_12
all_hptp_ddr,XXHPTP_CPU_RX_13
all_hptp_ddr,XXHPTP_CPU_RX_14
all_hptp_ddr,XXHPTP_CPU_RX_15
all_hptp_ddr,XXHPTP_CPU_CLK_RX_0__EC
all_hptp_ddr,XXHPTP_CPU_CLK_RX_1__EC
all_hptp_ddr,XXHPTP_CPU_TX_0
all_hptp_ddr,XXHPTP_CPU_TX_1
all_hptp_ddr,XXHPTP_CPU_TX_2
all_hptp_ddr,XXHPTP_CPU_TX_3
all_hptp_ddr,XXHPTP_CPU_TX_4
all_hptp_ddr,XXHPTP_CPU_TX_5
all_hptp_ddr,XXHPTP_CPU_TX_6
all_hptp_ddr,XXHPTP_CPU_TX_7
all_hptp_ddr,XXHPTP_CPU_TX_8
all_hptp_ddr,XXHPTP_CPU_TX_9
all_hptp_ddr,XXHPTP_CPU_TX_10
all_hptp_ddr,XXHPTP_CPU_TX_11
all_hptp_ddr,XXHPTP_CPU_TX_12
all_hptp_ddr,XXHPTP_CPU_TX_13
all_hptp_ddr,XXHPTP_CPU_TX_14
all_hptp_ddr,XXHPTP_CPU_TX_15
all_hptp_ddr,XXDDR_0CA1_0CA4_0CA3_0CS0
all_hptp_ddr,XXDDR_0CA10_1CA8_2CA2_2CA2
all_hptp_ddr,XXDDR_0CA11_NC_2CA0_2CA6
all_hptp_ddr,XXDDR_0CA12_1CA2_2CA1_2CA5
all_hptp_ddr,XXDDR_0CA2_NC_0CA2_0CA2
all_hptp_ddr,XXDDR_0CA3_0CA8_0CS1_0CA4
all_hptp_ddr,XXDDR_0CA4_NC_0CA1_0CA5
all_hptp_ddr,XXDDR_0CA5_0CA7_0CA0_0CA6
all_hptp_ddr,XXDDR_0CA6_NC_2CA6_2CA0
all_hptp_ddr,XXDDR_0CA7_1CA9_2CA5_2CA1
all_hptp_ddr,XXDDR_0CA8_NC_2CA4_2CS1
all_hptp_ddr,XXDDR_0CA9_1CA4_2CS1_2CA4
all_hptp_ddr,XXDDR_0CLK0N_0CLK0N_0CLKN_0CLKN
all_hptp_ddr,XXDDR_0CLK0P_0CLK0P_0CLKP_0CLKP
all_hptp_ddr,XXDDR_0CLK1N_1CLK0N_2CLKN_2CLKN
all_hptp_ddr,XXDDR_0CLK1P_1CLK0P_2CLKP_2CLKP
all_hptp_ddr,XXDDR_0CS0_NC_0CA4_0CS1
all_hptp_ddr,XXDDR_0CS1_0CA2_0CA5_0CA1
all_hptp_ddr,XXDDR_1CA0_0CS0_1CA6_1CA0
all_hptp_ddr,XXDDR_1CA1_0CS1_1CA3_1CS0
all_hptp_ddr,XXDDR_1CA10_1CA5_3CA2_3CA2
all_hptp_ddr,XXDDR_1CA11_1CA1_3CA1_3CA5
all_hptp_ddr,XXDDR_1CA12_1CS0_3CA0_3CA6
all_hptp_ddr,XXDDR_1CA2_0CA5_1CA2_1CA2
all_hptp_ddr,XXDDR_1CA3_0CA6_1CS1_1CA4
all_hptp_ddr,XXDDR_1CA4_0CA10_1CA1_1CA5
all_hptp_ddr,XXDDR_1CA5_0CA12_1CA0_1CA6
all_hptp_ddr,XXDDR_1CA6_1CA12_3CA6_3CA0
all_hptp_ddr,XXDDR_1CA7_1CA11_3CA5_3CA1
all_hptp_ddr,XXDDR_1CA8_1CA10_3CA4_3CS1
all_hptp_ddr,XXDDR_1CA9_1CS1_3CS1_3CA4
all_hptp_ddr,XXDDR_1CLK0N_0CLK1N_1CLKN_1CLKN
all_hptp_ddr,XXDDR_1CLK0P_0CLK1P_1CLKP_1CLKP
all_hptp_ddr,XXDDR_1CLK1N_1CLK1N_3CLKN_3CLKN
all_hptp_ddr,XXDDR_1CLK1P_1CLK1P_3CLKP_3CLKP
all_hptp_ddr,XXDDR_1CS0_0CA1_1CA4_1CS1
all_hptp_ddr,XXDDR_1CS1_0CA0_1CA5_1CA1
all_hptp_ddr,XXDDR_2CA0_3CA2_6CA1_6CA5
all_hptp_ddr,XXDDR_2CA1_3CA4_6CS1_6CA4
all_hptp_ddr,XXDDR_2CA10_NC_4CA2_4CA2
all_hptp_ddr,XXDDR_2CA11_2CA2_4CA5_4CA1
all_hptp_ddr,XXDDR_2CA12_2CA3_4CA6_4CA0
all_hptp_ddr,XXDDR_2CA2_3CA8_6CA2_6CA2
all_hptp_ddr,XXDDR_2CA3_3CA9_6CA5_6CA1
all_hptp_ddr,XXDDR_2CA4_NC_6CA4_6CS1
all_hptp_ddr,XXDDR_2CA5_2CA7_4CA0_4CA6
all_hptp_ddr,XXDDR_2CA6_NC_6CA6_6CA0
all_hptp_ddr,XXDDR_2CA7_2CA8_4CS1_4CA4
all_hptp_ddr,XXDDR_2CA8_NC_4CA1_4CA5
all_hptp_ddr,XXDDR_2CA9_2CA4_4CA3_4CS0
all_hptp_ddr,XXDDR_2CLK0N_2CLK0N_4CLKN_4CLKN
all_hptp_ddr,XXDDR_2CLK0P_2CLK0P_4CLKP_4CLKP
all_hptp_ddr,XXDDR_2CLK1N_3CLK0N_6CLKN_6CLKN
all_hptp_ddr,XXDDR_2CLK1P_3CLK0P_6CLKP_6CLKP
all_hptp_ddr,XXDDR_2CS0_3CA3_6CS0_6CA3
all_hptp_ddr,XXDDR_2CS1_NC_6CA0_6CA6
all_hptp_ddr,XXDDR_3CA0_3CS0_7CA0_7CA6
all_hptp_ddr,XXDDR_3CA1_3CS1_7CS1_7CA4
all_hptp_ddr,XXDDR_3CA10_2CA5_5CA2_5CA2
all_hptp_ddr,XXDDR_3CA11_2CA0_5CA5_5CA1
all_hptp_ddr,XXDDR_3CA12_2CS0_5CA6_5CA0
all_hptp_ddr,XXDDR_3CA2_3CA5_7CA2_7CA2
all_hptp_ddr,XXDDR_3CA3_3CA11_7CA5_7CA1
all_hptp_ddr,XXDDR_3CA4_3CA10_7CA4_7CS1
all_hptp_ddr,XXDDR_3CA5_2CA12_5CA0_5CA6
all_hptp_ddr,XXDDR_3CA6_3CA12_7CA6_7CA0
all_hptp_ddr,XXDDR_3CA7_2CA6_5CS1_5CA4
all_hptp_ddr,XXDDR_3CA8_2CA10_5CA1_5CA5
all_hptp_ddr,XXDDR_3CA9_2CS1_5CA3_5CS0
all_hptp_ddr,XXDDR_3CLK0N_2CLK1N_5CLKN_5CLKN
all_hptp_ddr,XXDDR_3CLK0P_2CLK1P_5CLKP_5CLKP
all_hptp_ddr,XXDDR_3CLK1N_3CLK1N_7CLKN_7CLKN
all_hptp_ddr,XXDDR_3CLK1P_3CLK1P_7CLKP_7CLKP
all_hptp_ddr,XXDDR_3CS0_3CA0_7CS0_7CA3
all_hptp_ddr,XXDDR_3CS1_3CA1_7CA1_7CA5
all_hptp_ddr,XXDDR_ANA_VIEW
all_hptp_ddr,XXDDR_DQ_IL500_NIL500_LP00_0
all_hptp_ddr,XXDDR_DQ_IL500_NIL500_LP00_1
all_hptp_ddr,XXDDR_DQ_IL500_NIL500_LP00_2
all_hptp_ddr,XXDDR_DQ_IL500_NIL500_LP00_3
all_hptp_ddr,XXDDR_DQ_IL500_NIL500_LP00_4
all_hptp_ddr,XXDDR_DQ_IL500_NIL500_LP00_5
all_hptp_ddr,XXDDR_DQ_IL500_NIL500_LP00_6
all_hptp_ddr,XXDDR_DQ_IL500_NIL500_LP00_7
all_hptp_ddr,XXDDR_DQ_IL501_NIL501_LP01_0
all_hptp_ddr,XXDDR_DQ_IL501_NIL501_LP01_1
all_hptp_ddr,XXDDR_DQ_IL501_NIL501_LP01_2
all_hptp_ddr,XXDDR_DQ_IL501_NIL501_LP01_3
all_hptp_ddr,XXDDR_DQ_IL501_NIL501_LP01_4
all_hptp_ddr,XXDDR_DQ_IL501_NIL501_LP01_5
all_hptp_ddr,XXDDR_DQ_IL501_NIL501_LP01_6
all_hptp_ddr,XXDDR_DQ_IL501_NIL501_LP01_7
all_hptp_ddr,XXDDR_DQ_IL502_NIL510_LP20_0
all_hptp_ddr,XXDDR_DQ_IL502_NIL510_LP20_1
all_hptp_ddr,XXDDR_DQ_IL502_NIL510_LP20_2
all_hptp_ddr,XXDDR_DQ_IL502_NIL510_LP20_3
all_hptp_ddr,XXDDR_DQ_IL502_NIL510_LP20_4
all_hptp_ddr,XXDDR_DQ_IL502_NIL510_LP20_5
all_hptp_ddr,XXDDR_DQ_IL502_NIL510_LP20_6
all_hptp_ddr,XXDDR_DQ_IL502_NIL510_LP20_7
all_hptp_ddr,XXDDR_DQ_IL511_NIL503_LP11_0
all_hptp_ddr,XXDDR_DQ_IL511_NIL503_LP11_1
all_hptp_ddr,XXDDR_DQ_IL511_NIL503_LP11_2
all_hptp_ddr,XXDDR_DQ_IL511_NIL503_LP11_3
all_hptp_ddr,XXDDR_DQ_IL511_NIL503_LP11_4
all_hptp_ddr,XXDDR_DQ_IL511_NIL503_LP11_5
all_hptp_ddr,XXDDR_DQ_IL511_NIL503_LP11_6
all_hptp_ddr,XXDDR_DQ_IL511_NIL503_LP11_7
all_hptp_ddr,XXDDR_DQ_IL512_NIL512_LP30_0
all_hptp_ddr,XXDDR_DQ_IL512_NIL512_LP30_1
all_hptp_ddr,XXDDR_DQ_IL512_NIL512_LP30_2
all_hptp_ddr,XXDDR_DQ_IL512_NIL512_LP30_3
all_hptp_ddr,XXDDR_DQ_IL512_NIL512_LP30_4
all_hptp_ddr,XXDDR_DQ_IL512_NIL512_LP30_5
all_hptp_ddr,XXDDR_DQ_IL512_NIL512_LP30_6
all_hptp_ddr,XXDDR_DQ_IL512_NIL512_LP30_7
all_hptp_ddr,XXDDR_DQ_IL513_NIL513_LP31_0
all_hptp_ddr,XXDDR_DQ_IL513_NIL513_LP31_1
all_hptp_ddr,XXDDR_DQ_IL513_NIL513_LP31_2
all_hptp_ddr,XXDDR_DQ_IL513_NIL513_LP31_3
all_hptp_ddr,XXDDR_DQ_IL513_NIL513_LP31_4
all_hptp_ddr,XXDDR_DQ_IL513_NIL513_LP31_5
all_hptp_ddr,XXDDR_DQ_IL513_NIL513_LP31_6
all_hptp_ddr,XXDDR_DQ_IL513_NIL513_LP31_7
all_hptp_ddr,XXDDR_DQ_IL520_NIL520_LP40_0
all_hptp_ddr,XXDDR_DQ_IL520_NIL520_LP40_1
all_hptp_ddr,XXDDR_DQ_IL520_NIL520_LP40_2
all_hptp_ddr,XXDDR_DQ_IL520_NIL520_LP40_3
all_hptp_ddr,XXDDR_DQ_IL520_NIL520_LP40_4
all_hptp_ddr,XXDDR_DQ_IL520_NIL520_LP40_5
all_hptp_ddr,XXDDR_DQ_IL520_NIL520_LP40_6
all_hptp_ddr,XXDDR_DQ_IL520_NIL520_LP40_7
all_hptp_ddr,XXDDR_DQ_IL521_NIL521_LP41_0
all_hptp_ddr,XXDDR_DQ_IL521_NIL521_LP41_1
all_hptp_ddr,XXDDR_DQ_IL521_NIL521_LP41_2
all_hptp_ddr,XXDDR_DQ_IL521_NIL521_LP41_3
all_hptp_ddr,XXDDR_DQ_IL521_NIL521_LP41_4
all_hptp_ddr,XXDDR_DQ_IL521_NIL521_LP41_5
all_hptp_ddr,XXDDR_DQ_IL521_NIL521_LP41_6
all_hptp_ddr,XXDDR_DQ_IL521_NIL521_LP41_7
all_hptp_ddr,XXDDR_DQ_IL531_NIL523_LP51_0
all_hptp_ddr,XXDDR_DQ_IL531_NIL523_LP51_1
all_hptp_ddr,XXDDR_DQ_IL531_NIL523_LP51_2
all_hptp_ddr,XXDDR_DQ_IL531_NIL523_LP51_3
all_hptp_ddr,XXDDR_DQ_IL531_NIL523_LP51_4
all_hptp_ddr,XXDDR_DQ_IL531_NIL523_LP51_5
all_hptp_ddr,XXDDR_DQ_IL531_NIL523_LP51_6
all_hptp_ddr,XXDDR_DQ_IL531_NIL523_LP51_7
all_hptp_ddr,XXDDR_DQ_IL532_NIL532_LP70_0
all_hptp_ddr,XXDDR_DQ_IL532_NIL532_LP70_1
all_hptp_ddr,XXDDR_DQ_IL532_NIL532_LP70_2
all_hptp_ddr,XXDDR_DQ_IL532_NIL532_LP70_3
all_hptp_ddr,XXDDR_DQ_IL532_NIL532_LP70_4
all_hptp_ddr,XXDDR_DQ_IL532_NIL532_LP70_5
all_hptp_ddr,XXDDR_DQ_IL532_NIL532_LP70_6
all_hptp_ddr,XXDDR_DQ_IL532_NIL532_LP70_7
all_hptp_ddr,XXDDR_DQ_IL533_NIL533_LP71_0
all_hptp_ddr,XXDDR_DQ_IL533_NIL533_LP71_1
all_hptp_ddr,XXDDR_DQ_IL533_NIL533_LP71_2
all_hptp_ddr,XXDDR_DQ_IL533_NIL533_LP71_3
all_hptp_ddr,XXDDR_DQ_IL533_NIL533_LP71_4
all_hptp_ddr,XXDDR_DQ_IL533_NIL533_LP71_5
all_hptp_ddr,XXDDR_DQ_IL533_NIL533_LP71_6
all_hptp_ddr,XXDDR_DQ_IL533_NIL533_LP71_7
all_hptp_ddr,XXDDR_DQS_IL500_NIL500_LP00_N
all_hptp_ddr,XXDDR_DQS_IL500_NIL500_LP00_P
all_hptp_ddr,XXDDR_DQS_IL501_NIL501_LP01_N
all_hptp_ddr,XXDDR_DQS_IL501_NIL501_LP01_P
all_hptp_ddr,XXDDR_DQS_IL502_NIL510_LP20_N
all_hptp_ddr,XXDDR_DQS_IL502_NIL510_LP20_P
all_hptp_ddr,XXDDR_DQS_IL503_NIL511_LP21_N
all_hptp_ddr,XXDDR_DQS_IL503_NIL511_LP21_P
all_hptp_ddr,XXDDR_DQS_IL510_NIL502_LP10_N
all_hptp_ddr,XXDDR_DQS_IL510_NIL502_LP10_P
all_hptp_ddr,XXDDR_DQS_IL511_NIL503_LP11_N
all_hptp_ddr,XXDDR_DQS_IL511_NIL503_LP11_P
all_hptp_ddr,XXDDR_DQS_IL512_NIL512_LP30_N
all_hptp_ddr,XXDDR_DQS_IL512_NIL512_LP30_P
all_hptp_ddr,XXDDR_DQS_IL513_NIL513_LP31_N
all_hptp_ddr,XXDDR_DQS_IL513_NIL513_LP31_P
all_hptp_ddr,XXDDR_DQS_IL520_NIL520_LP40_N
all_hptp_ddr,XXDDR_DQS_IL520_NIL520_LP40_P
all_hptp_ddr,XXDDR_DQS_IL521_NIL521_LP41_N
all_hptp_ddr,XXDDR_DQS_IL521_NIL521_LP41_P
all_hptp_ddr,XXDDR_DQS_IL522_NIL530_LP60_N
all_hptp_ddr,XXDDR_DQS_IL522_NIL530_LP60_P
all_hptp_ddr,XXDDR_DQS_IL523_NIL531_LP61_N
all_hptp_ddr,XXDDR_DQS_IL523_NIL531_LP61_P
all_hptp_ddr,XXDDR_DQS_IL530_NIL522_LP50_N
all_hptp_ddr,XXDDR_DQS_IL530_NIL522_LP50_P
all_hptp_ddr,XXDDR_DQS_IL531_NIL523_LP51_N
all_hptp_ddr,XXDDR_DQS_IL531_NIL523_LP51_P
all_hptp_ddr,XXDDR_DQS_IL532_NIL532_LP70_N
all_hptp_ddr,XXDDR_DQS_IL532_NIL532_LP70_P
all_hptp_ddr,XXDDR_DQS_IL533_NIL533_LP71_N
all_hptp_ddr,XXDDR_DQS_IL533_NIL533_LP71_P
all_hptp_ddr,XXDDR_WCK_NC_NC_LP71_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP71_P
all_hptp_ddr,XXDDR_VIEW_0
all_hptp_ddr,XXDDR_VIEW_1
all_hptp_ddr,XXDRAM_RESET_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP70_P
all_hptp_ddr,XXDDR_WCK_NC_NC_LP70_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP60_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP60_P
all_hptp_ddr,XXDDR_NC_3CA6_7CA3_7CS0
all_hptp_ddr,XXDDR_NC_2CA11_5CS0_5CA3
all_hptp_ddr,XXDDR_NC_3CA7_6CA3_6CS0
all_hptp_ddr,XXDDR_NC_2CA1_5CA4_5CS1
all_hptp_ddr,XXDDR_NC_2CA9_4CS0_4CA3
all_hptp_ddr,XXDDR_NC_NC_4CA4_4CS1
all_hptp_ddr,XXDDR_WCK_NC_NC_LP51_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP51_P
all_hptp_ddr,XXDDR_WCK_NC_NC_LP41_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP41_P
all_hptp_ddr,XXDDR_WCK_NC_NC_LP40_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP40_P
all_hptp_ddr,XXDDR_WCK_NC_NC_LP31_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP31_P
all_hptp_ddr,XXDDR_WCK_NC_NC_LP30_P
all_hptp_ddr,XXDDR_WCK_NC_NC_LP30_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP20_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP20_P
all_hptp_ddr,XXDDR_NC_1CA0_3CS0_3CA3
all_hptp_ddr,XXDDR_NC_1CA3_2CS0_2CA3
all_hptp_ddr,XXDDR_NC_1CA6_3CA3_3CS0
all_hptp_ddr,XXDDR_NC_1CA7_2CA3_2CS0
all_hptp_ddr,XXDDR_NC_0CA11_1CS0_1CA3
all_hptp_ddr,XXDDR_NC_0CA9_0CS0_0CA3
all_hptp_ddr,XXDDR_0CA0_0CA3_0CA6_0CA0
all_hptp_ddr,XXDDR_WCK_NC_NC_LP01_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP01_P
all_hptp_ddr,XXDDR_WCK_NC_NC_LP11_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP11_P
all_hptp_ddr,XXDDR_WCK_NC_NC_LP00_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP00_P
all_hptp_ddr,ZZCPU_FUSE_SORT_TIEOFF_SRT_0
all_hptp_ddr,ZZCPU_FUSE_SORT_TIEOFF_SRT_1
all_hptp_ddr,ZZCPU_FUSE_SORT_TIEOFF_SRT_2
all_hptp_ddr,ZZDDR_VCCBGVREFUGB0_VIEW_SRT
all_hptp_ddr,XXDDR_DQ_IL510_NIL502_LP10_0
all_hptp_ddr,XXDDR_DQ_IL510_NIL502_LP10_1
all_hptp_ddr,XXDDR_DQ_IL510_NIL502_LP10_2
all_hptp_ddr,XXDDR_DQ_IL510_NIL502_LP10_3
all_hptp_ddr,XXDDR_DQ_IL510_NIL502_LP10_4
all_hptp_ddr,XXDDR_DQ_IL510_NIL502_LP10_5
all_hptp_ddr,XXDDR_DQ_IL510_NIL502_LP10_6
all_hptp_ddr,XXDDR_DQ_IL510_NIL502_LP10_7
all_hptp_ddr,XXDDR_DQ_IL523_NIL531_LP61_0
all_hptp_ddr,XXDDR_DQ_IL523_NIL531_LP61_1
all_hptp_ddr,XXDDR_DQ_IL523_NIL531_LP61_2
all_hptp_ddr,XXDDR_DQ_IL523_NIL531_LP61_3
all_hptp_ddr,XXDDR_DQ_IL523_NIL531_LP61_4
all_hptp_ddr,XXDDR_DQ_IL523_NIL531_LP61_5
all_hptp_ddr,XXDDR_DQ_IL523_NIL531_LP61_6
all_hptp_ddr,XXDDR_DQ_IL523_NIL531_LP61_7
all_hptp_ddr,XXDDR_WCK_NC_NC_LP10_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP61_N
all_hptp_ddr,XXDDR_WCK_NC_NC_LP10_P
all_hptp_ddr,XXDDR_WCK_NC_NC_LP61_P
all_hptp_ddr,XXVDD2PWRGOOD_TD2_SRT
all_hptp_ddr,XXEPD_ON_TD2_SRT
all_hptp_ddr,XXTRIG_SMB1
all_hptp_ddr_timd,XXHPTP_CPU_RX_0
all_hptp_ddr_timd,XXHPTP_CPU_RX_1
all_hptp_ddr_timd,XXHPTP_CPU_RX_2
all_hptp_ddr_timd,XXHPTP_CPU_RX_3
all_hptp_ddr_timd,XXHPTP_CPU_RX_4
all_hptp_ddr_timd,XXHPTP_CPU_RX_5
all_hptp_ddr_timd,XXHPTP_CPU_RX_6
all_hptp_ddr_timd,XXHPTP_CPU_RX_7
all_hptp_ddr_timd,XXHPTP_CPU_RX_8
all_hptp_ddr_timd,XXHPTP_CPU_RX_9
all_hptp_ddr_timd,XXHPTP_CPU_RX_10
all_hptp_ddr_timd,XXHPTP_CPU_RX_11
all_hptp_ddr_timd,XXHPTP_CPU_RX_12
all_hptp_ddr_timd,XXHPTP_CPU_RX_13
all_hptp_ddr_timd,XXHPTP_CPU_RX_14
all_hptp_ddr_timd,XXHPTP_CPU_RX_15
all_hptp_ddr_timd,XXHPTP_CPU_TX_0
all_hptp_ddr_timd,XXHPTP_CPU_TX_1
all_hptp_ddr_timd,XXHPTP_CPU_TX_2
all_hptp_ddr_timd,XXHPTP_CPU_TX_3
all_hptp_ddr_timd,XXHPTP_CPU_TX_4
all_hptp_ddr_timd,XXHPTP_CPU_TX_5
all_hptp_ddr_timd,XXHPTP_CPU_TX_6
all_hptp_ddr_timd,XXHPTP_CPU_TX_7
all_hptp_ddr_timd,XXHPTP_CPU_TX_8
all_hptp_ddr_timd,XXHPTP_CPU_TX_9
all_hptp_ddr_timd,XXHPTP_CPU_TX_10
all_hptp_ddr_timd,XXHPTP_CPU_TX_11
all_hptp_ddr_timd,XXHPTP_CPU_TX_12
all_hptp_ddr_timd,XXHPTP_CPU_TX_13
all_hptp_ddr_timd,XXHPTP_CPU_TX_14
all_hptp_ddr_timd,XXHPTP_CPU_TX_15
all_hptp_ddr_timd,XXDDR_0CA1_0CA4_0CA3_0CS0
all_hptp_ddr_timd,XXDDR_0CA10_1CA8_2CA2_2CA2
all_hptp_ddr_timd,XXDDR_0CA11_NC_2CA0_2CA6
all_hptp_ddr_timd,XXDDR_0CA12_1CA2_2CA1_2CA5
all_hptp_ddr_timd,XXDDR_0CA2_NC_0CA2_0CA2
all_hptp_ddr_timd,XXDDR_0CA3_0CA8_0CS1_0CA4
all_hptp_ddr_timd,XXDDR_0CA4_NC_0CA1_0CA5
all_hptp_ddr_timd,XXDDR_0CA5_0CA7_0CA0_0CA6
all_hptp_ddr_timd,XXDDR_0CA6_NC_2CA6_2CA0
all_hptp_ddr_timd,XXDDR_0CA7_1CA9_2CA5_2CA1
all_hptp_ddr_timd,XXDDR_0CA8_NC_2CA4_2CS1
all_hptp_ddr_timd,XXDDR_0CA9_1CA4_2CS1_2CA4
all_hptp_ddr_timd,XXDDR_0CLK0N_0CLK0N_0CLKN_0CLKN
all_hptp_ddr_timd,XXDDR_0CLK0P_0CLK0P_0CLKP_0CLKP
all_hptp_ddr_timd,XXDDR_0CLK1N_1CLK0N_2CLKN_2CLKN
all_hptp_ddr_timd,XXDDR_0CLK1P_1CLK0P_2CLKP_2CLKP
all_hptp_ddr_timd,XXDDR_0CS0_NC_0CA4_0CS1
all_hptp_ddr_timd,XXDDR_0CS1_0CA2_0CA5_0CA1
all_hptp_ddr_timd,XXDDR_1CA0_0CS0_1CA6_1CA0
all_hptp_ddr_timd,XXDDR_1CA1_0CS1_1CA3_1CS0
all_hptp_ddr_timd,XXDDR_1CA10_1CA5_3CA2_3CA2
all_hptp_ddr_timd,XXDDR_1CA11_1CA1_3CA1_3CA5
all_hptp_ddr_timd,XXDDR_1CA12_1CS0_3CA0_3CA6
all_hptp_ddr_timd,XXDDR_1CA2_0CA5_1CA2_1CA2
all_hptp_ddr_timd,XXDDR_1CA3_0CA6_1CS1_1CA4
all_hptp_ddr_timd,XXDDR_1CA4_0CA10_1CA1_1CA5
all_hptp_ddr_timd,XXDDR_1CA5_0CA12_1CA0_1CA6
all_hptp_ddr_timd,XXDDR_1CA6_1CA12_3CA6_3CA0
all_hptp_ddr_timd,XXDDR_1CA7_1CA11_3CA5_3CA1
all_hptp_ddr_timd,XXDDR_1CA8_1CA10_3CA4_3CS1
all_hptp_ddr_timd,XXDDR_1CA9_1CS1_3CS1_3CA4
all_hptp_ddr_timd,XXDDR_1CLK0N_0CLK1N_1CLKN_1CLKN
all_hptp_ddr_timd,XXDDR_1CLK0P_0CLK1P_1CLKP_1CLKP
all_hptp_ddr_timd,XXDDR_1CLK1N_1CLK1N_3CLKN_3CLKN
all_hptp_ddr_timd,XXDDR_1CLK1P_1CLK1P_3CLKP_3CLKP
all_hptp_ddr_timd,XXDDR_1CS0_0CA1_1CA4_1CS1
all_hptp_ddr_timd,XXDDR_1CS1_0CA0_1CA5_1CA1
all_hptp_ddr_timd,XXDDR_2CA0_3CA2_6CA1_6CA5
all_hptp_ddr_timd,XXDDR_2CA1_3CA4_6CS1_6CA4
all_hptp_ddr_timd,XXDDR_2CA10_NC_4CA2_4CA2
all_hptp_ddr_timd,XXDDR_2CA11_2CA2_4CA5_4CA1
all_hptp_ddr_timd,XXDDR_2CA12_2CA3_4CA6_4CA0
all_hptp_ddr_timd,XXDDR_2CA2_3CA8_6CA2_6CA2
all_hptp_ddr_timd,XXDDR_2CA3_3CA9_6CA5_6CA1
all_hptp_ddr_timd,XXDDR_2CA4_NC_6CA4_6CS1
all_hptp_ddr_timd,XXDDR_2CA5_2CA7_4CA0_4CA6
all_hptp_ddr_timd,XXDDR_2CA6_NC_6CA6_6CA0
all_hptp_ddr_timd,XXDDR_2CA7_2CA8_4CS1_4CA4
all_hptp_ddr_timd,XXDDR_2CA8_NC_4CA1_4CA5
all_hptp_ddr_timd,XXDDR_2CA9_2CA4_4CA3_4CS0
all_hptp_ddr_timd,XXDDR_2CLK0N_2CLK0N_4CLKN_4CLKN
all_hptp_ddr_timd,XXDDR_2CLK0P_2CLK0P_4CLKP_4CLKP
all_hptp_ddr_timd,XXDDR_2CLK1N_3CLK0N_6CLKN_6CLKN
all_hptp_ddr_timd,XXDDR_2CLK1P_3CLK0P_6CLKP_6CLKP
all_hptp_ddr_timd,XXDDR_2CS0_3CA3_6CS0_6CA3
all_hptp_ddr_timd,XXDDR_2CS1_NC_6CA0_6CA6
all_hptp_ddr_timd,XXDDR_3CA0_3CS0_7CA0_7CA6
all_hptp_ddr_timd,XXDDR_3CA1_3CS1_7CS1_7CA4
all_hptp_ddr_timd,XXDDR_3CA10_2CA5_5CA2_5CA2
all_hptp_ddr_timd,XXDDR_3CA11_2CA0_5CA5_5CA1
all_hptp_ddr_timd,XXDDR_3CA12_2CS0_5CA6_5CA0
all_hptp_ddr_timd,XXDDR_3CA2_3CA5_7CA2_7CA2
all_hptp_ddr_timd,XXDDR_3CA3_3CA11_7CA5_7CA1
all_hptp_ddr_timd,XXDDR_3CA4_3CA10_7CA4_7CS1
all_hptp_ddr_timd,XXDDR_3CA5_2CA12_5CA0_5CA6
all_hptp_ddr_timd,XXDDR_3CA6_3CA12_7CA6_7CA0
all_hptp_ddr_timd,XXDDR_3CA7_2CA6_5CS1_5CA4
all_hptp_ddr_timd,XXDDR_3CA8_2CA10_5CA1_5CA5
all_hptp_ddr_timd,XXDDR_3CA9_2CS1_5CA3_5CS0
all_hptp_ddr_timd,XXDDR_3CLK0N_2CLK1N_5CLKN_5CLKN
all_hptp_ddr_timd,XXDDR_3CLK0P_2CLK1P_5CLKP_5CLKP
all_hptp_ddr_timd,XXDDR_3CLK1N_3CLK1N_7CLKN_7CLKN
all_hptp_ddr_timd,XXDDR_3CLK1P_3CLK1P_7CLKP_7CLKP
all_hptp_ddr_timd,XXDDR_3CS0_3CA0_7CS0_7CA3
all_hptp_ddr_timd,XXDDR_3CS1_3CA1_7CA1_7CA5
all_hptp_ddr_timd,XXDDR_ANA_VIEW
all_hptp_ddr_timd,XXDDR_DQ_IL500_NIL500_LP00_0
all_hptp_ddr_timd,XXDDR_DQ_IL500_NIL500_LP00_1
all_hptp_ddr_timd,XXDDR_DQ_IL500_NIL500_LP00_2
all_hptp_ddr_timd,XXDDR_DQ_IL500_NIL500_LP00_3
all_hptp_ddr_timd,XXDDR_DQ_IL500_NIL500_LP00_4
all_hptp_ddr_timd,XXDDR_DQ_IL500_NIL500_LP00_5
all_hptp_ddr_timd,XXDDR_DQ_IL500_NIL500_LP00_6
all_hptp_ddr_timd,XXDDR_DQ_IL500_NIL500_LP00_7
all_hptp_ddr_timd,XXDDR_DQ_IL501_NIL501_LP01_0
all_hptp_ddr_timd,XXDDR_DQ_IL501_NIL501_LP01_1
all_hptp_ddr_timd,XXDDR_DQ_IL501_NIL501_LP01_2
all_hptp_ddr_timd,XXDDR_DQ_IL501_NIL501_LP01_3
all_hptp_ddr_timd,XXDDR_DQ_IL501_NIL501_LP01_4
all_hptp_ddr_timd,XXDDR_DQ_IL501_NIL501_LP01_5
all_hptp_ddr_timd,XXDDR_DQ_IL501_NIL501_LP01_6
all_hptp_ddr_timd,XXDDR_DQ_IL501_NIL501_LP01_7
all_hptp_ddr_timd,XXDDR_DQ_IL502_NIL510_LP20_0
all_hptp_ddr_timd,XXDDR_DQ_IL502_NIL510_LP20_1
all_hptp_ddr_timd,XXDDR_DQ_IL502_NIL510_LP20_2
all_hptp_ddr_timd,XXDDR_DQ_IL502_NIL510_LP20_3
all_hptp_ddr_timd,XXDDR_DQ_IL502_NIL510_LP20_4
all_hptp_ddr_timd,XXDDR_DQ_IL502_NIL510_LP20_5
all_hptp_ddr_timd,XXDDR_DQ_IL502_NIL510_LP20_6
all_hptp_ddr_timd,XXDDR_DQ_IL502_NIL510_LP20_7
all_hptp_ddr_timd,XXDDR_DQ_IL511_NIL503_LP11_0
all_hptp_ddr_timd,XXDDR_DQ_IL511_NIL503_LP11_1
all_hptp_ddr_timd,XXDDR_DQ_IL511_NIL503_LP11_2
all_hptp_ddr_timd,XXDDR_DQ_IL511_NIL503_LP11_3
all_hptp_ddr_timd,XXDDR_DQ_IL511_NIL503_LP11_4
all_hptp_ddr_timd,XXDDR_DQ_IL511_NIL503_LP11_5
all_hptp_ddr_timd,XXDDR_DQ_IL511_NIL503_LP11_6
all_hptp_ddr_timd,XXDDR_DQ_IL511_NIL503_LP11_7
all_hptp_ddr_timd,XXDDR_DQ_IL512_NIL512_LP30_0
all_hptp_ddr_timd,XXDDR_DQ_IL512_NIL512_LP30_1
all_hptp_ddr_timd,XXDDR_DQ_IL512_NIL512_LP30_2
all_hptp_ddr_timd,XXDDR_DQ_IL512_NIL512_LP30_3
all_hptp_ddr_timd,XXDDR_DQ_IL512_NIL512_LP30_4
all_hptp_ddr_timd,XXDDR_DQ_IL512_NIL512_LP30_5
all_hptp_ddr_timd,XXDDR_DQ_IL512_NIL512_LP30_6
all_hptp_ddr_timd,XXDDR_DQ_IL512_NIL512_LP30_7
all_hptp_ddr_timd,XXDDR_DQ_IL513_NIL513_LP31_0
all_hptp_ddr_timd,XXDDR_DQ_IL513_NIL513_LP31_1
all_hptp_ddr_timd,XXDDR_DQ_IL513_NIL513_LP31_2
all_hptp_ddr_timd,XXDDR_DQ_IL513_NIL513_LP31_3
all_hptp_ddr_timd,XXDDR_DQ_IL513_NIL513_LP31_4
all_hptp_ddr_timd,XXDDR_DQ_IL513_NIL513_LP31_5
all_hptp_ddr_timd,XXDDR_DQ_IL513_NIL513_LP31_6
all_hptp_ddr_timd,XXDDR_DQ_IL513_NIL513_LP31_7
all_hptp_ddr_timd,XXDDR_DQ_IL520_NIL520_LP40_0
all_hptp_ddr_timd,XXDDR_DQ_IL520_NIL520_LP40_1
all_hptp_ddr_timd,XXDDR_DQ_IL520_NIL520_LP40_2
all_hptp_ddr_timd,XXDDR_DQ_IL520_NIL520_LP40_3
all_hptp_ddr_timd,XXDDR_DQ_IL520_NIL520_LP40_4
all_hptp_ddr_timd,XXDDR_DQ_IL520_NIL520_LP40_5
all_hptp_ddr_timd,XXDDR_DQ_IL520_NIL520_LP40_6
all_hptp_ddr_timd,XXDDR_DQ_IL520_NIL520_LP40_7
all_hptp_ddr_timd,XXDDR_DQ_IL521_NIL521_LP41_0
all_hptp_ddr_timd,XXDDR_DQ_IL521_NIL521_LP41_1
all_hptp_ddr_timd,XXDDR_DQ_IL521_NIL521_LP41_2
all_hptp_ddr_timd,XXDDR_DQ_IL521_NIL521_LP41_3
all_hptp_ddr_timd,XXDDR_DQ_IL521_NIL521_LP41_4
all_hptp_ddr_timd,XXDDR_DQ_IL521_NIL521_LP41_5
all_hptp_ddr_timd,XXDDR_DQ_IL521_NIL521_LP41_6
all_hptp_ddr_timd,XXDDR_DQ_IL521_NIL521_LP41_7
all_hptp_ddr_timd,XXDDR_DQ_IL531_NIL523_LP51_0
all_hptp_ddr_timd,XXDDR_DQ_IL531_NIL523_LP51_1
all_hptp_ddr_timd,XXDDR_DQ_IL531_NIL523_LP51_2
all_hptp_ddr_timd,XXDDR_DQ_IL531_NIL523_LP51_3
all_hptp_ddr_timd,XXDDR_DQ_IL531_NIL523_LP51_4
all_hptp_ddr_timd,XXDDR_DQ_IL531_NIL523_LP51_5
all_hptp_ddr_timd,XXDDR_DQ_IL531_NIL523_LP51_6
all_hptp_ddr_timd,XXDDR_DQ_IL531_NIL523_LP51_7
all_hptp_ddr_timd,XXDDR_DQ_IL532_NIL532_LP70_0
all_hptp_ddr_timd,XXDDR_DQ_IL532_NIL532_LP70_1
all_hptp_ddr_timd,XXDDR_DQ_IL532_NIL532_LP70_2
all_hptp_ddr_timd,XXDDR_DQ_IL532_NIL532_LP70_3
all_hptp_ddr_timd,XXDDR_DQ_IL532_NIL532_LP70_4
all_hptp_ddr_timd,XXDDR_DQ_IL532_NIL532_LP70_5
all_hptp_ddr_timd,XXDDR_DQ_IL532_NIL532_LP70_6
all_hptp_ddr_timd,XXDDR_DQ_IL532_NIL532_LP70_7
all_hptp_ddr_timd,XXDDR_DQ_IL533_NIL533_LP71_0
all_hptp_ddr_timd,XXDDR_DQ_IL533_NIL533_LP71_1
all_hptp_ddr_timd,XXDDR_DQ_IL533_NIL533_LP71_2
all_hptp_ddr_timd,XXDDR_DQ_IL533_NIL533_LP71_3
all_hptp_ddr_timd,XXDDR_DQ_IL533_NIL533_LP71_4
all_hptp_ddr_timd,XXDDR_DQ_IL533_NIL533_LP71_5
all_hptp_ddr_timd,XXDDR_DQ_IL533_NIL533_LP71_6
all_hptp_ddr_timd,XXDDR_DQ_IL533_NIL533_LP71_7
all_hptp_ddr_timd,XXDDR_DQS_IL500_NIL500_LP00_N
all_hptp_ddr_timd,XXDDR_DQS_IL500_NIL500_LP00_P
all_hptp_ddr_timd,XXDDR_DQS_IL501_NIL501_LP01_N
all_hptp_ddr_timd,XXDDR_DQS_IL501_NIL501_LP01_P
all_hptp_ddr_timd,XXDDR_DQS_IL502_NIL510_LP20_N
all_hptp_ddr_timd,XXDDR_DQS_IL502_NIL510_LP20_P
all_hptp_ddr_timd,XXDDR_DQS_IL503_NIL511_LP21_N
all_hptp_ddr_timd,XXDDR_DQS_IL503_NIL511_LP21_P
all_hptp_ddr_timd,XXDDR_DQS_IL510_NIL502_LP10_N
all_hptp_ddr_timd,XXDDR_DQS_IL510_NIL502_LP10_P
all_hptp_ddr_timd,XXDDR_DQS_IL511_NIL503_LP11_N
all_hptp_ddr_timd,XXDDR_DQS_IL511_NIL503_LP11_P
all_hptp_ddr_timd,XXDDR_DQS_IL512_NIL512_LP30_N
all_hptp_ddr_timd,XXDDR_DQS_IL512_NIL512_LP30_P
all_hptp_ddr_timd,XXDDR_DQS_IL513_NIL513_LP31_N
all_hptp_ddr_timd,XXDDR_DQS_IL513_NIL513_LP31_P
all_hptp_ddr_timd,XXDDR_DQS_IL520_NIL520_LP40_N
all_hptp_ddr_timd,XXDDR_DQS_IL520_NIL520_LP40_P
all_hptp_ddr_timd,XXDDR_DQS_IL521_NIL521_LP41_N
all_hptp_ddr_timd,XXDDR_DQS_IL521_NIL521_LP41_P
all_hptp_ddr_timd,XXDDR_DQS_IL522_NIL530_LP60_N
all_hptp_ddr_timd,XXDDR_DQS_IL522_NIL530_LP60_P
all_hptp_ddr_timd,XXDDR_DQS_IL523_NIL531_LP61_N
all_hptp_ddr_timd,XXDDR_DQS_IL523_NIL531_LP61_P
all_hptp_ddr_timd,XXDDR_DQS_IL530_NIL522_LP50_N
all_hptp_ddr_timd,XXDDR_DQS_IL530_NIL522_LP50_P
all_hptp_ddr_timd,XXDDR_DQS_IL531_NIL523_LP51_N
all_hptp_ddr_timd,XXDDR_DQS_IL531_NIL523_LP51_P
all_hptp_ddr_timd,XXDDR_DQS_IL532_NIL532_LP70_N
all_hptp_ddr_timd,XXDDR_DQS_IL532_NIL532_LP70_P
all_hptp_ddr_timd,XXDDR_DQS_IL533_NIL533_LP71_N
all_hptp_ddr_timd,XXDDR_DQS_IL533_NIL533_LP71_P
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP71_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP71_P
all_hptp_ddr_timd,XXDDR_VIEW_0
all_hptp_ddr_timd,XXDDR_VIEW_1
all_hptp_ddr_timd,XXDRAM_RESET_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP70_P
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP70_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP60_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP60_P
all_hptp_ddr_timd,XXDDR_NC_3CA6_7CA3_7CS0
all_hptp_ddr_timd,XXDDR_NC_2CA11_5CS0_5CA3
all_hptp_ddr_timd,XXDDR_NC_3CA7_6CA3_6CS0
all_hptp_ddr_timd,XXDDR_NC_2CA1_5CA4_5CS1
all_hptp_ddr_timd,XXDDR_NC_2CA9_4CS0_4CA3
all_hptp_ddr_timd,XXDDR_NC_NC_4CA4_4CS1
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP51_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP51_P
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP41_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP41_P
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP40_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP40_P
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP31_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP31_P
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP30_P
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP30_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP20_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP20_P
all_hptp_ddr_timd,XXDDR_NC_1CA0_3CS0_3CA3
all_hptp_ddr_timd,XXDDR_NC_1CA3_2CS0_2CA3
all_hptp_ddr_timd,XXDDR_NC_1CA6_3CA3_3CS0
all_hptp_ddr_timd,XXDDR_NC_1CA7_2CA3_2CS0
all_hptp_ddr_timd,XXDDR_NC_0CA11_1CS0_1CA3
all_hptp_ddr_timd,XXDDR_NC_0CA9_0CS0_0CA3
all_hptp_ddr_timd,XXDDR_0CA0_0CA3_0CA6_0CA0
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP01_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP01_P
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP11_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP11_P
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP00_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP00_P
all_hptp_ddr_timd,ZZCPU_FUSE_SORT_TIEOFF_SRT_0
all_hptp_ddr_timd,ZZCPU_FUSE_SORT_TIEOFF_SRT_1
all_hptp_ddr_timd,ZZCPU_FUSE_SORT_TIEOFF_SRT_2
all_hptp_ddr_timd,ZZDDR_VCCBGVREFUGB0_VIEW_SRT
all_hptp_ddr_timd,XXDDR_DQ_IL510_NIL502_LP10_0
all_hptp_ddr_timd,XXDDR_DQ_IL510_NIL502_LP10_1
all_hptp_ddr_timd,XXDDR_DQ_IL510_NIL502_LP10_2
all_hptp_ddr_timd,XXDDR_DQ_IL510_NIL502_LP10_3
all_hptp_ddr_timd,XXDDR_DQ_IL510_NIL502_LP10_4
all_hptp_ddr_timd,XXDDR_DQ_IL510_NIL502_LP10_5
all_hptp_ddr_timd,XXDDR_DQ_IL510_NIL502_LP10_6
all_hptp_ddr_timd,XXDDR_DQ_IL510_NIL502_LP10_7
all_hptp_ddr_timd,XXDDR_DQ_IL523_NIL531_LP61_0
all_hptp_ddr_timd,XXDDR_DQ_IL523_NIL531_LP61_1
all_hptp_ddr_timd,XXDDR_DQ_IL523_NIL531_LP61_2
all_hptp_ddr_timd,XXDDR_DQ_IL523_NIL531_LP61_3
all_hptp_ddr_timd,XXDDR_DQ_IL523_NIL531_LP61_4
all_hptp_ddr_timd,XXDDR_DQ_IL523_NIL531_LP61_5
all_hptp_ddr_timd,XXDDR_DQ_IL523_NIL531_LP61_6
all_hptp_ddr_timd,XXDDR_DQ_IL523_NIL531_LP61_7
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP10_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP61_N
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP10_P
all_hptp_ddr_timd,XXDDR_WCK_NC_NC_LP61_P
all_hptp_ddr_timd,XXVDD2PWRGOOD_TD2_SRT
all_hptp_ddr_timd,XXEPD_ON_TD2_SRT
all_hptp_ddr_timd,XXTRIG_SMB1
all_cpu_tap_scoped_timd,XXHVMMODE
all_cpu_tap_scoped_timd,XXJTAG_CPU_MBPB_0
all_cpu_tap_scoped_timd,XXJTAG_CPU_MBPB_1
all_cpu_tap_scoped_timd,XXJTAG_CPU_MBPB_2
all_cpu_tap_scoped_timd,XXJTAG_CPU_TDI
all_cpu_tap_scoped_timd,XXJTAG_CPU_TDO
all_cpu_tap_scoped_timd,XXJTAG_CPU_TMS
all_cpu_tap_scoped_timd,XXJTAG_CPU_TRSTB
all_cpu_tap_scoped_timd,XXLYA_0
all_cpu_tap_scoped_timd,XXLYA_1
all_cpu_tap_scoped_timd,XXPECI
all_cpu_tap_scoped_timd,XXVDD2PWRGOOD_IN_CPU
all_cpu_tap_scoped_timd,XXVIDALERT_B
all_cpu_tap_scoped_timd,XXVIDSCK
all_cpu_tap_scoped_timd,XXVIDSOUT
all_cpu_tap_scoped_timd,XXVIEWCLK_0
all_cpu_tap_scoped_timd,XXVIEWCLK_1
all_cpu_tap_scoped_timd,XXEDM_COMPUTE_DIE
all_cpu_tap_scoped_timd,XXEDM_BASE
all_cpu_tap_scoped_timd,XXEPD_ON_CPU_IN
all_cpu_tap_scoped_timd,XXVTARGET_1
all_cpu_tap_scoped_timd,XXVTARGET_0
all_cpu_tap_scoped_timd,XXVIEWPWR_0
all_cpu_tap_scoped_timd,XXVIEWPWR_1
all_cpu_tap_scoped_timd,XXLGCSPARE0
all_cpu_tap_scoped_timd,XXLGCSPARE1
all_cpu_tap_scoped_timd,XXEPD_ON_GTIO
all_cpu_tap_scoped_timd,XXTRIG_SMB2
all_gt_tap_scoped_timd,XXEPD_ON_GCD_IN
all_gt_tap_scoped_timd,XXGCD_HVM_MODE
all_gt_tap_scoped_timd,XXJTAG_GCD_TDI
all_gt_tap_scoped_timd,XXJTAG_GCD_TDO
all_gt_tap_scoped_timd,XXJTAG_GCD_TMS
all_gt_tap_scoped_timd,XXJTAG_GCD_TRSTB
all_gt_tap_scoped_timd,ZZGCD_A0_DEBUG_EN_SRT
all_gt_tap_scoped_timd,XXGCD_VIEW_ANA_IN_0
all_gt_tap_scoped_timd,XXGCD_VIEW_ANA_IN_1
all_gt_tap_scoped_timd,XXGCD_VIEW_ANA_IN_2
all_gt_tap_scoped_timd,XXGCD_VIEW_ANA_OUT_0
all_gt_tap_scoped_timd,XXGCD_VIEW_ANA_OUT_1
all_gt_tap_scoped_timd,XXGCD_VIEW_DIG_OUT_0
all_gt_tap_scoped_timd,XXGCD_VIEW_DIG_OUT_1
all_gt_tap_scoped_timd,XXGCD_VIEW_DIG_OUT_2
all_gt_tap_scoped_timd,XXEDM_GCD
all_gt_tap_scoped_timd,XXTRIG_SMB4
gt_gtio_timd,XXGCD_TP_DATA_OUT_0
gt_gtio_timd,XXGCD_TP_DATA_OUT_1
gt_gtio_timd,XXGCD_TP_DATA_OUT_2
gt_gtio_timd,XXGCD_TP_DATA_OUT_3
gt_gtio_timd,XXGCD_TP_DATA_OUT_4
gt_gtio_timd,XXGCD_TP_DATA_OUT_5
gt_gtio_timd,XXGCD_TP_DATA_OUT_6
gt_gtio_timd,XXGCD_TP_DATA_OUT_7
gt_gtio_timd,XXGCD_TP_DATA_IN_0
gt_gtio_timd,XXGCD_TP_DATA_IN_1
gt_gtio_timd,XXGCD_TP_DATA_IN_2
gt_gtio_timd,XXGCD_TP_DATA_IN_3
gt_gtio_timd,XXGCD_TP_DATA_IN_4
gt_gtio_timd,XXGCD_TP_DATA_IN_5
gt_gtio_timd,XXGCD_TP_DATA_IN_6
gt_gtio_timd,XXGCD_TP_DATA_IN_7
gt_gtio_timd,ZZGCD_FUSE_SORT_BUMPS_SRT_0
gt_gtio_timd,ZZGCD_FUSE_SORT_BUMPS_SRT_1
gt_gtio_timd,ZZGCD_FUSE_SORT_BUMPS_SRT_2
gt_gtio_timd,ZZGCD_RESERVED_IN_SRT_0
gt_gtio_timd,ZZGCD_RESERVED_IN_SRT_1
gt_gtio_timd,ZZGCD_RESERVED_IN_SRT_2
gt_gtio_timd,ZZGCD_RESERVED_IN_SRT_3
gt_gtio_timd,ZZGCD_RESERVED_IN_SRT_4
gt_gtio_timd,ZZGCD_RESERVED_OUT_SRT_0
gt_gtio_timd,ZZGCD_RESERVED_OUT_SRT_1
gt_gtio_timd,ZZGCD_RESERVED_OUT_SRT_2
gt_gtio_timd,ZZGCD_RESERVED_OUT_SRT_3
gt_gtio_timd,ZZGCD_RESERVED_OUT_SRT_4
gt_gtio_timd,ZZGCD_SORT_MODE_SRT
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_0
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_1
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_2
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_3
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_4
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_5
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_6
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_7
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_8
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_9
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_10
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_11
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_12
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_13
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_14
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_15
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_16
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_17
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_18
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_19
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_20
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_21
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_22
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_23
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_24
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_25
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_26
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_27
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_28
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_29
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_30
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_31
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_32
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_33
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_34
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_35
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_36
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_37
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_38
gt_gtio_timd,ZZGCD_TP_DATA_IN_SRT_39
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_0
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_1
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_2
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_3
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_4
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_5
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_6
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_7
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_8
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_9
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_10
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_11
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_12
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_13
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_14
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_15
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_16
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_17
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_18
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_19
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_20
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_21
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_22
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_23
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_24
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_25
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_26
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_27
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_28
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_29
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_30
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_31
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_32
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_33
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_34
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_35
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_36
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_37
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_38
gt_gtio_timd,ZZGCD_TP_DATA_OUT_SRT_39
gt_gtio_timd,XXTRIG_SMB3
all_pcd_hsio_timd,XXUSB3_2_TX_P
all_pcd_hsio_timd,XXUSB3_2_TX_N
all_pcd_hsio_timd,XXUSB3_2_RX_P
all_pcd_hsio_timd,XXUSB3_2_RX_N
all_pcd_hsio_timd,XXUSB3_1_TX_P
all_pcd_hsio_timd,XXUSB3_1_TX_N
all_pcd_hsio_timd,XXUSB3_1_RX_P
all_pcd_hsio_timd,XXUSB3_1_RX_N
all_pcd_hsio_timd,XXUFS_0_RX_Y_TX_N
all_pcd_hsio_timd,XXUFS_0_RX_Y_TX_P
all_pcd_hsio_timd,XXUFS_1_RX_Y_TX_N
all_pcd_hsio_timd,XXUFS_1_RX_Y_TX_P
all_pcd_hsio_timd,XXCSI_C_C1_CK_N
all_pcd_hsio_timd,XXCSI_C_C0_CK_P
all_pcd_hsio_timd,XXCSI_C_B1_D1_N
all_pcd_hsio_timd,XXCSI_C_B0_D0_N
all_pcd_hsio_timd,XXCSI_C_A1_D1_P
all_pcd_hsio_timd,XXCSI_C_A0_D0_P
all_pcd_hsio_timd,XXCSI_B_C1_CK_N
all_pcd_hsio_timd,XXCSI_B_C0_CK_P
all_pcd_hsio_timd,XXCSI_B_B1_D1_N
all_pcd_hsio_timd,XXCSI_B_B0_D0_N
all_pcd_hsio_timd,XXCSI_B_A1_D1_P
all_pcd_hsio_timd,XXCSI_B_A0_D0_P
all_pcd_hsio_timd,XXCSI_A_C1_CK_N
all_pcd_hsio_timd,XXCSI_A_C0_CK_P
all_pcd_hsio_timd,XXCSI_A_B1_D1_N
all_pcd_hsio_timd,XXCSI_A_B0_D0_N
all_pcd_hsio_timd,XXCSI_A_A1_D1_P
all_pcd_hsio_timd,XXCSI_A_A0_D0_P
all_pcd_hsio_timd,XXDDI_A_AUX_N
all_pcd_hsio_timd,XXDDI_A_AUX_P
all_pcd_hsio_timd,XXDDI_A_TX_0_N
all_pcd_hsio_timd,XXDDI_A_TX_0_P
all_pcd_hsio_timd,XXDDI_A_TX_1_N
all_pcd_hsio_timd,XXDDI_A_TX_1_P
all_pcd_hsio_timd,XXDDI_A_TX_2_N
all_pcd_hsio_timd,XXDDI_A_TX_2_P
all_pcd_hsio_timd,XXDDI_A_TX_3_N
all_pcd_hsio_timd,XXDDI_A_TX_3_P
all_pcd_hsio_timd,XXPCIE_GEN5_1_RX_N
all_pcd_hsio_timd,XXPCIE_GEN5_1_RX_P
all_pcd_hsio_timd,XXPCIE_GEN5_1_TX_N
all_pcd_hsio_timd,XXPCIE_GEN5_1_TX_P
all_pcd_hsio_timd,XXPCIE_GEN5_10_RX_N
all_pcd_hsio_timd,XXPCIE_GEN5_10_RX_P
all_pcd_hsio_timd,XXPCIE_GEN5_10_TX_N
all_pcd_hsio_timd,XXPCIE_GEN5_10_TX_P
all_pcd_hsio_timd,XXPCIE_GEN5_11_RX_N
all_pcd_hsio_timd,XXPCIE_GEN5_11_RX_P
all_pcd_hsio_timd,XXPCIE_GEN5_11_TX_N
all_pcd_hsio_timd,XXPCIE_GEN5_11_TX_P
all_pcd_hsio_timd,XXPCIE_GEN5_12_RX_N
all_pcd_hsio_timd,XXPCIE_GEN5_12_RX_P
all_pcd_hsio_timd,XXPCIE_GEN5_12_TX_N
all_pcd_hsio_timd,XXPCIE_GEN5_12_TX_P
all_pcd_hsio_timd,XXPCIE_GEN5_2_RX_N
all_pcd_hsio_timd,XXPCIE_GEN5_2_RX_P
all_pcd_hsio_timd,XXPCIE_GEN5_2_TX_N
all_pcd_hsio_timd,XXPCIE_GEN5_2_TX_P
all_pcd_hsio_timd,XXPCIE_GEN5_3_RX_N
all_pcd_hsio_timd,XXPCIE_GEN5_3_RX_P
all_pcd_hsio_timd,XXPCIE_GEN5_3_TX_N
all_pcd_hsio_timd,XXPCIE_GEN5_3_TX_P
all_pcd_hsio_timd,XXPCIE_GEN5_4_RX_N
all_pcd_hsio_timd,XXPCIE_GEN5_4_RX_P
all_pcd_hsio_timd,XXPCIE_GEN5_4_TX_N
all_pcd_hsio_timd,XXPCIE_GEN5_4_TX_P
all_pcd_hsio_timd,XXPCIE_GEN5_5_RX_N
all_pcd_hsio_timd,XXPCIE_GEN5_5_RX_P
all_pcd_hsio_timd,XXPCIE_GEN5_5_TX_N
all_pcd_hsio_timd,XXPCIE_GEN5_5_TX_P
all_pcd_hsio_timd,XXPCIE_GEN5_6_RX_N
all_pcd_hsio_timd,XXPCIE_GEN5_6_RX_P
all_pcd_hsio_timd,XXPCIE_GEN5_6_TX_N
all_pcd_hsio_timd,XXPCIE_GEN5_6_TX_P
all_pcd_hsio_timd,XXPCIE_GEN5_7_RX_N
all_pcd_hsio_timd,XXPCIE_GEN5_7_RX_P
all_pcd_hsio_timd,XXPCIE_GEN5_7_TX_N
all_pcd_hsio_timd,XXPCIE_GEN5_7_TX_P
all_pcd_hsio_timd,XXPCIE_GEN5_8_RX_N
all_pcd_hsio_timd,XXPCIE_GEN5_8_RX_P
all_pcd_hsio_timd,XXPCIE_GEN5_8_TX_N
all_pcd_hsio_timd,XXPCIE_GEN5_8_TX_P
all_pcd_hsio_timd,XXPCIE_GEN5_9_RX_N
all_pcd_hsio_timd,XXPCIE_GEN5_9_RX_P
all_pcd_hsio_timd,XXPCIE_GEN5_9_TX_N
all_pcd_hsio_timd,XXPCIE_GEN5_9_TX_P
all_pcd_hsio_timd,XXOBS1MON_ISCLK
all_pcd_hsio_timd,XXOBS0MON_ISCLK
all_pcd_tap_timd,XXJTAG_PCD_TDI
all_pcd_tap_timd,XXJTAG_PCD_TDO
all_pcd_tap_timd,XXJTAG_PCD_TMS
all_pcd_tap_timd,XXJTAG_PCD_TRST_B
all_pcd_tap_timd,XXRSMRST_SOC_B
all_pcd_tap_timd,XXSYS_PWROK
all_pcd_tap_timd,XXRTEST_B
all_pcd_tap_timd,XXSRTCRST_B
all_pcd_tap_timd,XXBOOTHALT_B
all_pcd_tap_timd,XXINTRUDER_B
all_pcd_tap_timd,XXDBG_PMODE
all_pcd_tap_timd,XXEPD_ON_OUT
all_pcd_tap_timd,XXPCH_PWROK
all_pcd_tap_timd,XXPRDY_B
all_pcd_tap_timd,XXPREQ_B
all_pcd_tap_timd,XXSYS_RESET_B
all_pcd_tap_timd,XXVDD2PWRGOOD_OUT_SOC
all_pcd_tap_timd,VCCP_1P5_RTC_HV
all_pcd_tap_timd,XXCNV_RCOMP_V
all_pcd_tap_timd,XXCNV_RCOMP_I
all_pcd_tap_timd,XXCNV_WR_Y_WT_CLK_N
all_pcd_tap_timd,XXCNV_WR_Y_WT_CLK_P
all_pcd_tap_timd,XXCNV_WR_Y_WT_D0_N
all_pcd_tap_timd,XXCNV_WR_Y_WT_D0_P
all_pcd_tap_timd,XXCNV_WR_Y_WT_D1_N
all_pcd_tap_timd,XXCNV_WR_Y_WT_D1_P
all_pcd_tap_timd,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
all_pcd_tap_timd,XXGPP_H_2
all_pcd_tap_timd,XXGPP_D_23_BPKI3C_SCL
all_pcd_tap_timd,XXSPI0_IO_3
all_pcd_tap_timd,XXSPI0_IO_2
all_pcd_tap_timd,XXGPP_C_1_SMBDATA
all_pcd_tap_timd,XXGPP_C_0_SMBCLK
all_pcd_tap_timd,XXFUSE_TM_IO_0
all_pcd_tap_timd,XXFUSE_TM_IO_1
all_pcd_tap_timd,XXFUSE_TM_IO_2
all_pcd_tap_timd,XXFUSE_TM_IO_3
all_pcd_tap_timd,XXOSSEFUSE_TM_IO_0
all_pcd_tap_timd,XXOSSEFUSE_TM_IO_1
all_pcd_tap_timd,XXOSSEFUSE_TM_IO_2
all_pcd_tap_timd,XXOSSEFUSE_TM_IO_3
all_pcd_fab_timd,XXXTAL_OUT
all_pcd_fab_timd,XXUSB2A_ID
all_pcd_fab_timd,XXUSB2_8_P
all_pcd_fab_timd,XXUSB2_8_N
all_pcd_fab_timd,XXUSB2_7_P
all_pcd_fab_timd,XXUSB2_7_N
all_pcd_fab_timd,XXUSB2_6_P
all_pcd_fab_timd,XXUSB2_6_N
all_pcd_fab_timd,XXUSB2_5_P
all_pcd_fab_timd,XXUSB2_5_N
all_pcd_fab_timd,XXUSB2_4_P
all_pcd_fab_timd,XXUSB2_4_N
all_pcd_fab_timd,XXUSB2_3_P
all_pcd_fab_timd,XXUSB2_3_N
all_pcd_fab_timd,XXUSB2_2_P
all_pcd_fab_timd,XXUSB2_2_N
all_pcd_fab_timd,XXUSB2_1_P
all_pcd_fab_timd,XXUSB2_1_N
all_pcd_fab_timd,XXSPI0_TPM_CS_B
all_pcd_fab_timd,XXSPI0_MOSI_IO_0
all_pcd_fab_timd,XXSPI0_MISO_IO_1
all_pcd_fab_timd,XXSPI0_FLASH_1_CS_B
all_pcd_fab_timd,XXSPI0_FLASH_0_CS_B
all_pcd_fab_timd,XXSPI0_CLK
all_pcd_fab_timd,XXRTCX2
all_pcd_fab_timd,XXEDM_SOC
all_pcd_fab_timd,XXEDM_SOC_GND
all_pcd_fab_timd,XXL_VDDEN
all_pcd_fab_timd,XXL_BKLTEN
all_pcd_fab_timd,XXL_BKLTCTL
all_pcd_fab_timd,XXHPTP_PCD_TX_7
all_pcd_fab_timd,XXHPTP_PCD_TX_6
all_pcd_fab_timd,XXHPTP_PCD_TX_5
all_pcd_fab_timd,XXHPTP_PCD_TX_4
all_pcd_fab_timd,XXHPTP_PCD_TX_3
all_pcd_fab_timd,XXHPTP_PCD_TX_2
all_pcd_fab_timd,XXHPTP_PCD_TX_1
all_pcd_fab_timd,XXHPTP_PCD_TX_0
all_pcd_fab_timd,XXHPTP_PCD_RX_7
all_pcd_fab_timd,XXHPTP_PCD_RX_6
all_pcd_fab_timd,XXHPTP_PCD_RX_5
all_pcd_fab_timd,XXHPTP_PCD_RX_4
all_pcd_fab_timd,XXHPTP_PCD_RX_3
all_pcd_fab_timd,XXHPTP_PCD_RX_2
all_pcd_fab_timd,XXHPTP_PCD_RX_1
all_pcd_fab_timd,XXHPTP_PCD_RX_0
all_pcd_fab_timd,XXHPTP_PCD_CTL
all_pcd_fab_timd,XXHPTP_PCD_CLK
all_pcd_fab_timd,XXGPP_V_9_SLP_S5_B
all_pcd_fab_timd,XXGPP_V_8_SLP_WLAN_B
all_pcd_fab_timd,XXGPP_V_7_SUSCLK
all_pcd_fab_timd,XXGPP_V_6_SLP_A_B
all_pcd_fab_timd,XXGPP_V_5_SLP_S4_B
all_pcd_fab_timd,XXGPP_V_4_SLP_S3_B
all_pcd_fab_timd,XXGPP_V_3_PWRBTN_B
all_pcd_fab_timd,XXGPP_V_2_SOC_WAKE_B
all_pcd_fab_timd,XXGPP_V_17
all_pcd_fab_timd,XXGPP_V_16_VCCST_EN
all_pcd_fab_timd,XXGPP_V_15_THERMTRIP_B
all_pcd_fab_timd,XXGPP_V_14_FORCEPR_B
all_pcd_fab_timd,XXGPP_V_13_CATERR_B
all_pcd_fab_timd,XXGPP_V_12_WAKE_B
all_pcd_fab_timd,XXGPP_V_11_SLP_LAN_B
all_pcd_fab_timd,XXGPP_V_10_LANPHYPC
all_pcd_fab_timd,XXGPP_V_1_AC_PRESENT
all_pcd_fab_timd,XXGPP_V_0_BATLOW_B
all_pcd_fab_timd,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
all_pcd_fab_timd,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
all_pcd_fab_timd,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
all_pcd_fab_timd,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
all_pcd_fab_timd,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
all_pcd_fab_timd,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
all_pcd_fab_timd,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
all_pcd_fab_timd,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
all_pcd_fab_timd,XXGPP_H_9_UART0_TXD
all_pcd_fab_timd,XXGPP_H_8_UART0_RXD
all_pcd_fab_timd,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
all_pcd_fab_timd,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
all_pcd_fab_timd,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
all_pcd_fab_timd,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
all_pcd_fab_timd,XXGPP_H_3_MIC_MUTE
all_pcd_fab_timd,XXGPP_H_22_I2C1_SCL_I3C1_SCL
all_pcd_fab_timd,XXGPP_H_21_I2C1_SDA_I3C1_SDA
all_pcd_fab_timd,XXGPP_H_20_I2C0_SCL_I3C0_SCL
all_pcd_fab_timd,XXGPP_H_19_I2C0_SDA_I3C0_SDA
all_pcd_fab_timd,XXGPP_H_17_MIC_MUTE_LED
all_pcd_fab_timd,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
all_pcd_fab_timd,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
all_pcd_fab_timd,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
all_pcd_fab_timd,XXGPP_H_13_CPU_C10_GATE_B
all_pcd_fab_timd,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
all_pcd_fab_timd,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
all_pcd_fab_timd,XXGPP_H_1
all_pcd_fab_timd,XXGPP_H_0
all_pcd_fab_timd,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
all_pcd_fab_timd,XXGPP_F_8_FUSA_DIAGTEST_MODE
all_pcd_fab_timd,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
all_pcd_fab_timd,XXGPP_F_6_CNV_PA_BLANKING
all_pcd_fab_timd,XXGPP_F_5_CRF_CLKREQ
all_pcd_fab_timd,XXGPP_F_4_CNV_RF_RESET_B
all_pcd_fab_timd,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
all_pcd_fab_timd,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
all_pcd_fab_timd,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
all_pcd_fab_timd,XXGPP_F_20
all_pcd_fab_timd,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
all_pcd_fab_timd,XXGPP_F_19
all_pcd_fab_timd,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
all_pcd_fab_timd,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
all_pcd_fab_timd,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
all_pcd_fab_timd,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
all_pcd_fab_timd,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
all_pcd_fab_timd,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
all_pcd_fab_timd,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
all_pcd_fab_timd,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
all_pcd_fab_timd,XXGPP_F_10_A_ISH_GP_6
all_pcd_fab_timd,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
all_pcd_fab_timd,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
all_pcd_fab_timd,XXGPP_E_9_USB2_OC0_B
all_pcd_fab_timd,XXGPP_E_8_DDPA_CTRLDATA
all_pcd_fab_timd,XXGPP_E_7_DDPA_CTRLCLK
all_pcd_fab_timd,XXGPP_E_6
all_pcd_fab_timd,XXGPP_E_5_ISH_GP_7
all_pcd_fab_timd,XXGPP_E_3_CPU_GP_0
all_pcd_fab_timd,XXGPP_E_22_THC0_SPI1_DSYNC
all_pcd_fab_timd,XXGPP_E_21_PMCALERT_B
all_pcd_fab_timd,XXGPP_E_20_PMC_I2C_SCL
all_pcd_fab_timd,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
all_pcd_fab_timd,XXGPP_E_19_PMC_I2C_SDA
all_pcd_fab_timd,XXGPP_E_18_THC0_SPI1_INT_B
all_pcd_fab_timd,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
all_pcd_fab_timd,XXGPP_E_16_THC0_SPI1_RST_B
all_pcd_fab_timd,XXGPP_E_15_THC0_SPI1_IO_3
all_pcd_fab_timd,XXGPP_E_14_THC0_SPI1_IO_2
all_pcd_fab_timd,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
all_pcd_fab_timd,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
all_pcd_fab_timd,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
all_pcd_fab_timd,XXGPP_E_10
all_pcd_fab_timd,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
all_pcd_fab_timd,XXGPP_D_9_I2S_MCLK1_OUT
all_pcd_fab_timd,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
all_pcd_fab_timd,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
all_pcd_fab_timd,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
all_pcd_fab_timd,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
all_pcd_fab_timd,XXGPP_D_4_IMGCLKOUT_0
all_pcd_fab_timd,XXGPP_D_3_CPU_GP_1
all_pcd_fab_timd,XXGPP_D_25_ESPI_ALERT3_B
all_pcd_fab_timd,XXGPP_D_24_ESPI_ALERT2_B
all_pcd_fab_timd,XXGPP_D_22_BPKI3C_SDA
all_pcd_fab_timd,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
all_pcd_fab_timd,XXGPP_D_20_SRCCLKREQ7_B
all_pcd_fab_timd,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
all_pcd_fab_timd,XXGPP_D_19_TBT_LSX0_OE
all_pcd_fab_timd,XXGPP_D_18_SRCCLKREQ6_B
all_pcd_fab_timd,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
all_pcd_fab_timd,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
all_pcd_fab_timd,XXGPP_D_15
all_pcd_fab_timd,XXGPP_D_14_TBT_LSX3_OE
all_pcd_fab_timd,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
all_pcd_fab_timd,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
all_pcd_fab_timd,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
all_pcd_fab_timd,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
all_pcd_fab_timd,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
all_pcd_fab_timd,XXGPP_D_0_IMGCLKOUT_1
all_pcd_fab_timd,XXGPP_C_9_SRCCLKREQ0_B
all_pcd_fab_timd,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
all_pcd_fab_timd,XXGPP_C_7_SML1DATA
all_pcd_fab_timd,XXGPP_C_6_SML1CLK
all_pcd_fab_timd,XXGPP_C_5_SML0ALERT_B
all_pcd_fab_timd,XXGPP_C_4_SML0DATA
all_pcd_fab_timd,XXGPP_C_3_SML0CLK
all_pcd_fab_timd,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
all_pcd_fab_timd,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
all_pcd_fab_timd,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
all_pcd_fab_timd,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
all_pcd_fab_timd,XXGPP_C_2_SMBALERT_B
all_pcd_fab_timd,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
all_pcd_fab_timd,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
all_pcd_fab_timd,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
all_pcd_fab_timd,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
all_pcd_fab_timd,XXGPP_C_15
all_pcd_fab_timd,XXGPP_C_14_SRCCLKREQ5_B
all_pcd_fab_timd,XXGPP_C_13_SRCCLKREQ4_B
all_pcd_fab_timd,XXGPP_C_12_SRCCLKREQ3_B
all_pcd_fab_timd,XXGPP_C_11_SRCCLKREQ2_B
all_pcd_fab_timd,XXGPP_C_10_SRCCLKREQ1_B
all_pcd_fab_timd,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
all_pcd_fab_timd,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
all_pcd_fab_timd,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
all_pcd_fab_timd,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
all_pcd_fab_timd,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
all_pcd_fab_timd,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
all_pcd_fab_timd,XXGPP_B_25_ESPI_ALERT1_B
all_pcd_fab_timd,XXGPP_B_24_ESPI_ALERT0_B
all_pcd_fab_timd,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
all_pcd_fab_timd,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
all_pcd_fab_timd,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
all_pcd_fab_timd,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
all_pcd_fab_timd,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
all_pcd_fab_timd,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
all_pcd_fab_timd,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
all_pcd_fab_timd,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
all_pcd_fab_timd,XXGPP_B_16_TBT_LSX1_OE
all_pcd_fab_timd,XXGPP_B_15_USB2_OC3_B
all_pcd_fab_timd,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
all_pcd_fab_timd,XXGPP_B_13_PLTRST_B
all_pcd_fab_timd,XXGPP_B_12_SLP_S0_B
all_pcd_fab_timd,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
all_pcd_fab_timd,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
all_pcd_fab_timd,XXGPP_B_1_USBC_SMLDATA
all_pcd_fab_timd,XXGPP_B_0_USBC_SMLCLK
all_pcd_fab_timd,XXGPP_A_9_OSSE_SMLDATA
all_pcd_fab_timd,XXGPP_A_8_OSSE_SMLCLK
all_pcd_fab_timd,XXGPP_A_6_ESPI_RESET_B
all_pcd_fab_timd,XXGPP_A_5_ESPI_CLK
all_pcd_fab_timd,XXGPP_A_4_ESPI_CS0_B
all_pcd_fab_timd,XXGPP_A_3_ESPI_IO_3_PRIACK_B
all_pcd_fab_timd,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
all_pcd_fab_timd,XXGPP_A_17_ESPI_CS3_B
all_pcd_fab_timd,XXGPP_A_16_ESPI_CS2_B
all_pcd_fab_timd,XXGPP_A_15_DNX_FORCE_RELOAD
all_pcd_fab_timd,XXGPP_A_13_ESPI_CS1_B
all_pcd_fab_timd,XXGPP_A_12
all_pcd_fab_timd,XXGPP_A_11
all_pcd_fab_timd,XXGPP_A_10_OSSE_SMLALERT_B
all_pcd_fab_timd,XXGPP_A_1_ESPI_IO_1
all_pcd_fab_timd,XXGPP_A_0_ESPI_IO_0
all_pcd_fab_timd,XXDDSP_HPDA
all_pcd_fab_timd,XXCLKOUT_SOC_8_P_DP
all_pcd_fab_timd,XXCLKOUT_SOC_8_N_DP
all_pcd_fab_timd,XXCLKOUT_SOC_7_P_DP
all_pcd_fab_timd,XXCLKOUT_SOC_7_N_DP
all_pcd_fab_timd,XXCLKOUT_SOC_6_P_DP
all_pcd_fab_timd,XXCLKOUT_SOC_6_N_DP
all_pcd_fab_timd,XXCLKOUT_SOC_5_P_DP
all_pcd_fab_timd,XXCLKOUT_SOC_5_N_DP
all_pcd_fab_timd,XXCLKOUT_SOC_4_P_DP
all_pcd_fab_timd,XXCLKOUT_SOC_4_N_DP
all_pcd_fab_timd,XXCLKOUT_SOC_3_P_DP
all_pcd_fab_timd,XXCLKOUT_SOC_3_N_DP
all_pcd_fab_timd,XXCLKOUT_SOC_2_P_DP
all_pcd_fab_timd,XXCLKOUT_SOC_2_N_DP
all_pcd_fab_timd,XXCLKOUT_SOC_1_P_DP
all_pcd_fab_timd,XXCLKOUT_SOC_1_N_DP
all_pcd_fab_timd,XXCLKOUT_SOC_0_P_DP
all_pcd_fab_timd,XXCLKOUT_SOC_0_N_DP
all_pcd_fab_timd,XXUSB2B_ID
all_pcd_fab_timd,XXGPP_H_24_ESPI_ALERT4_B
all_pcd_fab_timd,XXGPP_H_23_ESPI_CS4_B
all_pcd_fab_timd,XXGPP_H_18
all_pcd_fab_timd,XXGPP_H_12
all_pcd_fab_timd,XXGPP_F_21
all_pcd_fab_timd,XXGPP_E_4
all_pcd_fab_timd,XXGPP_E_0
all_pcd_fab_timd,XXGPP_A_7
all_pcd_fab_timd,XXGPP_A_14_ADR_COMPLETE
all_pcd_fab_timd,XXMLK_RST_B
all_pcd_fab_timd,XXMLK_DATA
all_pcd_fab_timd,XXMLK_CLK
all_pcd_fab_timd,XXPCIE5_REF_PAD_CLK_N
all_pcd_fab_timd,XXPCIE5_REF_PAD_CLK_P
all_pcd_fab_timd,XXTYPEC_0_AUXPAD_N
all_pcd_fab_timd,XXTYPEC_0_AUXPAD_P
all_pcd_fab_timd,XXTYPEC_0_TX0_N
all_pcd_fab_timd,XXTYPEC_0_TX0_P
all_pcd_fab_timd,XXTYPEC_0_TX1_N
all_pcd_fab_timd,XXTYPEC_0_TX1_P
all_pcd_fab_timd,XXTYPEC_0_TXRX0_N
all_pcd_fab_timd,XXTYPEC_0_TXRX0_P
all_pcd_fab_timd,XXTYPEC_0_TXRX1_N
all_pcd_fab_timd,XXTYPEC_0_TXRX1_P
all_pcd_fab_timd,XXTYPEC_1_AUXPAD_N
all_pcd_fab_timd,XXTYPEC_1_AUXPAD_P
all_pcd_fab_timd,XXTYPEC_1_TX0_N
all_pcd_fab_timd,XXTYPEC_1_TX0_P
all_pcd_fab_timd,XXTYPEC_1_TX1_N
all_pcd_fab_timd,XXTYPEC_1_TX1_P
all_pcd_fab_timd,XXTYPEC_1_TXRX0_N
all_pcd_fab_timd,XXTYPEC_1_TXRX0_P
all_pcd_fab_timd,XXTYPEC_1_TXRX1_N
all_pcd_fab_timd,XXTYPEC_1_TXRX1_P
all_pcd_fab_timd,XXTYPEC_2_AUXPAD_N
all_pcd_fab_timd,XXTYPEC_2_AUXPAD_P
all_pcd_fab_timd,XXTYPEC_2_TX0_N
all_pcd_fab_timd,XXTYPEC_2_TX0_P
all_pcd_fab_timd,XXTYPEC_2_TX1_N
all_pcd_fab_timd,XXTYPEC_2_TX1_P
all_pcd_fab_timd,XXTYPEC_2_TXRX0_N
all_pcd_fab_timd,XXTYPEC_2_TXRX0_P
all_pcd_fab_timd,XXTYPEC_2_TXRX1_N
all_pcd_fab_timd,XXTYPEC_2_TXRX1_P
all_pcd_fab_timd,XXTYPEC_3_AUXPAD_N
all_pcd_fab_timd,XXTYPEC_3_AUXPAD_P
all_pcd_fab_timd,XXTYPEC_3_TX0_N
all_pcd_fab_timd,XXTYPEC_3_TX0_P
all_pcd_fab_timd,XXTYPEC_3_TX1_N
all_pcd_fab_timd,XXTYPEC_3_TX1_P
all_pcd_fab_timd,XXTYPEC_3_TXRX0_N
all_pcd_fab_timd,XXTYPEC_3_TXRX0_P
all_pcd_fab_timd,XXTYPEC_3_TXRX1_N
all_pcd_fab_timd,XXTYPEC_3_TXRX1_P
all_pcd_fab_timd,XXPCIE_GEN4_1_LAN_0_RX_N
all_pcd_fab_timd,XXPCIE_GEN4_1_LAN_0_RX_P
all_pcd_fab_timd,XXPCIE_GEN4_1_LAN_0_TX_N
all_pcd_fab_timd,XXPCIE_GEN4_1_LAN_0_TX_P
all_pcd_fab_timd,XXPCIE_GEN4_2_RX_N
all_pcd_fab_timd,XXPCIE_GEN4_2_RX_P
all_pcd_fab_timd,XXPCIE_GEN4_2_TX_N
all_pcd_fab_timd,XXPCIE_GEN4_2_TX_P
all_pcd_fab_timd,XXPCIE_GEN4_3_RX_N
all_pcd_fab_timd,XXPCIE_GEN4_3_RX_P
all_pcd_fab_timd,XXPCIE_GEN4_3_TX_N
all_pcd_fab_timd,XXPCIE_GEN4_3_TX_P
all_pcd_fab_timd,XXPCIE_GEN4_4_RX_N
all_pcd_fab_timd,XXPCIE_GEN4_4_RX_P
all_pcd_fab_timd,XXPCIE_GEN4_4_TX_N
all_pcd_fab_timd,XXPCIE_GEN4_4_TX_P
all_pcd_fab_timd,XXPCIE_GEN4_5_RX_N
all_pcd_fab_timd,XXPCIE_GEN4_5_RX_P
all_pcd_fab_timd,XXPCIE_GEN4_5_TX_N
all_pcd_fab_timd,XXPCIE_GEN4_5_TX_P
all_pcd_fab_timd,XXPCIE_GEN4_6_RX_N
all_pcd_fab_timd,XXPCIE_GEN4_6_RX_P
all_pcd_fab_timd,XXPCIE_GEN4_6_TX_N
all_pcd_fab_timd,XXPCIE_GEN4_6_TX_P
all_pcd_fab_timd,XXPCIE_GEN4_7_RX_N
all_pcd_fab_timd,XXPCIE_GEN4_7_RX_P
all_pcd_fab_timd,XXPCIE_GEN4_7_TX_N
all_pcd_fab_timd,XXPCIE_GEN4_7_TX_P
all_pcd_fab_timd,XXPCIE_GEN4_8_RX_N
all_pcd_fab_timd,XXPCIE_GEN4_8_RX_P
all_pcd_fab_timd,XXPCIE_GEN4_8_TX_N
all_pcd_fab_timd,XXPCIE_GEN4_8_TX_P
all_pcd_fab_timd,XXMBPB_0
all_pcd_fab_timd,XXMBPB_1
all_pcd_fab_timd,XXMBPB_2
all_pcd_fab_timd,XXMBPB_3
all_pcd_fab_timd,XXTRIG_SMB5
all_pcd_hptp_timd,XXXTAL_OUT
all_pcd_hptp_timd,XXUSB2A_ID
all_pcd_hptp_timd,XXUSB2_8_P
all_pcd_hptp_timd,XXUSB2_8_N
all_pcd_hptp_timd,XXUSB2_7_P
all_pcd_hptp_timd,XXUSB2_7_N
all_pcd_hptp_timd,XXUSB2_6_P
all_pcd_hptp_timd,XXUSB2_6_N
all_pcd_hptp_timd,XXUSB2_5_P
all_pcd_hptp_timd,XXUSB2_5_N
all_pcd_hptp_timd,XXUSB2_4_P
all_pcd_hptp_timd,XXUSB2_4_N
all_pcd_hptp_timd,XXUSB2_3_P
all_pcd_hptp_timd,XXUSB2_3_N
all_pcd_hptp_timd,XXUSB2_2_P
all_pcd_hptp_timd,XXUSB2_2_N
all_pcd_hptp_timd,XXUSB2_1_P
all_pcd_hptp_timd,XXUSB2_1_N
all_pcd_hptp_timd,XXSPI0_TPM_CS_B
all_pcd_hptp_timd,XXSPI0_MOSI_IO_0
all_pcd_hptp_timd,XXSPI0_MISO_IO_1
all_pcd_hptp_timd,XXSPI0_FLASH_1_CS_B
all_pcd_hptp_timd,XXSPI0_FLASH_0_CS_B
all_pcd_hptp_timd,XXSPI0_CLK
all_pcd_hptp_timd,XXRTCX2
all_pcd_hptp_timd,XXEDM_SOC
all_pcd_hptp_timd,XXEDM_SOC_GND
all_pcd_hptp_timd,XXL_VDDEN
all_pcd_hptp_timd,XXL_BKLTEN
all_pcd_hptp_timd,XXL_BKLTCTL
all_pcd_hptp_timd,XXHPTP_PCD_TX_7
all_pcd_hptp_timd,XXHPTP_PCD_TX_6
all_pcd_hptp_timd,XXHPTP_PCD_TX_5
all_pcd_hptp_timd,XXHPTP_PCD_TX_4
all_pcd_hptp_timd,XXHPTP_PCD_TX_3
all_pcd_hptp_timd,XXHPTP_PCD_TX_2
all_pcd_hptp_timd,XXHPTP_PCD_TX_1
all_pcd_hptp_timd,XXHPTP_PCD_TX_0
all_pcd_hptp_timd,XXHPTP_PCD_RX_7
all_pcd_hptp_timd,XXHPTP_PCD_RX_6
all_pcd_hptp_timd,XXHPTP_PCD_RX_5
all_pcd_hptp_timd,XXHPTP_PCD_RX_4
all_pcd_hptp_timd,XXHPTP_PCD_RX_3
all_pcd_hptp_timd,XXHPTP_PCD_RX_2
all_pcd_hptp_timd,XXHPTP_PCD_RX_1
all_pcd_hptp_timd,XXHPTP_PCD_RX_0
all_pcd_hptp_timd,XXHPTP_PCD_CTL
all_pcd_hptp_timd,XXGPP_V_9_SLP_S5_B
all_pcd_hptp_timd,XXGPP_V_8_SLP_WLAN_B
all_pcd_hptp_timd,XXGPP_V_7_SUSCLK
all_pcd_hptp_timd,XXGPP_V_6_SLP_A_B
all_pcd_hptp_timd,XXGPP_V_5_SLP_S4_B
all_pcd_hptp_timd,XXGPP_V_4_SLP_S3_B
all_pcd_hptp_timd,XXGPP_V_3_PWRBTN_B
all_pcd_hptp_timd,XXGPP_V_2_SOC_WAKE_B
all_pcd_hptp_timd,XXGPP_V_17
all_pcd_hptp_timd,XXGPP_V_16_VCCST_EN
all_pcd_hptp_timd,XXGPP_V_15_THERMTRIP_B
all_pcd_hptp_timd,XXGPP_V_14_FORCEPR_B
all_pcd_hptp_timd,XXGPP_V_13_CATERR_B
all_pcd_hptp_timd,XXGPP_V_12_WAKE_B
all_pcd_hptp_timd,XXGPP_V_11_SLP_LAN_B
all_pcd_hptp_timd,XXGPP_V_10_LANPHYPC
all_pcd_hptp_timd,XXGPP_V_1_AC_PRESENT
all_pcd_hptp_timd,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
all_pcd_hptp_timd,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
all_pcd_hptp_timd,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
all_pcd_hptp_timd,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
all_pcd_hptp_timd,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
all_pcd_hptp_timd,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
all_pcd_hptp_timd,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
all_pcd_hptp_timd,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
all_pcd_hptp_timd,XXGPP_H_9_UART0_TXD
all_pcd_hptp_timd,XXGPP_H_8_UART0_RXD
all_pcd_hptp_timd,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
all_pcd_hptp_timd,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
all_pcd_hptp_timd,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
all_pcd_hptp_timd,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
all_pcd_hptp_timd,XXGPP_H_3_MIC_MUTE
all_pcd_hptp_timd,XXGPP_H_22_I2C1_SCL_I3C1_SCL
all_pcd_hptp_timd,XXGPP_H_21_I2C1_SDA_I3C1_SDA
all_pcd_hptp_timd,XXGPP_H_20_I2C0_SCL_I3C0_SCL
all_pcd_hptp_timd,XXGPP_H_19_I2C0_SDA_I3C0_SDA
all_pcd_hptp_timd,XXGPP_H_17_MIC_MUTE_LED
all_pcd_hptp_timd,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
all_pcd_hptp_timd,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
all_pcd_hptp_timd,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
all_pcd_hptp_timd,XXGPP_H_13_CPU_C10_GATE_B
all_pcd_hptp_timd,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
all_pcd_hptp_timd,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
all_pcd_hptp_timd,XXGPP_H_1
all_pcd_hptp_timd,XXGPP_H_0
all_pcd_hptp_timd,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
all_pcd_hptp_timd,XXGPP_F_8_FUSA_DIAGTEST_MODE
all_pcd_hptp_timd,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
all_pcd_hptp_timd,XXGPP_F_6_CNV_PA_BLANKING
all_pcd_hptp_timd,XXGPP_F_5_CRF_CLKREQ
all_pcd_hptp_timd,XXGPP_F_4_CNV_RF_RESET_B
all_pcd_hptp_timd,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
all_pcd_hptp_timd,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
all_pcd_hptp_timd,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
all_pcd_hptp_timd,XXGPP_F_20
all_pcd_hptp_timd,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
all_pcd_hptp_timd,XXGPP_F_19
all_pcd_hptp_timd,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
all_pcd_hptp_timd,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
all_pcd_hptp_timd,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
all_pcd_hptp_timd,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
all_pcd_hptp_timd,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
all_pcd_hptp_timd,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
all_pcd_hptp_timd,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
all_pcd_hptp_timd,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
all_pcd_hptp_timd,XXGPP_F_10_A_ISH_GP_6
all_pcd_hptp_timd,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
all_pcd_hptp_timd,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
all_pcd_hptp_timd,XXGPP_E_9_USB2_OC0_B
all_pcd_hptp_timd,XXGPP_E_8_DDPA_CTRLDATA
all_pcd_hptp_timd,XXGPP_E_7_DDPA_CTRLCLK
all_pcd_hptp_timd,XXGPP_E_6
all_pcd_hptp_timd,XXGPP_E_5_ISH_GP_7
all_pcd_hptp_timd,XXGPP_E_3_CPU_GP_0
all_pcd_hptp_timd,XXGPP_E_22_THC0_SPI1_DSYNC
all_pcd_hptp_timd,XXGPP_E_21_PMCALERT_B
all_pcd_hptp_timd,XXGPP_E_20_PMC_I2C_SCL
all_pcd_hptp_timd,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
all_pcd_hptp_timd,XXGPP_E_19_PMC_I2C_SDA
all_pcd_hptp_timd,XXGPP_E_18_THC0_SPI1_INT_B
all_pcd_hptp_timd,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
all_pcd_hptp_timd,XXGPP_E_16_THC0_SPI1_RST_B
all_pcd_hptp_timd,XXGPP_E_15_THC0_SPI1_IO_3
all_pcd_hptp_timd,XXGPP_E_14_THC0_SPI1_IO_2
all_pcd_hptp_timd,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
all_pcd_hptp_timd,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
all_pcd_hptp_timd,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
all_pcd_hptp_timd,XXGPP_E_10
all_pcd_hptp_timd,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
all_pcd_hptp_timd,XXGPP_D_9_I2S_MCLK1_OUT
all_pcd_hptp_timd,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
all_pcd_hptp_timd,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
all_pcd_hptp_timd,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
all_pcd_hptp_timd,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
all_pcd_hptp_timd,XXGPP_D_4_IMGCLKOUT_0
all_pcd_hptp_timd,XXGPP_D_3_CPU_GP_1
all_pcd_hptp_timd,XXGPP_D_25_ESPI_ALERT3_B
all_pcd_hptp_timd,XXGPP_D_24_ESPI_ALERT2_B
all_pcd_hptp_timd,XXGPP_D_22_BPKI3C_SDA
all_pcd_hptp_timd,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
all_pcd_hptp_timd,XXGPP_D_20_SRCCLKREQ7_B
all_pcd_hptp_timd,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
all_pcd_hptp_timd,XXGPP_D_19_TBT_LSX0_OE
all_pcd_hptp_timd,XXGPP_D_18_SRCCLKREQ6_B
all_pcd_hptp_timd,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
all_pcd_hptp_timd,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
all_pcd_hptp_timd,XXGPP_D_15
all_pcd_hptp_timd,XXGPP_D_14_TBT_LSX3_OE
all_pcd_hptp_timd,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
all_pcd_hptp_timd,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
all_pcd_hptp_timd,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
all_pcd_hptp_timd,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
all_pcd_hptp_timd,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
all_pcd_hptp_timd,XXGPP_D_0_IMGCLKOUT_1
all_pcd_hptp_timd,XXGPP_C_9_SRCCLKREQ0_B
all_pcd_hptp_timd,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
all_pcd_hptp_timd,XXGPP_C_7_SML1DATA
all_pcd_hptp_timd,XXGPP_C_6_SML1CLK
all_pcd_hptp_timd,XXGPP_C_5_SML0ALERT_B
all_pcd_hptp_timd,XXGPP_C_4_SML0DATA
all_pcd_hptp_timd,XXGPP_C_3_SML0CLK
all_pcd_hptp_timd,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
all_pcd_hptp_timd,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
all_pcd_hptp_timd,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
all_pcd_hptp_timd,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
all_pcd_hptp_timd,XXGPP_C_2_SMBALERT_B
all_pcd_hptp_timd,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
all_pcd_hptp_timd,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
all_pcd_hptp_timd,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
all_pcd_hptp_timd,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
all_pcd_hptp_timd,XXGPP_C_15
all_pcd_hptp_timd,XXGPP_C_14_SRCCLKREQ5_B
all_pcd_hptp_timd,XXGPP_C_13_SRCCLKREQ4_B
all_pcd_hptp_timd,XXGPP_C_12_SRCCLKREQ3_B
all_pcd_hptp_timd,XXGPP_C_11_SRCCLKREQ2_B
all_pcd_hptp_timd,XXGPP_C_10_SRCCLKREQ1_B
all_pcd_hptp_timd,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
all_pcd_hptp_timd,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
all_pcd_hptp_timd,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
all_pcd_hptp_timd,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
all_pcd_hptp_timd,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
all_pcd_hptp_timd,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
all_pcd_hptp_timd,XXGPP_B_25_ESPI_ALERT1_B
all_pcd_hptp_timd,XXGPP_B_24_ESPI_ALERT0_B
all_pcd_hptp_timd,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
all_pcd_hptp_timd,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
all_pcd_hptp_timd,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
all_pcd_hptp_timd,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
all_pcd_hptp_timd,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
all_pcd_hptp_timd,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
all_pcd_hptp_timd,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
all_pcd_hptp_timd,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
all_pcd_hptp_timd,XXGPP_B_16_TBT_LSX1_OE
all_pcd_hptp_timd,XXGPP_B_15_USB2_OC3_B
all_pcd_hptp_timd,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
all_pcd_hptp_timd,XXGPP_B_13_PLTRST_B
all_pcd_hptp_timd,XXGPP_B_12_SLP_S0_B
all_pcd_hptp_timd,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
all_pcd_hptp_timd,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
all_pcd_hptp_timd,XXGPP_B_1_USBC_SMLDATA
all_pcd_hptp_timd,XXGPP_B_0_USBC_SMLCLK
all_pcd_hptp_timd,XXGPP_A_9_OSSE_SMLDATA
all_pcd_hptp_timd,XXGPP_A_8_OSSE_SMLCLK
all_pcd_hptp_timd,XXGPP_A_6_ESPI_RESET_B
all_pcd_hptp_timd,XXGPP_A_5_ESPI_CLK
all_pcd_hptp_timd,XXGPP_A_4_ESPI_CS0_B
all_pcd_hptp_timd,XXGPP_A_3_ESPI_IO_3_PRIACK_B
all_pcd_hptp_timd,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
all_pcd_hptp_timd,XXGPP_A_17_ESPI_CS3_B
all_pcd_hptp_timd,XXGPP_A_16_ESPI_CS2_B
all_pcd_hptp_timd,XXGPP_A_15_DNX_FORCE_RELOAD
all_pcd_hptp_timd,XXGPP_A_13_ESPI_CS1_B
all_pcd_hptp_timd,XXGPP_A_12
all_pcd_hptp_timd,XXGPP_A_11
all_pcd_hptp_timd,XXGPP_A_10_OSSE_SMLALERT_B
all_pcd_hptp_timd,XXGPP_A_1_ESPI_IO_1
all_pcd_hptp_timd,XXGPP_A_0_ESPI_IO_0
all_pcd_hptp_timd,XXDDSP_HPDA
all_pcd_hptp_timd,XXCLKOUT_SOC_8_P_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_8_N_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_7_P_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_7_N_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_6_P_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_6_N_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_5_P_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_5_N_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_4_P_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_4_N_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_3_P_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_3_N_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_2_P_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_2_N_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_1_P_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_1_N_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_0_P_DP
all_pcd_hptp_timd,XXCLKOUT_SOC_0_N_DP
all_pcd_hptp_timd,XXUSB2B_ID
all_pcd_hptp_timd,XXGPP_H_24_ESPI_ALERT4_B
all_pcd_hptp_timd,XXGPP_H_23_ESPI_CS4_B
all_pcd_hptp_timd,XXGPP_H_18
all_pcd_hptp_timd,XXGPP_H_12
all_pcd_hptp_timd,XXGPP_F_21
all_pcd_hptp_timd,XXGPP_E_4
all_pcd_hptp_timd,XXGPP_E_0
all_pcd_hptp_timd,XXGPP_A_7
all_pcd_hptp_timd,XXGPP_A_14_ADR_COMPLETE
all_pcd_hptp_timd,XXMLK_RST_B
all_pcd_hptp_timd,XXMLK_DATA
all_pcd_hptp_timd,XXMLK_CLK
all_pcd_hptp_timd,XXPCIE5_REF_PAD_CLK_N
all_pcd_hptp_timd,XXPCIE5_REF_PAD_CLK_P
all_pcd_hptp_timd,XXTYPEC_0_AUXPAD_N
all_pcd_hptp_timd,XXTYPEC_0_AUXPAD_P
all_pcd_hptp_timd,XXTYPEC_0_TX0_N
all_pcd_hptp_timd,XXTYPEC_0_TX0_P
all_pcd_hptp_timd,XXTYPEC_0_TX1_N
all_pcd_hptp_timd,XXTYPEC_0_TX1_P
all_pcd_hptp_timd,XXTYPEC_0_TXRX0_N
all_pcd_hptp_timd,XXTYPEC_0_TXRX0_P
all_pcd_hptp_timd,XXTYPEC_0_TXRX1_N
all_pcd_hptp_timd,XXTYPEC_0_TXRX1_P
all_pcd_hptp_timd,XXTYPEC_1_AUXPAD_N
all_pcd_hptp_timd,XXTYPEC_1_AUXPAD_P
all_pcd_hptp_timd,XXTYPEC_1_TX0_N
all_pcd_hptp_timd,XXTYPEC_1_TX0_P
all_pcd_hptp_timd,XXTYPEC_1_TX1_N
all_pcd_hptp_timd,XXTYPEC_1_TX1_P
all_pcd_hptp_timd,XXTYPEC_1_TXRX0_N
all_pcd_hptp_timd,XXTYPEC_1_TXRX0_P
all_pcd_hptp_timd,XXTYPEC_1_TXRX1_N
all_pcd_hptp_timd,XXTYPEC_1_TXRX1_P
all_pcd_hptp_timd,XXTYPEC_2_AUXPAD_N
all_pcd_hptp_timd,XXTYPEC_2_AUXPAD_P
all_pcd_hptp_timd,XXTYPEC_2_TX0_N
all_pcd_hptp_timd,XXTYPEC_2_TX0_P
all_pcd_hptp_timd,XXTYPEC_2_TX1_N
all_pcd_hptp_timd,XXTYPEC_2_TX1_P
all_pcd_hptp_timd,XXTYPEC_2_TXRX0_N
all_pcd_hptp_timd,XXTYPEC_2_TXRX0_P
all_pcd_hptp_timd,XXTYPEC_2_TXRX1_N
all_pcd_hptp_timd,XXTYPEC_2_TXRX1_P
all_pcd_hptp_timd,XXTYPEC_3_AUXPAD_N
all_pcd_hptp_timd,XXTYPEC_3_AUXPAD_P
all_pcd_hptp_timd,XXTYPEC_3_TX0_N
all_pcd_hptp_timd,XXTYPEC_3_TX0_P
all_pcd_hptp_timd,XXTYPEC_3_TX1_N
all_pcd_hptp_timd,XXTYPEC_3_TX1_P
all_pcd_hptp_timd,XXTYPEC_3_TXRX0_N
all_pcd_hptp_timd,XXTYPEC_3_TXRX0_P
all_pcd_hptp_timd,XXTYPEC_3_TXRX1_N
all_pcd_hptp_timd,XXTYPEC_3_TXRX1_P
all_pcd_hptp_timd,XXPCIE_GEN4_1_LAN_0_RX_N
all_pcd_hptp_timd,XXPCIE_GEN4_1_LAN_0_RX_P
all_pcd_hptp_timd,XXPCIE_GEN4_1_LAN_0_TX_N
all_pcd_hptp_timd,XXPCIE_GEN4_1_LAN_0_TX_P
all_pcd_hptp_timd,XXPCIE_GEN4_2_RX_N
all_pcd_hptp_timd,XXPCIE_GEN4_2_RX_P
all_pcd_hptp_timd,XXPCIE_GEN4_2_TX_N
all_pcd_hptp_timd,XXPCIE_GEN4_2_TX_P
all_pcd_hptp_timd,XXPCIE_GEN4_3_RX_N
all_pcd_hptp_timd,XXPCIE_GEN4_3_RX_P
all_pcd_hptp_timd,XXPCIE_GEN4_3_TX_N
all_pcd_hptp_timd,XXPCIE_GEN4_3_TX_P
all_pcd_hptp_timd,XXPCIE_GEN4_4_RX_N
all_pcd_hptp_timd,XXPCIE_GEN4_4_RX_P
all_pcd_hptp_timd,XXPCIE_GEN4_4_TX_N
all_pcd_hptp_timd,XXPCIE_GEN4_4_TX_P
all_pcd_hptp_timd,XXPCIE_GEN4_5_RX_N
all_pcd_hptp_timd,XXPCIE_GEN4_5_RX_P
all_pcd_hptp_timd,XXPCIE_GEN4_5_TX_N
all_pcd_hptp_timd,XXPCIE_GEN4_5_TX_P
all_pcd_hptp_timd,XXPCIE_GEN4_6_RX_N
all_pcd_hptp_timd,XXPCIE_GEN4_6_RX_P
all_pcd_hptp_timd,XXPCIE_GEN4_6_TX_N
all_pcd_hptp_timd,XXPCIE_GEN4_6_TX_P
all_pcd_hptp_timd,XXPCIE_GEN4_7_RX_N
all_pcd_hptp_timd,XXPCIE_GEN4_7_RX_P
all_pcd_hptp_timd,XXPCIE_GEN4_7_TX_N
all_pcd_hptp_timd,XXPCIE_GEN4_7_TX_P
all_pcd_hptp_timd,XXPCIE_GEN4_8_RX_N
all_pcd_hptp_timd,XXPCIE_GEN4_8_RX_P
all_pcd_hptp_timd,XXPCIE_GEN4_8_TX_N
all_pcd_hptp_timd,XXPCIE_GEN4_8_TX_P
all_pcd_hptp_timd,XXMBPB_0
all_pcd_hptp_timd,XXMBPB_1
all_pcd_hptp_timd,XXMBPB_2
all_pcd_hptp_timd,XXMBPB_3
all_pcd_hptp_timd,XXTRIG_SMB5
all_pcd_tam_timd,XXXTAL_OUT
all_pcd_tam_timd,XXUSB2A_ID
all_pcd_tam_timd,XXUSB2_8_P
all_pcd_tam_timd,XXUSB2_8_N
all_pcd_tam_timd,XXUSB2_7_P
all_pcd_tam_timd,XXUSB2_7_N
all_pcd_tam_timd,XXUSB2_6_P
all_pcd_tam_timd,XXUSB2_6_N
all_pcd_tam_timd,XXUSB2_5_P
all_pcd_tam_timd,XXUSB2_5_N
all_pcd_tam_timd,XXUSB2_4_P
all_pcd_tam_timd,XXUSB2_4_N
all_pcd_tam_timd,XXUSB2_3_P
all_pcd_tam_timd,XXUSB2_3_N
all_pcd_tam_timd,XXUSB2_2_P
all_pcd_tam_timd,XXUSB2_2_N
all_pcd_tam_timd,XXUSB2_1_P
all_pcd_tam_timd,XXUSB2_1_N
all_pcd_tam_timd,XXSPI0_TPM_CS_B
all_pcd_tam_timd,XXSPI0_MOSI_IO_0
all_pcd_tam_timd,XXSPI0_MISO_IO_1
all_pcd_tam_timd,XXSPI0_FLASH_1_CS_B
all_pcd_tam_timd,XXSPI0_FLASH_0_CS_B
all_pcd_tam_timd,XXSPI0_CLK
all_pcd_tam_timd,XXRTCX2
all_pcd_tam_timd,XXEDM_SOC
all_pcd_tam_timd,XXEDM_SOC_GND
all_pcd_tam_timd,XXL_VDDEN
all_pcd_tam_timd,XXL_BKLTEN
all_pcd_tam_timd,XXL_BKLTCTL
all_pcd_tam_timd,XXHPTP_PCD_TX_7
all_pcd_tam_timd,XXHPTP_PCD_TX_6
all_pcd_tam_timd,XXHPTP_PCD_TX_5
all_pcd_tam_timd,XXHPTP_PCD_TX_4
all_pcd_tam_timd,XXHPTP_PCD_TX_3
all_pcd_tam_timd,XXHPTP_PCD_TX_2
all_pcd_tam_timd,XXHPTP_PCD_TX_1
all_pcd_tam_timd,XXHPTP_PCD_TX_0
all_pcd_tam_timd,XXHPTP_PCD_RX_7
all_pcd_tam_timd,XXHPTP_PCD_RX_6
all_pcd_tam_timd,XXHPTP_PCD_RX_5
all_pcd_tam_timd,XXHPTP_PCD_RX_4
all_pcd_tam_timd,XXHPTP_PCD_RX_3
all_pcd_tam_timd,XXHPTP_PCD_RX_2
all_pcd_tam_timd,XXHPTP_PCD_RX_1
all_pcd_tam_timd,XXHPTP_PCD_RX_0
all_pcd_tam_timd,XXHPTP_PCD_CTL
all_pcd_tam_timd,XXHPTP_PCD_CLK
all_pcd_tam_timd,XXGPP_V_9_SLP_S5_B
all_pcd_tam_timd,XXGPP_V_8_SLP_WLAN_B
all_pcd_tam_timd,XXGPP_V_7_SUSCLK
all_pcd_tam_timd,XXGPP_V_6_SLP_A_B
all_pcd_tam_timd,XXGPP_V_5_SLP_S4_B
all_pcd_tam_timd,XXGPP_V_4_SLP_S3_B
all_pcd_tam_timd,XXGPP_V_3_PWRBTN_B
all_pcd_tam_timd,XXGPP_V_2_SOC_WAKE_B
all_pcd_tam_timd,XXGPP_V_17
all_pcd_tam_timd,XXGPP_V_16_VCCST_EN
all_pcd_tam_timd,XXGPP_V_15_THERMTRIP_B
all_pcd_tam_timd,XXGPP_V_14_FORCEPR_B
all_pcd_tam_timd,XXGPP_V_13_CATERR_B
all_pcd_tam_timd,XXGPP_V_12_WAKE_B
all_pcd_tam_timd,XXGPP_V_11_SLP_LAN_B
all_pcd_tam_timd,XXGPP_V_10_LANPHYPC
all_pcd_tam_timd,XXGPP_V_1_AC_PRESENT
all_pcd_tam_timd,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
all_pcd_tam_timd,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
all_pcd_tam_timd,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
all_pcd_tam_timd,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
all_pcd_tam_timd,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
all_pcd_tam_timd,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
all_pcd_tam_timd,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
all_pcd_tam_timd,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
all_pcd_tam_timd,XXGPP_H_9_UART0_TXD
all_pcd_tam_timd,XXGPP_H_8_UART0_RXD
all_pcd_tam_timd,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
all_pcd_tam_timd,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
all_pcd_tam_timd,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
all_pcd_tam_timd,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
all_pcd_tam_timd,XXGPP_H_3_MIC_MUTE
all_pcd_tam_timd,XXGPP_H_22_I2C1_SCL_I3C1_SCL
all_pcd_tam_timd,XXGPP_H_21_I2C1_SDA_I3C1_SDA
all_pcd_tam_timd,XXGPP_H_20_I2C0_SCL_I3C0_SCL
all_pcd_tam_timd,XXGPP_H_19_I2C0_SDA_I3C0_SDA
all_pcd_tam_timd,XXGPP_H_17_MIC_MUTE_LED
all_pcd_tam_timd,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
all_pcd_tam_timd,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
all_pcd_tam_timd,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
all_pcd_tam_timd,XXGPP_H_13_CPU_C10_GATE_B
all_pcd_tam_timd,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
all_pcd_tam_timd,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
all_pcd_tam_timd,XXGPP_H_1
all_pcd_tam_timd,XXGPP_H_0
all_pcd_tam_timd,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
all_pcd_tam_timd,XXGPP_F_8_FUSA_DIAGTEST_MODE
all_pcd_tam_timd,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
all_pcd_tam_timd,XXGPP_F_6_CNV_PA_BLANKING
all_pcd_tam_timd,XXGPP_F_5_CRF_CLKREQ
all_pcd_tam_timd,XXGPP_F_4_CNV_RF_RESET_B
all_pcd_tam_timd,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
all_pcd_tam_timd,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
all_pcd_tam_timd,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
all_pcd_tam_timd,XXGPP_F_20
all_pcd_tam_timd,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
all_pcd_tam_timd,XXGPP_F_19
all_pcd_tam_timd,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
all_pcd_tam_timd,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
all_pcd_tam_timd,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
all_pcd_tam_timd,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
all_pcd_tam_timd,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
all_pcd_tam_timd,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
all_pcd_tam_timd,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
all_pcd_tam_timd,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
all_pcd_tam_timd,XXGPP_F_10_A_ISH_GP_6
all_pcd_tam_timd,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
all_pcd_tam_timd,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
all_pcd_tam_timd,XXGPP_E_9_USB2_OC0_B
all_pcd_tam_timd,XXGPP_E_8_DDPA_CTRLDATA
all_pcd_tam_timd,XXGPP_E_7_DDPA_CTRLCLK
all_pcd_tam_timd,XXGPP_E_6
all_pcd_tam_timd,XXGPP_E_5_ISH_GP_7
all_pcd_tam_timd,XXGPP_E_3_CPU_GP_0
all_pcd_tam_timd,XXGPP_E_22_THC0_SPI1_DSYNC
all_pcd_tam_timd,XXGPP_E_21_PMCALERT_B
all_pcd_tam_timd,XXGPP_E_20_PMC_I2C_SCL
all_pcd_tam_timd,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
all_pcd_tam_timd,XXGPP_E_19_PMC_I2C_SDA
all_pcd_tam_timd,XXGPP_E_18_THC0_SPI1_INT_B
all_pcd_tam_timd,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
all_pcd_tam_timd,XXGPP_E_16_THC0_SPI1_RST_B
all_pcd_tam_timd,XXGPP_E_15_THC0_SPI1_IO_3
all_pcd_tam_timd,XXGPP_E_14_THC0_SPI1_IO_2
all_pcd_tam_timd,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
all_pcd_tam_timd,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
all_pcd_tam_timd,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
all_pcd_tam_timd,XXGPP_E_10
all_pcd_tam_timd,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
all_pcd_tam_timd,XXGPP_D_9_I2S_MCLK1_OUT
all_pcd_tam_timd,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
all_pcd_tam_timd,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
all_pcd_tam_timd,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
all_pcd_tam_timd,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
all_pcd_tam_timd,XXGPP_D_4_IMGCLKOUT_0
all_pcd_tam_timd,XXGPP_D_3_CPU_GP_1
all_pcd_tam_timd,XXGPP_D_25_ESPI_ALERT3_B
all_pcd_tam_timd,XXGPP_D_24_ESPI_ALERT2_B
all_pcd_tam_timd,XXGPP_D_22_BPKI3C_SDA
all_pcd_tam_timd,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
all_pcd_tam_timd,XXGPP_D_20_SRCCLKREQ7_B
all_pcd_tam_timd,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
all_pcd_tam_timd,XXGPP_D_19_TBT_LSX0_OE
all_pcd_tam_timd,XXGPP_D_18_SRCCLKREQ6_B
all_pcd_tam_timd,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
all_pcd_tam_timd,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
all_pcd_tam_timd,XXGPP_D_15
all_pcd_tam_timd,XXGPP_D_14_TBT_LSX3_OE
all_pcd_tam_timd,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
all_pcd_tam_timd,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
all_pcd_tam_timd,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
all_pcd_tam_timd,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
all_pcd_tam_timd,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
all_pcd_tam_timd,XXGPP_D_0_IMGCLKOUT_1
all_pcd_tam_timd,XXGPP_C_9_SRCCLKREQ0_B
all_pcd_tam_timd,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
all_pcd_tam_timd,XXGPP_C_7_SML1DATA
all_pcd_tam_timd,XXGPP_C_6_SML1CLK
all_pcd_tam_timd,XXGPP_C_5_SML0ALERT_B
all_pcd_tam_timd,XXGPP_C_4_SML0DATA
all_pcd_tam_timd,XXGPP_C_3_SML0CLK
all_pcd_tam_timd,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
all_pcd_tam_timd,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
all_pcd_tam_timd,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
all_pcd_tam_timd,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
all_pcd_tam_timd,XXGPP_C_2_SMBALERT_B
all_pcd_tam_timd,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
all_pcd_tam_timd,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
all_pcd_tam_timd,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
all_pcd_tam_timd,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
all_pcd_tam_timd,XXGPP_C_15
all_pcd_tam_timd,XXGPP_C_14_SRCCLKREQ5_B
all_pcd_tam_timd,XXGPP_C_13_SRCCLKREQ4_B
all_pcd_tam_timd,XXGPP_C_12_SRCCLKREQ3_B
all_pcd_tam_timd,XXGPP_C_11_SRCCLKREQ2_B
all_pcd_tam_timd,XXGPP_C_10_SRCCLKREQ1_B
all_pcd_tam_timd,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
all_pcd_tam_timd,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
all_pcd_tam_timd,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
all_pcd_tam_timd,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
all_pcd_tam_timd,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
all_pcd_tam_timd,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
all_pcd_tam_timd,XXGPP_B_25_ESPI_ALERT1_B
all_pcd_tam_timd,XXGPP_B_24_ESPI_ALERT0_B
all_pcd_tam_timd,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
all_pcd_tam_timd,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
all_pcd_tam_timd,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
all_pcd_tam_timd,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
all_pcd_tam_timd,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
all_pcd_tam_timd,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
all_pcd_tam_timd,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
all_pcd_tam_timd,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
all_pcd_tam_timd,XXGPP_B_16_TBT_LSX1_OE
all_pcd_tam_timd,XXGPP_B_15_USB2_OC3_B
all_pcd_tam_timd,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
all_pcd_tam_timd,XXGPP_B_13_PLTRST_B
all_pcd_tam_timd,XXGPP_B_12_SLP_S0_B
all_pcd_tam_timd,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
all_pcd_tam_timd,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
all_pcd_tam_timd,XXGPP_B_1_USBC_SMLDATA
all_pcd_tam_timd,XXGPP_B_0_USBC_SMLCLK
all_pcd_tam_timd,XXGPP_A_9_OSSE_SMLDATA
all_pcd_tam_timd,XXGPP_A_8_OSSE_SMLCLK
all_pcd_tam_timd,XXGPP_A_6_ESPI_RESET_B
all_pcd_tam_timd,XXGPP_A_5_ESPI_CLK
all_pcd_tam_timd,XXGPP_A_4_ESPI_CS0_B
all_pcd_tam_timd,XXGPP_A_3_ESPI_IO_3_PRIACK_B
all_pcd_tam_timd,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
all_pcd_tam_timd,XXGPP_A_17_ESPI_CS3_B
all_pcd_tam_timd,XXGPP_A_16_ESPI_CS2_B
all_pcd_tam_timd,XXGPP_A_15_DNX_FORCE_RELOAD
all_pcd_tam_timd,XXGPP_A_13_ESPI_CS1_B
all_pcd_tam_timd,XXGPP_A_12
all_pcd_tam_timd,XXGPP_A_11
all_pcd_tam_timd,XXGPP_A_10_OSSE_SMLALERT_B
all_pcd_tam_timd,XXGPP_A_1_ESPI_IO_1
all_pcd_tam_timd,XXGPP_A_0_ESPI_IO_0
all_pcd_tam_timd,XXDDSP_HPDA
all_pcd_tam_timd,XXCLKOUT_SOC_8_P_DP
all_pcd_tam_timd,XXCLKOUT_SOC_8_N_DP
all_pcd_tam_timd,XXCLKOUT_SOC_7_P_DP
all_pcd_tam_timd,XXCLKOUT_SOC_7_N_DP
all_pcd_tam_timd,XXCLKOUT_SOC_6_P_DP
all_pcd_tam_timd,XXCLKOUT_SOC_6_N_DP
all_pcd_tam_timd,XXCLKOUT_SOC_5_P_DP
all_pcd_tam_timd,XXCLKOUT_SOC_5_N_DP
all_pcd_tam_timd,XXCLKOUT_SOC_4_P_DP
all_pcd_tam_timd,XXCLKOUT_SOC_4_N_DP
all_pcd_tam_timd,XXCLKOUT_SOC_3_P_DP
all_pcd_tam_timd,XXCLKOUT_SOC_3_N_DP
all_pcd_tam_timd,XXCLKOUT_SOC_2_P_DP
all_pcd_tam_timd,XXCLKOUT_SOC_2_N_DP
all_pcd_tam_timd,XXCLKOUT_SOC_1_P_DP
all_pcd_tam_timd,XXCLKOUT_SOC_1_N_DP
all_pcd_tam_timd,XXCLKOUT_SOC_0_P_DP
all_pcd_tam_timd,XXCLKOUT_SOC_0_N_DP
all_pcd_tam_timd,XXUSB2B_ID
all_pcd_tam_timd,XXGPP_H_24_ESPI_ALERT4_B
all_pcd_tam_timd,XXGPP_H_23_ESPI_CS4_B
all_pcd_tam_timd,XXGPP_H_18
all_pcd_tam_timd,XXGPP_H_12
all_pcd_tam_timd,XXGPP_F_21
all_pcd_tam_timd,XXGPP_E_4
all_pcd_tam_timd,XXGPP_E_0
all_pcd_tam_timd,XXGPP_A_7
all_pcd_tam_timd,XXGPP_A_14_ADR_COMPLETE
all_pcd_tam_timd,XXMLK_RST_B
all_pcd_tam_timd,XXMLK_DATA
all_pcd_tam_timd,XXMLK_CLK
all_pcd_tam_timd,XXPCIE5_REF_PAD_CLK_N
all_pcd_tam_timd,XXPCIE5_REF_PAD_CLK_P
all_pcd_tam_timd,XXTYPEC_0_AUXPAD_N
all_pcd_tam_timd,XXTYPEC_0_AUXPAD_P
all_pcd_tam_timd,XXTYPEC_0_TX0_N
all_pcd_tam_timd,XXTYPEC_0_TX0_P
all_pcd_tam_timd,XXTYPEC_0_TX1_N
all_pcd_tam_timd,XXTYPEC_0_TX1_P
all_pcd_tam_timd,XXTYPEC_0_TXRX0_N
all_pcd_tam_timd,XXTYPEC_0_TXRX0_P
all_pcd_tam_timd,XXTYPEC_0_TXRX1_N
all_pcd_tam_timd,XXTYPEC_0_TXRX1_P
all_pcd_tam_timd,XXTYPEC_1_AUXPAD_N
all_pcd_tam_timd,XXTYPEC_1_AUXPAD_P
all_pcd_tam_timd,XXTYPEC_1_TX0_N
all_pcd_tam_timd,XXTYPEC_1_TX0_P
all_pcd_tam_timd,XXTYPEC_1_TX1_N
all_pcd_tam_timd,XXTYPEC_1_TX1_P
all_pcd_tam_timd,XXTYPEC_1_TXRX0_N
all_pcd_tam_timd,XXTYPEC_1_TXRX0_P
all_pcd_tam_timd,XXTYPEC_1_TXRX1_N
all_pcd_tam_timd,XXTYPEC_1_TXRX1_P
all_pcd_tam_timd,XXTYPEC_2_AUXPAD_N
all_pcd_tam_timd,XXTYPEC_2_AUXPAD_P
all_pcd_tam_timd,XXTYPEC_2_TX0_N
all_pcd_tam_timd,XXTYPEC_2_TX0_P
all_pcd_tam_timd,XXTYPEC_2_TX1_N
all_pcd_tam_timd,XXTYPEC_2_TX1_P
all_pcd_tam_timd,XXTYPEC_2_TXRX0_N
all_pcd_tam_timd,XXTYPEC_2_TXRX0_P
all_pcd_tam_timd,XXTYPEC_2_TXRX1_N
all_pcd_tam_timd,XXTYPEC_2_TXRX1_P
all_pcd_tam_timd,XXTYPEC_3_AUXPAD_N
all_pcd_tam_timd,XXTYPEC_3_AUXPAD_P
all_pcd_tam_timd,XXTYPEC_3_TX0_N
all_pcd_tam_timd,XXTYPEC_3_TX0_P
all_pcd_tam_timd,XXTYPEC_3_TX1_N
all_pcd_tam_timd,XXTYPEC_3_TX1_P
all_pcd_tam_timd,XXTYPEC_3_TXRX0_N
all_pcd_tam_timd,XXTYPEC_3_TXRX0_P
all_pcd_tam_timd,XXTYPEC_3_TXRX1_N
all_pcd_tam_timd,XXTYPEC_3_TXRX1_P
all_pcd_tam_timd,XXPCIE_GEN4_1_LAN_0_RX_N
all_pcd_tam_timd,XXPCIE_GEN4_1_LAN_0_RX_P
all_pcd_tam_timd,XXPCIE_GEN4_1_LAN_0_TX_N
all_pcd_tam_timd,XXPCIE_GEN4_1_LAN_0_TX_P
all_pcd_tam_timd,XXPCIE_GEN4_2_RX_N
all_pcd_tam_timd,XXPCIE_GEN4_2_RX_P
all_pcd_tam_timd,XXPCIE_GEN4_2_TX_N
all_pcd_tam_timd,XXPCIE_GEN4_2_TX_P
all_pcd_tam_timd,XXPCIE_GEN4_3_RX_N
all_pcd_tam_timd,XXPCIE_GEN4_3_RX_P
all_pcd_tam_timd,XXPCIE_GEN4_3_TX_N
all_pcd_tam_timd,XXPCIE_GEN4_3_TX_P
all_pcd_tam_timd,XXPCIE_GEN4_4_RX_N
all_pcd_tam_timd,XXPCIE_GEN4_4_RX_P
all_pcd_tam_timd,XXPCIE_GEN4_4_TX_N
all_pcd_tam_timd,XXPCIE_GEN4_4_TX_P
all_pcd_tam_timd,XXPCIE_GEN4_5_RX_N
all_pcd_tam_timd,XXPCIE_GEN4_5_RX_P
all_pcd_tam_timd,XXPCIE_GEN4_5_TX_N
all_pcd_tam_timd,XXPCIE_GEN4_5_TX_P
all_pcd_tam_timd,XXPCIE_GEN4_6_RX_N
all_pcd_tam_timd,XXPCIE_GEN4_6_RX_P
all_pcd_tam_timd,XXPCIE_GEN4_6_TX_N
all_pcd_tam_timd,XXPCIE_GEN4_6_TX_P
all_pcd_tam_timd,XXPCIE_GEN4_7_RX_N
all_pcd_tam_timd,XXPCIE_GEN4_7_RX_P
all_pcd_tam_timd,XXPCIE_GEN4_7_TX_N
all_pcd_tam_timd,XXPCIE_GEN4_7_TX_P
all_pcd_tam_timd,XXPCIE_GEN4_8_RX_N
all_pcd_tam_timd,XXPCIE_GEN4_8_RX_P
all_pcd_tam_timd,XXPCIE_GEN4_8_TX_N
all_pcd_tam_timd,XXPCIE_GEN4_8_TX_P
all_pcd_tam_timd,XXMBPB_0
all_pcd_tam_timd,XXMBPB_1
all_pcd_tam_timd,XXMBPB_2
all_pcd_tam_timd,XXMBPB_3
all_pcd_tam_timd,XXTRIG_SMB5
all_pcd_ssn_timd,XXXTAL_OUT
all_pcd_ssn_timd,XXUSB2A_ID
all_pcd_ssn_timd,XXUSB2_8_P
all_pcd_ssn_timd,XXUSB2_8_N
all_pcd_ssn_timd,XXUSB2_7_P
all_pcd_ssn_timd,XXUSB2_7_N
all_pcd_ssn_timd,XXUSB2_6_P
all_pcd_ssn_timd,XXUSB2_6_N
all_pcd_ssn_timd,XXUSB2_5_P
all_pcd_ssn_timd,XXUSB2_5_N
all_pcd_ssn_timd,XXUSB2_4_P
all_pcd_ssn_timd,XXUSB2_4_N
all_pcd_ssn_timd,XXUSB2_3_P
all_pcd_ssn_timd,XXUSB2_3_N
all_pcd_ssn_timd,XXUSB2_2_P
all_pcd_ssn_timd,XXUSB2_2_N
all_pcd_ssn_timd,XXUSB2_1_P
all_pcd_ssn_timd,XXUSB2_1_N
all_pcd_ssn_timd,XXSPI0_TPM_CS_B
all_pcd_ssn_timd,XXSPI0_MOSI_IO_0
all_pcd_ssn_timd,XXSPI0_MISO_IO_1
all_pcd_ssn_timd,XXSPI0_FLASH_1_CS_B
all_pcd_ssn_timd,XXSPI0_FLASH_0_CS_B
all_pcd_ssn_timd,XXSPI0_CLK
all_pcd_ssn_timd,XXRTCX2
all_pcd_ssn_timd,XXEDM_SOC
all_pcd_ssn_timd,XXEDM_SOC_GND
all_pcd_ssn_timd,XXL_VDDEN
all_pcd_ssn_timd,XXL_BKLTEN
all_pcd_ssn_timd,XXL_BKLTCTL
all_pcd_ssn_timd,XXHPTP_PCD_TX_7
all_pcd_ssn_timd,XXHPTP_PCD_TX_6
all_pcd_ssn_timd,XXHPTP_PCD_TX_5
all_pcd_ssn_timd,XXHPTP_PCD_TX_4
all_pcd_ssn_timd,XXHPTP_PCD_TX_3
all_pcd_ssn_timd,XXHPTP_PCD_TX_2
all_pcd_ssn_timd,XXHPTP_PCD_TX_1
all_pcd_ssn_timd,XXHPTP_PCD_TX_0
all_pcd_ssn_timd,XXHPTP_PCD_RX_7
all_pcd_ssn_timd,XXHPTP_PCD_RX_6
all_pcd_ssn_timd,XXHPTP_PCD_RX_5
all_pcd_ssn_timd,XXHPTP_PCD_RX_4
all_pcd_ssn_timd,XXHPTP_PCD_RX_3
all_pcd_ssn_timd,XXHPTP_PCD_RX_2
all_pcd_ssn_timd,XXHPTP_PCD_RX_1
all_pcd_ssn_timd,XXHPTP_PCD_RX_0
all_pcd_ssn_timd,XXHPTP_PCD_CTL
all_pcd_ssn_timd,XXGPP_V_9_SLP_S5_B
all_pcd_ssn_timd,XXGPP_V_8_SLP_WLAN_B
all_pcd_ssn_timd,XXGPP_V_7_SUSCLK
all_pcd_ssn_timd,XXGPP_V_6_SLP_A_B
all_pcd_ssn_timd,XXGPP_V_5_SLP_S4_B
all_pcd_ssn_timd,XXGPP_V_4_SLP_S3_B
all_pcd_ssn_timd,XXGPP_V_3_PWRBTN_B
all_pcd_ssn_timd,XXGPP_V_2_SOC_WAKE_B
all_pcd_ssn_timd,XXGPP_V_17
all_pcd_ssn_timd,XXGPP_V_16_VCCST_EN
all_pcd_ssn_timd,XXGPP_V_15_THERMTRIP_B
all_pcd_ssn_timd,XXGPP_V_14_FORCEPR_B
all_pcd_ssn_timd,XXGPP_V_13_CATERR_B
all_pcd_ssn_timd,XXGPP_V_12_WAKE_B
all_pcd_ssn_timd,XXGPP_V_11_SLP_LAN_B
all_pcd_ssn_timd,XXGPP_V_10_LANPHYPC
all_pcd_ssn_timd,XXGPP_V_1_AC_PRESENT
all_pcd_ssn_timd,XXGPP_V_0_BATLOW_B
all_pcd_ssn_timd,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
all_pcd_ssn_timd,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
all_pcd_ssn_timd,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
all_pcd_ssn_timd,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
all_pcd_ssn_timd,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
all_pcd_ssn_timd,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
all_pcd_ssn_timd,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
all_pcd_ssn_timd,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
all_pcd_ssn_timd,XXGPP_H_9_UART0_TXD
all_pcd_ssn_timd,XXGPP_H_8_UART0_RXD
all_pcd_ssn_timd,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
all_pcd_ssn_timd,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
all_pcd_ssn_timd,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
all_pcd_ssn_timd,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
all_pcd_ssn_timd,XXGPP_H_3_MIC_MUTE
all_pcd_ssn_timd,XXGPP_H_22_I2C1_SCL_I3C1_SCL
all_pcd_ssn_timd,XXGPP_H_21_I2C1_SDA_I3C1_SDA
all_pcd_ssn_timd,XXGPP_H_20_I2C0_SCL_I3C0_SCL
all_pcd_ssn_timd,XXGPP_H_19_I2C0_SDA_I3C0_SDA
all_pcd_ssn_timd,XXGPP_H_17_MIC_MUTE_LED
all_pcd_ssn_timd,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
all_pcd_ssn_timd,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
all_pcd_ssn_timd,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
all_pcd_ssn_timd,XXGPP_H_13_CPU_C10_GATE_B
all_pcd_ssn_timd,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
all_pcd_ssn_timd,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
all_pcd_ssn_timd,XXGPP_H_1
all_pcd_ssn_timd,XXGPP_H_0
all_pcd_ssn_timd,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
all_pcd_ssn_timd,XXGPP_F_8_FUSA_DIAGTEST_MODE
all_pcd_ssn_timd,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
all_pcd_ssn_timd,XXGPP_F_6_CNV_PA_BLANKING
all_pcd_ssn_timd,XXGPP_F_5_CRF_CLKREQ
all_pcd_ssn_timd,XXGPP_F_4_CNV_RF_RESET_B
all_pcd_ssn_timd,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
all_pcd_ssn_timd,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
all_pcd_ssn_timd,XXGPP_F_20
all_pcd_ssn_timd,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
all_pcd_ssn_timd,XXGPP_F_19
all_pcd_ssn_timd,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
all_pcd_ssn_timd,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
all_pcd_ssn_timd,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
all_pcd_ssn_timd,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
all_pcd_ssn_timd,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
all_pcd_ssn_timd,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
all_pcd_ssn_timd,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
all_pcd_ssn_timd,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
all_pcd_ssn_timd,XXGPP_F_10_A_ISH_GP_6
all_pcd_ssn_timd,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
all_pcd_ssn_timd,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
all_pcd_ssn_timd,XXGPP_E_9_USB2_OC0_B
all_pcd_ssn_timd,XXGPP_E_8_DDPA_CTRLDATA
all_pcd_ssn_timd,XXGPP_E_7_DDPA_CTRLCLK
all_pcd_ssn_timd,XXGPP_E_6
all_pcd_ssn_timd,XXGPP_E_5_ISH_GP_7
all_pcd_ssn_timd,XXGPP_E_3_CPU_GP_0
all_pcd_ssn_timd,XXGPP_E_22_THC0_SPI1_DSYNC
all_pcd_ssn_timd,XXGPP_E_21_PMCALERT_B
all_pcd_ssn_timd,XXGPP_E_20_PMC_I2C_SCL
all_pcd_ssn_timd,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
all_pcd_ssn_timd,XXGPP_E_19_PMC_I2C_SDA
all_pcd_ssn_timd,XXGPP_E_18_THC0_SPI1_INT_B
all_pcd_ssn_timd,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
all_pcd_ssn_timd,XXGPP_E_16_THC0_SPI1_RST_B
all_pcd_ssn_timd,XXGPP_E_15_THC0_SPI1_IO_3
all_pcd_ssn_timd,XXGPP_E_14_THC0_SPI1_IO_2
all_pcd_ssn_timd,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
all_pcd_ssn_timd,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
all_pcd_ssn_timd,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
all_pcd_ssn_timd,XXGPP_E_10
all_pcd_ssn_timd,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
all_pcd_ssn_timd,XXGPP_D_9_I2S_MCLK1_OUT
all_pcd_ssn_timd,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
all_pcd_ssn_timd,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
all_pcd_ssn_timd,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
all_pcd_ssn_timd,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
all_pcd_ssn_timd,XXGPP_D_4_IMGCLKOUT_0
all_pcd_ssn_timd,XXGPP_D_3_CPU_GP_1
all_pcd_ssn_timd,XXGPP_D_25_ESPI_ALERT3_B
all_pcd_ssn_timd,XXGPP_D_24_ESPI_ALERT2_B
all_pcd_ssn_timd,XXGPP_D_22_BPKI3C_SDA
all_pcd_ssn_timd,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
all_pcd_ssn_timd,XXGPP_D_20_SRCCLKREQ7_B
all_pcd_ssn_timd,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
all_pcd_ssn_timd,XXGPP_D_19_TBT_LSX0_OE
all_pcd_ssn_timd,XXGPP_D_18_SRCCLKREQ6_B
all_pcd_ssn_timd,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
all_pcd_ssn_timd,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
all_pcd_ssn_timd,XXGPP_D_15
all_pcd_ssn_timd,XXGPP_D_14_TBT_LSX3_OE
all_pcd_ssn_timd,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
all_pcd_ssn_timd,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
all_pcd_ssn_timd,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
all_pcd_ssn_timd,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
all_pcd_ssn_timd,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
all_pcd_ssn_timd,XXGPP_D_0_IMGCLKOUT_1
all_pcd_ssn_timd,XXGPP_C_9_SRCCLKREQ0_B
all_pcd_ssn_timd,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
all_pcd_ssn_timd,XXGPP_C_7_SML1DATA
all_pcd_ssn_timd,XXGPP_C_6_SML1CLK
all_pcd_ssn_timd,XXGPP_C_5_SML0ALERT_B
all_pcd_ssn_timd,XXGPP_C_4_SML0DATA
all_pcd_ssn_timd,XXGPP_C_3_SML0CLK
all_pcd_ssn_timd,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
all_pcd_ssn_timd,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
all_pcd_ssn_timd,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
all_pcd_ssn_timd,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
all_pcd_ssn_timd,XXGPP_C_2_SMBALERT_B
all_pcd_ssn_timd,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
all_pcd_ssn_timd,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
all_pcd_ssn_timd,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
all_pcd_ssn_timd,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
all_pcd_ssn_timd,XXGPP_C_15
all_pcd_ssn_timd,XXGPP_C_14_SRCCLKREQ5_B
all_pcd_ssn_timd,XXGPP_C_13_SRCCLKREQ4_B
all_pcd_ssn_timd,XXGPP_C_12_SRCCLKREQ3_B
all_pcd_ssn_timd,XXGPP_C_11_SRCCLKREQ2_B
all_pcd_ssn_timd,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
all_pcd_ssn_timd,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
all_pcd_ssn_timd,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
all_pcd_ssn_timd,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
all_pcd_ssn_timd,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
all_pcd_ssn_timd,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
all_pcd_ssn_timd,XXGPP_B_25_ESPI_ALERT1_B
all_pcd_ssn_timd,XXGPP_B_24_ESPI_ALERT0_B
all_pcd_ssn_timd,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
all_pcd_ssn_timd,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
all_pcd_ssn_timd,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
all_pcd_ssn_timd,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
all_pcd_ssn_timd,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
all_pcd_ssn_timd,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
all_pcd_ssn_timd,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
all_pcd_ssn_timd,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
all_pcd_ssn_timd,XXGPP_B_16_TBT_LSX1_OE
all_pcd_ssn_timd,XXGPP_B_15_USB2_OC3_B
all_pcd_ssn_timd,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
all_pcd_ssn_timd,XXGPP_B_13_PLTRST_B
all_pcd_ssn_timd,XXGPP_B_12_SLP_S0_B
all_pcd_ssn_timd,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
all_pcd_ssn_timd,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
all_pcd_ssn_timd,XXGPP_B_1_USBC_SMLDATA
all_pcd_ssn_timd,XXGPP_B_0_USBC_SMLCLK
all_pcd_ssn_timd,XXGPP_A_9_OSSE_SMLDATA
all_pcd_ssn_timd,XXGPP_A_8_OSSE_SMLCLK
all_pcd_ssn_timd,XXGPP_A_6_ESPI_RESET_B
all_pcd_ssn_timd,XXGPP_A_5_ESPI_CLK
all_pcd_ssn_timd,XXGPP_A_4_ESPI_CS0_B
all_pcd_ssn_timd,XXGPP_A_3_ESPI_IO_3_PRIACK_B
all_pcd_ssn_timd,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
all_pcd_ssn_timd,XXGPP_A_17_ESPI_CS3_B
all_pcd_ssn_timd,XXGPP_A_16_ESPI_CS2_B
all_pcd_ssn_timd,XXGPP_A_15_DNX_FORCE_RELOAD
all_pcd_ssn_timd,XXGPP_A_13_ESPI_CS1_B
all_pcd_ssn_timd,XXGPP_A_12
all_pcd_ssn_timd,XXGPP_A_11
all_pcd_ssn_timd,XXGPP_A_10_OSSE_SMLALERT_B
all_pcd_ssn_timd,XXGPP_A_1_ESPI_IO_1
all_pcd_ssn_timd,XXGPP_A_0_ESPI_IO_0
all_pcd_ssn_timd,XXDDSP_HPDA
all_pcd_ssn_timd,XXCLKOUT_SOC_8_P_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_8_N_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_7_P_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_7_N_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_6_P_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_6_N_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_5_P_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_5_N_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_4_P_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_4_N_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_3_P_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_3_N_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_2_P_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_2_N_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_1_P_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_1_N_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_0_P_DP
all_pcd_ssn_timd,XXCLKOUT_SOC_0_N_DP
all_pcd_ssn_timd,XXUSB2B_ID
all_pcd_ssn_timd,XXGPP_H_24_ESPI_ALERT4_B
all_pcd_ssn_timd,XXGPP_H_23_ESPI_CS4_B
all_pcd_ssn_timd,XXGPP_H_18
all_pcd_ssn_timd,XXGPP_H_12
all_pcd_ssn_timd,XXGPP_F_21
all_pcd_ssn_timd,XXGPP_E_4
all_pcd_ssn_timd,XXGPP_E_0
all_pcd_ssn_timd,XXGPP_A_7
all_pcd_ssn_timd,XXGPP_A_14_ADR_COMPLETE
all_pcd_ssn_timd,XXMLK_RST_B
all_pcd_ssn_timd,XXMLK_DATA
all_pcd_ssn_timd,XXMLK_CLK
all_pcd_ssn_timd,XXPCIE5_REF_PAD_CLK_N
all_pcd_ssn_timd,XXPCIE5_REF_PAD_CLK_P
all_pcd_ssn_timd,XXTYPEC_0_AUXPAD_N
all_pcd_ssn_timd,XXTYPEC_0_AUXPAD_P
all_pcd_ssn_timd,XXTYPEC_0_TX0_N
all_pcd_ssn_timd,XXTYPEC_0_TX0_P
all_pcd_ssn_timd,XXTYPEC_0_TX1_N
all_pcd_ssn_timd,XXTYPEC_0_TX1_P
all_pcd_ssn_timd,XXTYPEC_0_TXRX0_N
all_pcd_ssn_timd,XXTYPEC_0_TXRX0_P
all_pcd_ssn_timd,XXTYPEC_0_TXRX1_N
all_pcd_ssn_timd,XXTYPEC_0_TXRX1_P
all_pcd_ssn_timd,XXTYPEC_1_AUXPAD_N
all_pcd_ssn_timd,XXTYPEC_1_AUXPAD_P
all_pcd_ssn_timd,XXTYPEC_1_TX0_N
all_pcd_ssn_timd,XXTYPEC_1_TX0_P
all_pcd_ssn_timd,XXTYPEC_1_TX1_N
all_pcd_ssn_timd,XXTYPEC_1_TX1_P
all_pcd_ssn_timd,XXTYPEC_1_TXRX0_N
all_pcd_ssn_timd,XXTYPEC_1_TXRX0_P
all_pcd_ssn_timd,XXTYPEC_1_TXRX1_N
all_pcd_ssn_timd,XXTYPEC_1_TXRX1_P
all_pcd_ssn_timd,XXTYPEC_2_AUXPAD_N
all_pcd_ssn_timd,XXTYPEC_2_AUXPAD_P
all_pcd_ssn_timd,XXTYPEC_2_TX0_N
all_pcd_ssn_timd,XXTYPEC_2_TX0_P
all_pcd_ssn_timd,XXTYPEC_2_TX1_N
all_pcd_ssn_timd,XXTYPEC_2_TX1_P
all_pcd_ssn_timd,XXTYPEC_2_TXRX0_N
all_pcd_ssn_timd,XXTYPEC_2_TXRX0_P
all_pcd_ssn_timd,XXTYPEC_2_TXRX1_N
all_pcd_ssn_timd,XXTYPEC_2_TXRX1_P
all_pcd_ssn_timd,XXTYPEC_3_AUXPAD_N
all_pcd_ssn_timd,XXTYPEC_3_AUXPAD_P
all_pcd_ssn_timd,XXTYPEC_3_TX0_N
all_pcd_ssn_timd,XXTYPEC_3_TX0_P
all_pcd_ssn_timd,XXTYPEC_3_TX1_N
all_pcd_ssn_timd,XXTYPEC_3_TX1_P
all_pcd_ssn_timd,XXTYPEC_3_TXRX0_N
all_pcd_ssn_timd,XXTYPEC_3_TXRX0_P
all_pcd_ssn_timd,XXTYPEC_3_TXRX1_N
all_pcd_ssn_timd,XXTYPEC_3_TXRX1_P
all_pcd_ssn_timd,XXPCIE_GEN4_1_LAN_0_RX_N
all_pcd_ssn_timd,XXPCIE_GEN4_1_LAN_0_RX_P
all_pcd_ssn_timd,XXPCIE_GEN4_1_LAN_0_TX_N
all_pcd_ssn_timd,XXPCIE_GEN4_1_LAN_0_TX_P
all_pcd_ssn_timd,XXPCIE_GEN4_2_RX_N
all_pcd_ssn_timd,XXPCIE_GEN4_2_RX_P
all_pcd_ssn_timd,XXPCIE_GEN4_2_TX_N
all_pcd_ssn_timd,XXPCIE_GEN4_2_TX_P
all_pcd_ssn_timd,XXPCIE_GEN4_3_RX_N
all_pcd_ssn_timd,XXPCIE_GEN4_3_RX_P
all_pcd_ssn_timd,XXPCIE_GEN4_3_TX_N
all_pcd_ssn_timd,XXPCIE_GEN4_3_TX_P
all_pcd_ssn_timd,XXPCIE_GEN4_4_RX_N
all_pcd_ssn_timd,XXPCIE_GEN4_4_RX_P
all_pcd_ssn_timd,XXPCIE_GEN4_4_TX_N
all_pcd_ssn_timd,XXPCIE_GEN4_4_TX_P
all_pcd_ssn_timd,XXPCIE_GEN4_5_RX_N
all_pcd_ssn_timd,XXPCIE_GEN4_5_RX_P
all_pcd_ssn_timd,XXPCIE_GEN4_5_TX_N
all_pcd_ssn_timd,XXPCIE_GEN4_5_TX_P
all_pcd_ssn_timd,XXPCIE_GEN4_6_RX_N
all_pcd_ssn_timd,XXPCIE_GEN4_6_RX_P
all_pcd_ssn_timd,XXPCIE_GEN4_6_TX_N
all_pcd_ssn_timd,XXPCIE_GEN4_6_TX_P
all_pcd_ssn_timd,XXPCIE_GEN4_7_RX_N
all_pcd_ssn_timd,XXPCIE_GEN4_7_RX_P
all_pcd_ssn_timd,XXPCIE_GEN4_7_TX_N
all_pcd_ssn_timd,XXPCIE_GEN4_7_TX_P
all_pcd_ssn_timd,XXPCIE_GEN4_8_RX_N
all_pcd_ssn_timd,XXPCIE_GEN4_8_RX_P
all_pcd_ssn_timd,XXPCIE_GEN4_8_TX_N
all_pcd_ssn_timd,XXPCIE_GEN4_8_TX_P
all_pcd_ssn_timd,XXMBPB_0
all_pcd_ssn_timd,XXMBPB_1
all_pcd_ssn_timd,XXMBPB_2
all_pcd_ssn_timd,XXMBPB_3
all_pcd_ssn_timd,XXTRIG_SMB5
all_gt,XXGCD_BGR_TRIM_REF
all_gt,XXEDM_GCD
all_gt,XXGCD_TP_CLK_IN__EC
all_gt,XXGCD_TP_DATA_OUT_0
all_gt,XXGCD_TP_DATA_OUT_1
all_gt,XXGCD_TP_DATA_OUT_2
all_gt,XXGCD_TP_DATA_OUT_3
all_gt,XXGCD_TP_DATA_OUT_4
all_gt,XXGCD_TP_DATA_OUT_5
all_gt,XXGCD_TP_DATA_OUT_6
all_gt,XXGCD_TP_DATA_OUT_7
all_gt,XXGCD_TP_DATA_IN_0
all_gt,XXGCD_TP_DATA_IN_1
all_gt,XXGCD_TP_DATA_IN_2
all_gt,XXGCD_TP_DATA_IN_3
all_gt,XXGCD_TP_DATA_IN_4
all_gt,XXGCD_TP_DATA_IN_5
all_gt,XXGCD_TP_DATA_IN_6
all_gt,XXGCD_TP_DATA_IN_7
all_gt,XXGCD_VIEW_ANA_IN_0
all_gt,XXGCD_VIEW_ANA_IN_1
all_gt,XXGCD_VIEW_ANA_IN_2
all_gt,XXGCD_VIEW_ANA_OUT_0
all_gt,XXGCD_VIEW_ANA_OUT_1
all_gt,XXGCD_VIEW_DIG_OUT_0
all_gt,XXGCD_VIEW_DIG_OUT_1
all_gt,XXGCD_VIEW_DIG_OUT_2
all_gt,XXGCD_HVM_CLK__HPC
all_gt,XXGCD_HVM_EPD_ON
all_gt,XXGCD_HVM_MODE
all_gt,XXJTAG_GCD_TCK__EC
all_gt,XXJTAG_GCD_TDI
all_gt,XXJTAG_GCD_TDO
all_gt,XXJTAG_GCD_TMS
all_gt,XXJTAG_GCD_TRSTB
all_pcd_jtag,XXJTAG_PCD_TDI
all_pcd_jtag,XXJTAG_PCD_TDO
all_pcd_jtag,XXJTAG_PCD_TMS
all_pcd_jtag,XXJTAG_PCD_TRST_B
all_pcd_jtag,XXRSMRST_SOC_B
all_pcd_jtag,XXSYS_PWROK
all_pcd_jtag,XXRTEST_B
all_pcd_jtag,XXSRTCRST_B
all_pcd_jtag,XXBOOTHALT_B
all_pcd_jtag,XXINTRUDER_B
all_pcd_jtag,XXDBG_PMODE
all_pcd_jtag,XXCNV_WR_Y_WT_D1_P
all_pcd_jtag,XXEPD_ON_OUT
all_pcd_jtag,XXFUSE_TM_IO_0
all_pcd_jtag,XXFUSE_TM_IO_1
all_pcd_jtag,XXFUSE_TM_IO_2
all_pcd_jtag,XXFUSE_TM_IO_3
all_pcd_jtag,XXOSSEFUSE_TM_IO_0
all_pcd_jtag,XXOSSEFUSE_TM_IO_1
all_pcd_jtag,XXOSSEFUSE_TM_IO_2
all_pcd_jtag,XXOSSEFUSE_TM_IO_3
all_pcd_jtag,XXPCH_PWROK
all_pcd_jtag,XXPRDY_B
all_pcd_jtag,XXPREQ_B
all_pcd_jtag,XXSYS_RESET_B
all_pcd_jtag,XXVDD2PWRGOOD_OUT_SOC
all_pcd_hptp_fabric,XXUSB3_2_TX_P
all_pcd_hptp_fabric,XXUSB3_2_TX_N
all_pcd_hptp_fabric,XXUSB3_2_RX_P
all_pcd_hptp_fabric,XXUSB3_2_RX_N
all_pcd_hptp_fabric,XXUSB3_1_TX_P
all_pcd_hptp_fabric,XXUSB3_1_TX_N
all_pcd_hptp_fabric,XXUSB3_1_RX_P
all_pcd_hptp_fabric,XXUSB3_1_RX_N
all_pcd_hptp_fabric,XXUSB2A_ID
all_pcd_hptp_fabric,XXUSB2_8_P
all_pcd_hptp_fabric,XXUSB2_8_N
all_pcd_hptp_fabric,XXUSB2_7_P
all_pcd_hptp_fabric,XXUSB2_7_N
all_pcd_hptp_fabric,XXUSB2_6_P
all_pcd_hptp_fabric,XXUSB2_6_N
all_pcd_hptp_fabric,XXUSB2_5_P
all_pcd_hptp_fabric,XXUSB2_5_N
all_pcd_hptp_fabric,XXUSB2_4_P
all_pcd_hptp_fabric,XXUSB2_4_N
all_pcd_hptp_fabric,XXUSB2_3_P
all_pcd_hptp_fabric,XXUSB2_3_N
all_pcd_hptp_fabric,XXUSB2_2_P
all_pcd_hptp_fabric,XXUSB2_2_N
all_pcd_hptp_fabric,XXUSB2_1_P
all_pcd_hptp_fabric,XXUSB2_1_N
all_pcd_hptp_fabric,XXUFS_0_RX_Y_TX_N
all_pcd_hptp_fabric,XXUFS_0_RX_Y_TX_P
all_pcd_hptp_fabric,XXUFS_1_RX_Y_TX_N
all_pcd_hptp_fabric,XXUFS_1_RX_Y_TX_P
all_pcd_hptp_fabric,XXSPI0_TPM_CS_B
all_pcd_hptp_fabric,XXSPI0_MOSI_IO_0
all_pcd_hptp_fabric,XXSPI0_MISO_IO_1
all_pcd_hptp_fabric,XXSPI0_IO_3
all_pcd_hptp_fabric,XXSPI0_IO_2
all_pcd_hptp_fabric,XXSPI0_FLASH_1_CS_B
all_pcd_hptp_fabric,XXSPI0_FLASH_0_CS_B
all_pcd_hptp_fabric,XXSPI0_CLK
all_pcd_hptp_fabric,XXEDM_SOC
all_pcd_hptp_fabric,XXEDM_SOC_GND
all_pcd_hptp_fabric,XXMLK_RST_B
all_pcd_hptp_fabric,XXMLK_DATA
all_pcd_hptp_fabric,XXMLK_CLK
all_pcd_hptp_fabric,XXL_VDDEN
all_pcd_hptp_fabric,XXL_BKLTEN
all_pcd_hptp_fabric,XXL_BKLTCTL
all_pcd_hptp_fabric,XXHPTP_PCD_TX_7
all_pcd_hptp_fabric,XXHPTP_PCD_TX_6
all_pcd_hptp_fabric,XXHPTP_PCD_TX_5
all_pcd_hptp_fabric,XXHPTP_PCD_TX_4
all_pcd_hptp_fabric,XXHPTP_PCD_TX_3
all_pcd_hptp_fabric,XXHPTP_PCD_TX_2
all_pcd_hptp_fabric,XXHPTP_PCD_TX_1
all_pcd_hptp_fabric,XXHPTP_PCD_TX_0
all_pcd_hptp_fabric,XXHPTP_PCD_RX_7
all_pcd_hptp_fabric,XXHPTP_PCD_RX_6
all_pcd_hptp_fabric,XXHPTP_PCD_RX_5
all_pcd_hptp_fabric,XXHPTP_PCD_RX_4
all_pcd_hptp_fabric,XXHPTP_PCD_RX_3
all_pcd_hptp_fabric,XXHPTP_PCD_RX_2
all_pcd_hptp_fabric,XXHPTP_PCD_RX_1
all_pcd_hptp_fabric,XXHPTP_PCD_RX_0
all_pcd_hptp_fabric,XXHPTP_PCD_CTL
all_pcd_hptp_fabric,XXGPP_V_9_SLP_S5_B
all_pcd_hptp_fabric,XXGPP_V_8_SLP_WLAN_B
all_pcd_hptp_fabric,XXGPP_V_7_SUSCLK
all_pcd_hptp_fabric,XXGPP_V_6_SLP_A_B
all_pcd_hptp_fabric,XXGPP_V_5_SLP_S4_B
all_pcd_hptp_fabric,XXGPP_V_4_SLP_S3_B
all_pcd_hptp_fabric,XXGPP_V_3_PWRBTN_B
all_pcd_hptp_fabric,XXGPP_V_2_SOC_WAKE_B
all_pcd_hptp_fabric,XXGPP_V_17
all_pcd_hptp_fabric,XXGPP_V_16_VCCST_EN
all_pcd_hptp_fabric,XXGPP_V_15_THERMTRIP_B
all_pcd_hptp_fabric,XXGPP_V_14_FORCEPR_B
all_pcd_hptp_fabric,XXGPP_V_13_CATERR_B
all_pcd_hptp_fabric,XXGPP_V_12_WAKE_B
all_pcd_hptp_fabric,XXGPP_V_11_SLP_LAN_B
all_pcd_hptp_fabric,XXGPP_V_10_LANPHYPC
all_pcd_hptp_fabric,XXGPP_V_1_AC_PRESENT
all_pcd_hptp_fabric,XXGPP_V_0_BATLOW_B
all_pcd_hptp_fabric,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
all_pcd_hptp_fabric,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
all_pcd_hptp_fabric,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
all_pcd_hptp_fabric,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
all_pcd_hptp_fabric,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
all_pcd_hptp_fabric,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
all_pcd_hptp_fabric,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
all_pcd_hptp_fabric,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
all_pcd_hptp_fabric,XXGPP_H_9_UART0_TXD
all_pcd_hptp_fabric,XXGPP_H_8_UART0_RXD
all_pcd_hptp_fabric,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
all_pcd_hptp_fabric,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
all_pcd_hptp_fabric,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
all_pcd_hptp_fabric,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
all_pcd_hptp_fabric,XXGPP_H_3_MIC_MUTE
all_pcd_hptp_fabric,XXGPP_H_22_I2C1_SCL_I3C1_SCL
all_pcd_hptp_fabric,XXGPP_H_21_I2C1_SDA_I3C1_SDA
all_pcd_hptp_fabric,XXGPP_H_20_I2C0_SCL_I3C0_SCL
all_pcd_hptp_fabric,XXGPP_H_2
all_pcd_hptp_fabric,XXGPP_H_19_I2C0_SDA_I3C0_SDA
all_pcd_hptp_fabric,XXGPP_H_17_MIC_MUTE_LED
all_pcd_hptp_fabric,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
all_pcd_hptp_fabric,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
all_pcd_hptp_fabric,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
all_pcd_hptp_fabric,XXGPP_H_13_CPU_C10_GATE_B
all_pcd_hptp_fabric,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
all_pcd_hptp_fabric,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
all_pcd_hptp_fabric,XXGPP_H_1
all_pcd_hptp_fabric,XXGPP_H_0
all_pcd_hptp_fabric,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
all_pcd_hptp_fabric,XXGPP_F_8_FUSA_DIAGTEST_MODE
all_pcd_hptp_fabric,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
all_pcd_hptp_fabric,XXGPP_F_6_CNV_PA_BLANKING
all_pcd_hptp_fabric,XXGPP_F_5_CRF_CLKREQ
all_pcd_hptp_fabric,XXGPP_F_4_CNV_RF_RESET_B
all_pcd_hptp_fabric,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
all_pcd_hptp_fabric,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
all_pcd_hptp_fabric,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
all_pcd_hptp_fabric,XXGPP_F_20
all_pcd_hptp_fabric,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
all_pcd_hptp_fabric,XXGPP_F_19
all_pcd_hptp_fabric,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
all_pcd_hptp_fabric,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
all_pcd_hptp_fabric,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
all_pcd_hptp_fabric,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
all_pcd_hptp_fabric,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
all_pcd_hptp_fabric,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
all_pcd_hptp_fabric,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
all_pcd_hptp_fabric,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
all_pcd_hptp_fabric,XXGPP_F_10_A_ISH_GP_6
all_pcd_hptp_fabric,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
all_pcd_hptp_fabric,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
all_pcd_hptp_fabric,XXGPP_E_9_USB2_OC0_B
all_pcd_hptp_fabric,XXGPP_E_8_DDPA_CTRLDATA
all_pcd_hptp_fabric,XXGPP_E_7_DDPA_CTRLCLK
all_pcd_hptp_fabric,XXGPP_E_6
all_pcd_hptp_fabric,XXGPP_E_5_ISH_GP_7
all_pcd_hptp_fabric,XXGPP_E_3_CPU_GP_0
all_pcd_hptp_fabric,XXGPP_E_22_THC0_SPI1_DSYNC
all_pcd_hptp_fabric,XXGPP_E_21_PMCALERT_B
all_pcd_hptp_fabric,XXGPP_E_20_PMC_I2C_SCL
all_pcd_hptp_fabric,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
all_pcd_hptp_fabric,XXGPP_E_19_PMC_I2C_SDA
all_pcd_hptp_fabric,XXGPP_E_18_THC0_SPI1_INT_B
all_pcd_hptp_fabric,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
all_pcd_hptp_fabric,XXGPP_E_16_THC0_SPI1_RST_B
all_pcd_hptp_fabric,XXGPP_E_15_THC0_SPI1_IO_3
all_pcd_hptp_fabric,XXGPP_E_14_THC0_SPI1_IO_2
all_pcd_hptp_fabric,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
all_pcd_hptp_fabric,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
all_pcd_hptp_fabric,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
all_pcd_hptp_fabric,XXGPP_E_10
all_pcd_hptp_fabric,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
all_pcd_hptp_fabric,XXGPP_D_9_I2S_MCLK1_OUT
all_pcd_hptp_fabric,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
all_pcd_hptp_fabric,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
all_pcd_hptp_fabric,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
all_pcd_hptp_fabric,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
all_pcd_hptp_fabric,XXGPP_D_4_IMGCLKOUT_0
all_pcd_hptp_fabric,XXGPP_D_3_CPU_GP_1
all_pcd_hptp_fabric,XXGPP_D_25_ESPI_ALERT3_B
all_pcd_hptp_fabric,XXGPP_D_24_ESPI_ALERT2_B
all_pcd_hptp_fabric,XXGPP_D_23_BPKI3C_SCL
all_pcd_hptp_fabric,XXGPP_D_22_BPKI3C_SDA
all_pcd_hptp_fabric,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
all_pcd_hptp_fabric,XXGPP_D_20_SRCCLKREQ7_B
all_pcd_hptp_fabric,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
all_pcd_hptp_fabric,XXGPP_D_19_TBT_LSX0_OE
all_pcd_hptp_fabric,XXGPP_D_18_SRCCLKREQ6_B
all_pcd_hptp_fabric,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
all_pcd_hptp_fabric,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
all_pcd_hptp_fabric,XXGPP_D_15
all_pcd_hptp_fabric,XXGPP_D_14_TBT_LSX3_OE
all_pcd_hptp_fabric,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
all_pcd_hptp_fabric,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
all_pcd_hptp_fabric,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
all_pcd_hptp_fabric,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
all_pcd_hptp_fabric,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
all_pcd_hptp_fabric,XXGPP_D_0_IMGCLKOUT_1
all_pcd_hptp_fabric,XXGPP_C_9_SRCCLKREQ0_B
all_pcd_hptp_fabric,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
all_pcd_hptp_fabric,XXGPP_C_7_SML1DATA
all_pcd_hptp_fabric,XXGPP_C_6_SML1CLK
all_pcd_hptp_fabric,XXGPP_C_5_SML0ALERT_B
all_pcd_hptp_fabric,XXGPP_C_4_SML0DATA
all_pcd_hptp_fabric,XXGPP_C_3_SML0CLK
all_pcd_hptp_fabric,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
all_pcd_hptp_fabric,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
all_pcd_hptp_fabric,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
all_pcd_hptp_fabric,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
all_pcd_hptp_fabric,XXGPP_C_2_SMBALERT_B
all_pcd_hptp_fabric,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
all_pcd_hptp_fabric,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
all_pcd_hptp_fabric,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
all_pcd_hptp_fabric,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
all_pcd_hptp_fabric,XXGPP_C_15
all_pcd_hptp_fabric,XXGPP_C_14_SRCCLKREQ5_B
all_pcd_hptp_fabric,XXGPP_C_13_SRCCLKREQ4_B
all_pcd_hptp_fabric,XXGPP_C_12_SRCCLKREQ3_B
all_pcd_hptp_fabric,XXGPP_C_11_SRCCLKREQ2_B
all_pcd_hptp_fabric,XXGPP_C_10_SRCCLKREQ1_B
all_pcd_hptp_fabric,XXGPP_C_1_SMBDATA
all_pcd_hptp_fabric,XXGPP_C_0_SMBCLK
all_pcd_hptp_fabric,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
all_pcd_hptp_fabric,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
all_pcd_hptp_fabric,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
all_pcd_hptp_fabric,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
all_pcd_hptp_fabric,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
all_pcd_hptp_fabric,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
all_pcd_hptp_fabric,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
all_pcd_hptp_fabric,XXGPP_B_25_ESPI_ALERT1_B
all_pcd_hptp_fabric,XXGPP_B_24_ESPI_ALERT0_B
all_pcd_hptp_fabric,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
all_pcd_hptp_fabric,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
all_pcd_hptp_fabric,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
all_pcd_hptp_fabric,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
all_pcd_hptp_fabric,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
all_pcd_hptp_fabric,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
all_pcd_hptp_fabric,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
all_pcd_hptp_fabric,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
all_pcd_hptp_fabric,XXGPP_B_16_TBT_LSX1_OE
all_pcd_hptp_fabric,XXGPP_B_15_USB2_OC3_B
all_pcd_hptp_fabric,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
all_pcd_hptp_fabric,XXGPP_B_13_PLTRST_B
all_pcd_hptp_fabric,XXGPP_B_12_SLP_S0_B
all_pcd_hptp_fabric,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
all_pcd_hptp_fabric,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
all_pcd_hptp_fabric,XXGPP_B_1_USBC_SMLDATA
all_pcd_hptp_fabric,XXGPP_B_0_USBC_SMLCLK
all_pcd_hptp_fabric,XXGPP_A_9_OSSE_SMLDATA
all_pcd_hptp_fabric,XXGPP_A_8_OSSE_SMLCLK
all_pcd_hptp_fabric,XXGPP_A_6_ESPI_RESET_B
all_pcd_hptp_fabric,XXGPP_A_5_ESPI_CLK
all_pcd_hptp_fabric,XXGPP_A_4_ESPI_CS0_B
all_pcd_hptp_fabric,XXGPP_A_3_ESPI_IO_3_PRIACK_B
all_pcd_hptp_fabric,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
all_pcd_hptp_fabric,XXGPP_A_17_ESPI_CS3_B
all_pcd_hptp_fabric,XXGPP_A_16_ESPI_CS2_B
all_pcd_hptp_fabric,XXGPP_A_15_DNX_FORCE_RELOAD
all_pcd_hptp_fabric,XXGPP_A_13_ESPI_CS1_B
all_pcd_hptp_fabric,XXGPP_A_12
all_pcd_hptp_fabric,XXGPP_A_11
all_pcd_hptp_fabric,XXGPP_A_10_OSSE_SMLALERT_B
all_pcd_hptp_fabric,XXGPP_A_1_ESPI_IO_1
all_pcd_hptp_fabric,XXGPP_A_0_ESPI_IO_0
all_pcd_hptp_fabric,XXDDSP_HPDA
all_pcd_hptp_fabric,XXCSI_C_C1_CK_N
all_pcd_hptp_fabric,XXCSI_C_C0_CK_P
all_pcd_hptp_fabric,XXCSI_C_B1_D1_N
all_pcd_hptp_fabric,XXCSI_C_B0_D0_N
all_pcd_hptp_fabric,XXCSI_C_A1_D1_P
all_pcd_hptp_fabric,XXCSI_C_A0_D0_P
all_pcd_hptp_fabric,XXCSI_B_C1_CK_N
all_pcd_hptp_fabric,XXCSI_B_C0_CK_P
all_pcd_hptp_fabric,XXCSI_B_B1_D1_N
all_pcd_hptp_fabric,XXCSI_B_B0_D0_N
all_pcd_hptp_fabric,XXCSI_B_A1_D1_P
all_pcd_hptp_fabric,XXCSI_B_A0_D0_P
all_pcd_hptp_fabric,XXCSI_A_C1_CK_N
all_pcd_hptp_fabric,XXCSI_A_C0_CK_P
all_pcd_hptp_fabric,XXCSI_A_B1_D1_N
all_pcd_hptp_fabric,XXCSI_A_B0_D0_N
all_pcd_hptp_fabric,XXCSI_A_A1_D1_P
all_pcd_hptp_fabric,XXCSI_A_A0_D0_P
hptp_out_pcd,XXHPTP_PCD_TX_0
hptp_out_pcd,XXHPTP_PCD_TX_1
hptp_out_pcd,XXHPTP_PCD_TX_2
hptp_out_pcd,XXHPTP_PCD_TX_3
hptp_out_pcd,XXHPTP_PCD_TX_4
hptp_out_pcd,XXHPTP_PCD_TX_5
hptp_out_pcd,XXHPTP_PCD_TX_6
hptp_out_pcd,XXHPTP_PCD_TX_7
hptp_in_pcd,XXHPTP_PCD_CLK
hptp_in_pcd,XXHPTP_PCD_CTL
hptp_in_pcd,XXHPTP_PCD_RX_0
hptp_in_pcd,XXHPTP_PCD_RX_1
hptp_in_pcd,XXHPTP_PCD_RX_2
hptp_in_pcd,XXHPTP_PCD_RX_3
hptp_in_pcd,XXHPTP_PCD_RX_4
hptp_in_pcd,XXHPTP_PCD_RX_5
hptp_in_pcd,XXHPTP_PCD_RX_6
hptp_in_pcd,XXHPTP_PCD_RX_7
ssn_in_pcd,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
ssn_in_pcd,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
ssn_in_pcd,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
ssn_in_pcd,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
ssn_in_pcd,XXGPP_F_4_CNV_RF_RESET_B
ssn_in_pcd,XXGPP_F_5_CRF_CLKREQ
ssn_in_pcd,XXGPP_F_6_CNV_PA_BLANKING
ssn_in_pcd,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
ssn_in_pcd,XXGPP_F_8_FUSA_DIAGTEST_MODE
ssn_in_pcd,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
ssn_in_pcd,XXGPP_F_10_A_ISH_GP_6
ssn_in_pcd,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
ssn_in_pcd,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
ssn_in_pcd,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
ssn_in_pcd,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
ssn_in_pcd,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
ssn_in_pcd,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
ssn_in_pcd,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
ssn_in_pcd,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
ssn_in_pcd,XXGPP_F_19
ssn_in_pcd,XXGPP_F_20
ssn_out_pcd,XXGPP_V_0_BATLOW_B
ssn_out_pcd,XXGPP_V_1_AC_PRESENT
ssn_out_pcd,XXGPP_V_2_SOC_WAKE_B
ssn_out_pcd,XXGPP_V_3_PWRBTN_B
ssn_out_pcd,XXGPP_V_4_SLP_S3_B
ssn_out_pcd,XXGPP_V_5_SLP_S4_B
ssn_out_pcd,XXGPP_V_6_SLP_A_B
ssn_out_pcd,XXGPP_V_7_SUSCLK
ssn_out_pcd,XXGPP_V_8_SLP_WLAN_B
ssn_out_pcd,XXGPP_V_9_SLP_S5_B
ssn_out_pcd,XXGPP_V_10_LANPHYPC
ssn_out_pcd,XXGPP_V_12_WAKE_B
ssn_out_pcd,XXGPP_V_13_CATERR_B
ssn_out_pcd,XXGPP_V_14_FORCEPR_B
ssn_out_pcd,XXGPP_V_15_THERMTRIP_B
ssn_out_pcd,XXGPP_V_16_VCCST_EN
ssn_out_pcd,XXGPP_C_2_SMBALERT_B
ssn_out_pcd,XXGPP_C_3_SML0CLK
ssn_out_pcd,XXGPP_C_4_SML0DATA
ssn_out_pcd,XXGPP_C_5_SML0ALERT_B
ssn_out_pcd,XXGPP_C_6_SML1CLK
gtio_xx_16in,XXGCD_TP_DATA_IN_0
gtio_xx_16in,XXGCD_TP_DATA_IN_1
gtio_xx_16in,XXGCD_TP_DATA_IN_2
gtio_xx_16in,XXGCD_TP_DATA_IN_3
gtio_xx_16in,XXGCD_TP_DATA_IN_4
gtio_xx_16in,XXGCD_TP_DATA_IN_5
gtio_xx_16in,XXGCD_TP_DATA_IN_6
gtio_xx_16in,XXGCD_TP_DATA_IN_7
gtio_xx_16in,XXGCD_TP_DATA_OUT_0
gtio_xx_16in,XXGCD_TP_DATA_OUT_1
gtio_xx_16in,XXGCD_TP_DATA_OUT_2
gtio_xx_16in,XXGCD_TP_DATA_OUT_3
gtio_xx_16in,XXGCD_TP_DATA_OUT_4
gtio_xx_16in,XXGCD_TP_DATA_OUT_5
gtio_xx_16in,XXGCD_TP_DATA_OUT_6
gtio_xx_16in,XXGCD_TP_DATA_OUT_7
gtio_xx_8in,XXGCD_TP_DATA_IN_0
gtio_xx_8in,XXGCD_TP_DATA_IN_1
gtio_xx_8in,XXGCD_TP_DATA_IN_2
gtio_xx_8in,XXGCD_TP_DATA_IN_3
gtio_xx_8in,XXGCD_TP_DATA_IN_4
gtio_xx_8in,XXGCD_TP_DATA_IN_5
gtio_xx_8in,XXGCD_TP_DATA_IN_6
gtio_xx_8in,XXGCD_TP_DATA_IN_7
gtio_xx_8out,XXGCD_TP_DATA_OUT_0
gtio_xx_8out,XXGCD_TP_DATA_OUT_1
gtio_xx_8out,XXGCD_TP_DATA_OUT_2
gtio_xx_8out,XXGCD_TP_DATA_OUT_3
gtio_xx_8out,XXGCD_TP_DATA_OUT_4
gtio_xx_8out,XXGCD_TP_DATA_OUT_5
gtio_xx_8out,XXGCD_TP_DATA_OUT_6
gtio_xx_8out,XXGCD_TP_DATA_OUT_7
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_0
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_1
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_2
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_3
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_4
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_5
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_6
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_7
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_8
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_9
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_10
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_11
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_12
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_13
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_14
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_15
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_16
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_17
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_18
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_19
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_20
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_21
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_22
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_23
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_24
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_25
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_26
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_27
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_28
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_29
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_30
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_31
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_32
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_33
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_34
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_35
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_36
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_37
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_38
gtio_zz_40in,ZZGCD_TP_DATA_IN_SRT_39
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_0
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_1
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_2
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_3
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_4
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_5
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_6
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_7
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_8
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_9
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_10
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_11
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_12
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_13
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_14
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_15
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_16
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_17
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_18
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_19
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_20
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_21
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_22
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_23
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_24
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_25
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_26
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_27
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_28
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_29
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_30
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_31
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_32
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_33
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_34
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_35
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_36
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_37
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_38
gtio_zz_40out,ZZGCD_TP_DATA_OUT_SRT_39
hptp_cpu_rx,XXHPTP_CPU_RX_0
hptp_cpu_rx,XXHPTP_CPU_RX_1
hptp_cpu_rx,XXHPTP_CPU_RX_2
hptp_cpu_rx,XXHPTP_CPU_RX_3
hptp_cpu_rx,XXHPTP_CPU_RX_4
hptp_cpu_rx,XXHPTP_CPU_RX_5
hptp_cpu_rx,XXHPTP_CPU_RX_6
hptp_cpu_rx,XXHPTP_CPU_RX_7
hptp_cpu_rx,XXHPTP_CPU_RX_8
hptp_cpu_rx,XXHPTP_CPU_RX_9
hptp_cpu_rx,XXHPTP_CPU_RX_10
hptp_cpu_rx,XXHPTP_CPU_RX_11
hptp_cpu_rx,XXHPTP_CPU_RX_12
hptp_cpu_rx,XXHPTP_CPU_RX_13
hptp_cpu_rx,XXHPTP_CPU_RX_14
hptp_cpu_rx,XXHPTP_CPU_RX_15
cpu_hptp_clk,XXHPTP_CPU_CLK_RX_0__EC
cpu_hptp_clk,XXHPTP_CPU_CLK_RX_1__EC
cpu_hptp_out,XXHPTP_CPU_TX_0
cpu_hptp_out,XXHPTP_CPU_TX_1
cpu_hptp_out,XXHPTP_CPU_TX_2
cpu_hptp_out,XXHPTP_CPU_TX_3
cpu_hptp_out,XXHPTP_CPU_TX_4
cpu_hptp_out,XXHPTP_CPU_TX_5
cpu_hptp_out,XXHPTP_CPU_TX_6
cpu_hptp_out,XXHPTP_CPU_TX_7
cpu_hptp_out,XXHPTP_CPU_TX_8
cpu_hptp_out,XXHPTP_CPU_TX_9
cpu_hptp_out,XXHPTP_CPU_TX_10
cpu_hptp_out,XXHPTP_CPU_TX_11
cpu_hptp_out,XXHPTP_CPU_TX_12
cpu_hptp_out,XXHPTP_CPU_TX_13
cpu_hptp_out,XXHPTP_CPU_TX_14
cpu_hptp_out,XXHPTP_CPU_TX_15
cpu_hptp_in,XXHPTP_CPU_RX_0
cpu_hptp_in,XXHPTP_CPU_RX_1
cpu_hptp_in,XXHPTP_CPU_RX_2
cpu_hptp_in,XXHPTP_CPU_RX_3
cpu_hptp_in,XXHPTP_CPU_RX_4
cpu_hptp_in,XXHPTP_CPU_RX_5
cpu_hptp_in,XXHPTP_CPU_RX_6
cpu_hptp_in,XXHPTP_CPU_RX_7
cpu_hptp_in,XXHPTP_CPU_RX_8
cpu_hptp_in,XXHPTP_CPU_RX_9
cpu_hptp_in,XXHPTP_CPU_RX_10
cpu_hptp_in,XXHPTP_CPU_RX_11
cpu_hptp_in,XXHPTP_CPU_RX_12
cpu_hptp_in,XXHPTP_CPU_RX_13
cpu_hptp_in,XXHPTP_CPU_RX_14
cpu_hptp_in,XXHPTP_CPU_RX_15
cpu_tap_in,XXJTAG_CPU_TCK__EC
cpu_tap_in,XXJTAG_CPU_TDI
cpu_tap_in,XXJTAG_CPU_TMS
cpu_tap_in,XXJTAG_CPU_TRSTB
cpu_tap_out,XXJTAG_CPU_TDO
hptp_pcd_rx,XXHPTP_PCD_RX_0
hptp_pcd_rx,XXHPTP_PCD_RX_1
hptp_pcd_rx,XXHPTP_PCD_RX_2
hptp_pcd_rx,XXHPTP_PCD_RX_3
hptp_pcd_rx,XXHPTP_PCD_RX_4
hptp_pcd_rx,XXHPTP_PCD_RX_5
hptp_pcd_rx,XXHPTP_PCD_RX_6
hptp_pcd_rx,XXHPTP_PCD_RX_7
gcd_sort,ZZGCD_A0_DEBUG_EN_SRT
gcd_sort,ZZGCD_FUSE_SORT_BUMPS_SRT_0
gcd_sort,ZZGCD_FUSE_SORT_BUMPS_SRT_1
gcd_sort,ZZGCD_FUSE_SORT_BUMPS_SRT_2
gcd_sort,ZZGCD_RESERVED_IN_SRT_0
gcd_sort,ZZGCD_RESERVED_IN_SRT_1
gcd_sort,ZZGCD_RESERVED_IN_SRT_2
gcd_sort,ZZGCD_RESERVED_IN_SRT_3
gcd_sort,ZZGCD_RESERVED_IN_SRT_4
gcd_sort,ZZGCD_RESERVED_OUT_SRT_0
gcd_sort,ZZGCD_RESERVED_OUT_SRT_1
gcd_sort,ZZGCD_RESERVED_OUT_SRT_2
gcd_sort,ZZGCD_RESERVED_OUT_SRT_3
gcd_sort,ZZGCD_RESERVED_OUT_SRT_4
gcd_sort,ZZGCD_SORT_MODE_SRT
gcd_sort,ZZGCD_TP_CLK_IN_SRT
gcd_sort,ZZGCD_TP_DATA_IN_SRT_0
gcd_sort,ZZGCD_TP_DATA_IN_SRT_1
gcd_sort,ZZGCD_TP_DATA_IN_SRT_2
gcd_sort,ZZGCD_TP_DATA_IN_SRT_3
gcd_sort,ZZGCD_TP_DATA_IN_SRT_4
gcd_sort,ZZGCD_TP_DATA_IN_SRT_5
gcd_sort,ZZGCD_TP_DATA_IN_SRT_6
gcd_sort,ZZGCD_TP_DATA_IN_SRT_7
gcd_sort,ZZGCD_TP_DATA_IN_SRT_8
gcd_sort,ZZGCD_TP_DATA_IN_SRT_9
gcd_sort,ZZGCD_TP_DATA_IN_SRT_10
gcd_sort,ZZGCD_TP_DATA_IN_SRT_11
gcd_sort,ZZGCD_TP_DATA_IN_SRT_12
gcd_sort,ZZGCD_TP_DATA_IN_SRT_13
gcd_sort,ZZGCD_TP_DATA_IN_SRT_14
gcd_sort,ZZGCD_TP_DATA_IN_SRT_15
gcd_sort,ZZGCD_TP_DATA_IN_SRT_16
gcd_sort,ZZGCD_TP_DATA_IN_SRT_17
gcd_sort,ZZGCD_TP_DATA_IN_SRT_18
gcd_sort,ZZGCD_TP_DATA_IN_SRT_19
gcd_sort,ZZGCD_TP_DATA_IN_SRT_20
gcd_sort,ZZGCD_TP_DATA_IN_SRT_21
gcd_sort,ZZGCD_TP_DATA_IN_SRT_22
gcd_sort,ZZGCD_TP_DATA_IN_SRT_23
gcd_sort,ZZGCD_TP_DATA_IN_SRT_24
gcd_sort,ZZGCD_TP_DATA_IN_SRT_25
gcd_sort,ZZGCD_TP_DATA_IN_SRT_26
gcd_sort,ZZGCD_TP_DATA_IN_SRT_27
gcd_sort,ZZGCD_TP_DATA_IN_SRT_28
gcd_sort,ZZGCD_TP_DATA_IN_SRT_29
gcd_sort,ZZGCD_TP_DATA_IN_SRT_30
gcd_sort,ZZGCD_TP_DATA_IN_SRT_31
gcd_sort,ZZGCD_TP_DATA_IN_SRT_32
gcd_sort,ZZGCD_TP_DATA_IN_SRT_33
gcd_sort,ZZGCD_TP_DATA_IN_SRT_34
gcd_sort,ZZGCD_TP_DATA_IN_SRT_35
gcd_sort,ZZGCD_TP_DATA_IN_SRT_36
gcd_sort,ZZGCD_TP_DATA_IN_SRT_37
gcd_sort,ZZGCD_TP_DATA_IN_SRT_38
gcd_sort,ZZGCD_TP_DATA_IN_SRT_39
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_0
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_1
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_2
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_3
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_4
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_5
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_6
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_7
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_8
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_9
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_10
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_11
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_12
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_13
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_14
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_15
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_16
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_17
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_18
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_19
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_20
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_21
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_22
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_23
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_24
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_25
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_26
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_27
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_28
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_29
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_30
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_31
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_32
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_33
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_34
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_35
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_36
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_37
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_38
gcd_sort,ZZGCD_TP_DATA_OUT_SRT_39
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_1_LAN_0_TX_N
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_1_LAN_0_TX_P
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_2_TX_N
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_2_TX_P
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_3_TX_N
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_3_TX_P
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_4_TX_N
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_4_TX_P
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_5_TX_N
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_5_TX_P
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_6_TX_N
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_6_TX_P
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_7_TX_N
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_7_TX_P
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_8_TX_N
pcd_pcie4gbe_tx_pins,XXPCIE_GEN4_8_TX_P
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_1_LAN_0_RX_N
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_1_LAN_0_RX_P
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_2_RX_N
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_2_RX_P
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_3_RX_N
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_3_RX_P
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_4_RX_N
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_4_RX_P
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_5_RX_N
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_5_RX_P
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_6_RX_N
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_6_RX_P
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_7_RX_N
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_7_RX_P
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_8_RX_N
pcd_pcie4gbe_rx_pins,XXPCIE_GEN4_8_RX_P
pcd_pcie4gbe_rxp_pins,XXPCIE_GEN4_1_LAN_0_RX_P
pcd_pcie4gbe_rxp_pins,XXPCIE_GEN4_2_RX_P
pcd_pcie4gbe_rxp_pins,XXPCIE_GEN4_3_RX_P
pcd_pcie4gbe_rxp_pins,XXPCIE_GEN4_4_RX_P
pcd_pcie4gbe_rxp_pins,XXPCIE_GEN4_5_RX_P
pcd_pcie4gbe_rxp_pins,XXPCIE_GEN4_6_RX_P
pcd_pcie4gbe_rxp_pins,XXPCIE_GEN4_7_RX_P
pcd_pcie4gbe_rxp_pins,XXPCIE_GEN4_8_RX_P
pcd_pcie4gbe_rxn_pins,XXPCIE_GEN4_1_LAN_0_RX_N
pcd_pcie4gbe_rxn_pins,XXPCIE_GEN4_2_RX_N
pcd_pcie4gbe_rxn_pins,XXPCIE_GEN4_3_RX_N
pcd_pcie4gbe_rxn_pins,XXPCIE_GEN4_4_RX_N
pcd_pcie4gbe_rxn_pins,XXPCIE_GEN4_5_RX_N
pcd_pcie4gbe_rxn_pins,XXPCIE_GEN4_6_RX_N
pcd_pcie4gbe_rxn_pins,XXPCIE_GEN4_7_RX_N
pcd_pcie4gbe_rxn_pins,XXPCIE_GEN4_8_RX_N
pcd_pcie4_txp_pins,XXPCIE_GEN4_1_LAN_0_TX_P
pcd_pcie4_txp_pins,XXPCIE_GEN4_2_TX_P
pcd_pcie4_txp_pins,XXPCIE_GEN4_3_TX_P
pcd_pcie4_txp_pins,XXPCIE_GEN4_4_TX_P
pcd_pcie4_txp_pins,XXPCIE_GEN4_5_TX_P
pcd_pcie4_txp_pins,XXPCIE_GEN4_6_TX_P
pcd_pcie4_txp_pins,XXPCIE_GEN4_7_TX_P
pcd_pcie4_txp_pins,XXPCIE_GEN4_8_TX_P
pcd_pcie4_txn_pins,XXPCIE_GEN4_1_LAN_0_TX_N
pcd_pcie4_txn_pins,XXPCIE_GEN4_2_TX_N
pcd_pcie4_txn_pins,XXPCIE_GEN4_3_TX_N
pcd_pcie4_txn_pins,XXPCIE_GEN4_4_TX_N
pcd_pcie4_txn_pins,XXPCIE_GEN4_5_TX_N
pcd_pcie4_txn_pins,XXPCIE_GEN4_6_TX_N
pcd_pcie4_txn_pins,XXPCIE_GEN4_7_TX_N
pcd_pcie4_txn_pins,XXPCIE_GEN4_8_TX_N
pcd_pcie4_rxp_pins,XXPCIE_GEN4_1_LAN_0_RX_P
pcd_pcie4_rxp_pins,XXPCIE_GEN4_2_RX_P
pcd_pcie4_rxp_pins,XXPCIE_GEN4_3_RX_P
pcd_pcie4_rxp_pins,XXPCIE_GEN4_4_RX_P
pcd_pcie4_rxp_pins,XXPCIE_GEN4_5_RX_P
pcd_pcie4_rxp_pins,XXPCIE_GEN4_6_RX_P
pcd_pcie4_rxp_pins,XXPCIE_GEN4_7_RX_P
pcd_pcie4_rxp_pins,XXPCIE_GEN4_8_RX_P
pcd_pcie4_rxn_pins,XXPCIE_GEN4_1_LAN_0_RX_N
pcd_pcie4_rxn_pins,XXPCIE_GEN4_2_RX_N
pcd_pcie4_rxn_pins,XXPCIE_GEN4_3_RX_N
pcd_pcie4_rxn_pins,XXPCIE_GEN4_4_RX_N
pcd_pcie4_rxn_pins,XXPCIE_GEN4_5_RX_N
pcd_pcie4_rxn_pins,XXPCIE_GEN4_6_RX_N
pcd_pcie4_rxn_pins,XXPCIE_GEN4_7_RX_N
pcd_pcie4_rxn_pins,XXPCIE_GEN4_8_RX_N
pcd_pcie4_rcomp_pins,XXPCIE4A_RCOMP
pcd_pcie4_rcomp_pins,XXPCIE4B_RCOMP
pcd_pcie5_tx_pins,XXPCIE_GEN5_1_TX_N
pcd_pcie5_tx_pins,XXPCIE_GEN5_1_TX_P
pcd_pcie5_tx_pins,XXPCIE_GEN5_2_TX_N
pcd_pcie5_tx_pins,XXPCIE_GEN5_2_TX_P
pcd_pcie5_tx_pins,XXPCIE_GEN5_3_TX_N
pcd_pcie5_tx_pins,XXPCIE_GEN5_3_TX_P
pcd_pcie5_tx_pins,XXPCIE_GEN5_4_TX_N
pcd_pcie5_tx_pins,XXPCIE_GEN5_4_TX_P
pcd_pcie5_tx_pins,XXPCIE_GEN5_5_TX_N
pcd_pcie5_tx_pins,XXPCIE_GEN5_5_TX_P
pcd_pcie5_tx_pins,XXPCIE_GEN5_6_TX_N
pcd_pcie5_tx_pins,XXPCIE_GEN5_6_TX_P
pcd_pcie5_tx_pins,XXPCIE_GEN5_7_TX_N
pcd_pcie5_tx_pins,XXPCIE_GEN5_7_TX_P
pcd_pcie5_tx_pins,XXPCIE_GEN5_8_TX_N
pcd_pcie5_tx_pins,XXPCIE_GEN5_8_TX_P
pcd_pcie5_tx_pins,XXPCIE_GEN5_9_TX_N
pcd_pcie5_tx_pins,XXPCIE_GEN5_9_TX_P
pcd_pcie5_tx_pins,XXPCIE_GEN5_10_TX_N
pcd_pcie5_tx_pins,XXPCIE_GEN5_10_TX_P
pcd_pcie5_tx_pins,XXPCIE_GEN5_11_TX_N
pcd_pcie5_tx_pins,XXPCIE_GEN5_11_TX_P
pcd_pcie5_tx_pins,XXPCIE_GEN5_12_TX_N
pcd_pcie5_tx_pins,XXPCIE_GEN5_12_TX_P
pcd_pcie5_p0_tx_pins,XXPCIE_GEN5_1_TX_N
pcd_pcie5_p0_tx_pins,XXPCIE_GEN5_1_TX_P
pcd_pcie5_p0_tx_pins,XXPCIE_GEN5_2_TX_N
pcd_pcie5_p0_tx_pins,XXPCIE_GEN5_2_TX_P
pcd_pcie5_p0_tx_pins,XXPCIE_GEN5_3_TX_N
pcd_pcie5_p0_tx_pins,XXPCIE_GEN5_3_TX_P
pcd_pcie5_p0_tx_pins,XXPCIE_GEN5_4_TX_N
pcd_pcie5_p0_tx_pins,XXPCIE_GEN5_4_TX_P
pcd_pcie5_p1_tx_pins,XXPCIE_GEN5_5_TX_N
pcd_pcie5_p1_tx_pins,XXPCIE_GEN5_5_TX_P
pcd_pcie5_p1_tx_pins,XXPCIE_GEN5_6_TX_N
pcd_pcie5_p1_tx_pins,XXPCIE_GEN5_6_TX_P
pcd_pcie5_p1_tx_pins,XXPCIE_GEN5_7_TX_N
pcd_pcie5_p1_tx_pins,XXPCIE_GEN5_7_TX_P
pcd_pcie5_p1_tx_pins,XXPCIE_GEN5_8_TX_N
pcd_pcie5_p1_tx_pins,XXPCIE_GEN5_8_TX_P
pcd_pcie5_p2_tx_pins,XXPCIE_GEN5_9_TX_N
pcd_pcie5_p2_tx_pins,XXPCIE_GEN5_9_TX_P
pcd_pcie5_p2_tx_pins,XXPCIE_GEN5_10_TX_N
pcd_pcie5_p2_tx_pins,XXPCIE_GEN5_10_TX_P
pcd_pcie5_p2_tx_pins,XXPCIE_GEN5_11_TX_N
pcd_pcie5_p2_tx_pins,XXPCIE_GEN5_11_TX_P
pcd_pcie5_p2_tx_pins,XXPCIE_GEN5_12_TX_N
pcd_pcie5_p2_tx_pins,XXPCIE_GEN5_12_TX_P
pcd_pcie5_tx_p_pins_all,XXPCIE_GEN5_1_TX_P
pcd_pcie5_tx_p_pins_all,XXPCIE_GEN5_2_TX_P
pcd_pcie5_tx_p_pins_all,XXPCIE_GEN5_3_TX_P
pcd_pcie5_tx_p_pins_all,XXPCIE_GEN5_4_TX_P
pcd_pcie5_tx_p_pins_all,XXPCIE_GEN5_5_TX_P
pcd_pcie5_tx_p_pins_all,XXPCIE_GEN5_6_TX_P
pcd_pcie5_tx_p_pins_all,XXPCIE_GEN5_7_TX_P
pcd_pcie5_tx_p_pins_all,XXPCIE_GEN5_8_TX_P
pcd_pcie5_tx_p_pins_all,XXPCIE_GEN5_9_TX_P
pcd_pcie5_tx_p_pins_all,XXPCIE_GEN5_10_TX_P
pcd_pcie5_tx_p_pins_all,XXPCIE_GEN5_11_TX_P
pcd_pcie5_tx_p_pins_all,XXPCIE_GEN5_12_TX_P
pcd_pcie5_tx_n_pins_all,XXPCIE_GEN5_1_TX_N
pcd_pcie5_tx_n_pins_all,XXPCIE_GEN5_2_TX_N
pcd_pcie5_tx_n_pins_all,XXPCIE_GEN5_3_TX_N
pcd_pcie5_tx_n_pins_all,XXPCIE_GEN5_4_TX_N
pcd_pcie5_tx_n_pins_all,XXPCIE_GEN5_5_TX_N
pcd_pcie5_tx_n_pins_all,XXPCIE_GEN5_6_TX_N
pcd_pcie5_tx_n_pins_all,XXPCIE_GEN5_7_TX_N
pcd_pcie5_tx_n_pins_all,XXPCIE_GEN5_8_TX_N
pcd_pcie5_tx_n_pins_all,XXPCIE_GEN5_9_TX_N
pcd_pcie5_tx_n_pins_all,XXPCIE_GEN5_10_TX_N
pcd_pcie5_tx_n_pins_all,XXPCIE_GEN5_11_TX_N
pcd_pcie5_tx_n_pins_all,XXPCIE_GEN5_12_TX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_1_RX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_1_RX_P
pcd_pcie5_rx_pins,XXPCIE_GEN5_2_RX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_2_RX_P
pcd_pcie5_rx_pins,XXPCIE_GEN5_3_RX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_3_RX_P
pcd_pcie5_rx_pins,XXPCIE_GEN5_4_RX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_4_RX_P
pcd_pcie5_rx_pins,XXPCIE_GEN5_5_RX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_5_RX_P
pcd_pcie5_rx_pins,XXPCIE_GEN5_6_RX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_6_RX_P
pcd_pcie5_rx_pins,XXPCIE_GEN5_7_RX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_7_RX_P
pcd_pcie5_rx_pins,XXPCIE_GEN5_8_RX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_8_RX_P
pcd_pcie5_rx_pins,XXPCIE_GEN5_9_RX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_9_RX_P
pcd_pcie5_rx_pins,XXPCIE_GEN5_10_RX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_10_RX_P
pcd_pcie5_rx_pins,XXPCIE_GEN5_11_RX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_11_RX_P
pcd_pcie5_rx_pins,XXPCIE_GEN5_12_RX_N
pcd_pcie5_rx_pins,XXPCIE_GEN5_12_RX_P
pcd_pcie5_p0_rx_pins,XXPCIE_GEN5_1_RX_N
pcd_pcie5_p0_rx_pins,XXPCIE_GEN5_1_RX_P
pcd_pcie5_p0_rx_pins,XXPCIE_GEN5_2_RX_N
pcd_pcie5_p0_rx_pins,XXPCIE_GEN5_2_RX_P
pcd_pcie5_p0_rx_pins,XXPCIE_GEN5_3_RX_N
pcd_pcie5_p0_rx_pins,XXPCIE_GEN5_3_RX_P
pcd_pcie5_p0_rx_pins,XXPCIE_GEN5_4_RX_N
pcd_pcie5_p0_rx_pins,XXPCIE_GEN5_4_RX_P
pcd_pcie5_p1_rx_pins,XXPCIE_GEN5_5_RX_N
pcd_pcie5_p1_rx_pins,XXPCIE_GEN5_5_RX_P
pcd_pcie5_p1_rx_pins,XXPCIE_GEN5_6_RX_N
pcd_pcie5_p1_rx_pins,XXPCIE_GEN5_6_RX_P
pcd_pcie5_p1_rx_pins,XXPCIE_GEN5_7_RX_N
pcd_pcie5_p1_rx_pins,XXPCIE_GEN5_7_RX_P
pcd_pcie5_p1_rx_pins,XXPCIE_GEN5_8_RX_N
pcd_pcie5_p1_rx_pins,XXPCIE_GEN5_8_RX_P
pcd_pcie5_p2_rx_pins,XXPCIE_GEN5_9_RX_N
pcd_pcie5_p2_rx_pins,XXPCIE_GEN5_9_RX_P
pcd_pcie5_p2_rx_pins,XXPCIE_GEN5_10_RX_N
pcd_pcie5_p2_rx_pins,XXPCIE_GEN5_10_RX_P
pcd_pcie5_p2_rx_pins,XXPCIE_GEN5_11_RX_N
pcd_pcie5_p2_rx_pins,XXPCIE_GEN5_11_RX_P
pcd_pcie5_p2_rx_pins,XXPCIE_GEN5_12_RX_N
pcd_pcie5_p2_rx_pins,XXPCIE_GEN5_12_RX_P
pcd_pcie5_rx_p_pins_all,XXPCIE_GEN5_1_RX_P
pcd_pcie5_rx_p_pins_all,XXPCIE_GEN5_2_RX_P
pcd_pcie5_rx_p_pins_all,XXPCIE_GEN5_3_RX_P
pcd_pcie5_rx_p_pins_all,XXPCIE_GEN5_4_RX_P
pcd_pcie5_rx_p_pins_all,XXPCIE_GEN5_5_RX_P
pcd_pcie5_rx_p_pins_all,XXPCIE_GEN5_6_RX_P
pcd_pcie5_rx_p_pins_all,XXPCIE_GEN5_7_RX_P
pcd_pcie5_rx_p_pins_all,XXPCIE_GEN5_8_RX_P
pcd_pcie5_rx_p_pins_all,XXPCIE_GEN5_9_RX_P
pcd_pcie5_rx_p_pins_all,XXPCIE_GEN5_10_RX_P
pcd_pcie5_rx_p_pins_all,XXPCIE_GEN5_11_RX_P
pcd_pcie5_rx_p_pins_all,XXPCIE_GEN5_12_RX_P
pcd_pcie5_rx_n_pins_all,XXPCIE_GEN5_1_RX_N
pcd_pcie5_rx_n_pins_all,XXPCIE_GEN5_2_RX_N
pcd_pcie5_rx_n_pins_all,XXPCIE_GEN5_3_RX_N
pcd_pcie5_rx_n_pins_all,XXPCIE_GEN5_4_RX_N
pcd_pcie5_rx_n_pins_all,XXPCIE_GEN5_5_RX_N
pcd_pcie5_rx_n_pins_all,XXPCIE_GEN5_6_RX_N
pcd_pcie5_rx_n_pins_all,XXPCIE_GEN5_7_RX_N
pcd_pcie5_rx_n_pins_all,XXPCIE_GEN5_8_RX_N
pcd_pcie5_rx_n_pins_all,XXPCIE_GEN5_9_RX_N
pcd_pcie5_rx_n_pins_all,XXPCIE_GEN5_10_RX_N
pcd_pcie5_rx_n_pins_all,XXPCIE_GEN5_11_RX_N
pcd_pcie5_rx_n_pins_all,XXPCIE_GEN5_12_RX_N
pcd_pcie5_rcomp_pins,XXPCIE5_RCOMP
pcd_pcie5_rcomp_pins,XXPCIE5A_RCOMP
pcd_pcie5_clkref_pins,XXPCIE5_REF_PAD_CLK_N
pcd_pcie5_clkref_pins,XXPCIE5_REF_PAD_CLK_P
pcd_pcie5_tx_p_pins,XXPCIE_GEN5_1_TX_P
pcd_pcie5_tx_p_pins,XXPCIE_GEN5_2_TX_P
pcd_pcie5_tx_p_pins,XXPCIE_GEN5_3_TX_P
pcd_pcie5_tx_p_pins,XXPCIE_GEN5_4_TX_P
pcd_pcie5_tx_n_pins,XXPCIE_GEN5_1_TX_N
pcd_pcie5_tx_n_pins,XXPCIE_GEN5_2_TX_N
pcd_pcie5_tx_n_pins,XXPCIE_GEN5_3_TX_N
pcd_pcie5_tx_n_pins,XXPCIE_GEN5_4_TX_N
pcd_pcie5_rx_p_pins,XXPCIE_GEN5_1_RX_P
pcd_pcie5_rx_p_pins,XXPCIE_GEN5_2_RX_P
pcd_pcie5_rx_p_pins,XXPCIE_GEN5_3_RX_P
pcd_pcie5_rx_p_pins,XXPCIE_GEN5_4_RX_P
pcd_pcie5_rx_n_pins,XXPCIE_GEN5_1_RX_N
pcd_pcie5_rx_n_pins,XXPCIE_GEN5_2_RX_N
pcd_pcie5_rx_n_pins,XXPCIE_GEN5_3_RX_N
pcd_pcie5_rx_n_pins,XXPCIE_GEN5_4_RX_N
pcd_tcss_aux_pins,XXTYPEC_0_AUXPAD_N
pcd_tcss_aux_pins,XXTYPEC_0_AUXPAD_P
pcd_tcss_aux_pins,XXTYPEC_1_AUXPAD_N
pcd_tcss_aux_pins,XXTYPEC_1_AUXPAD_P
pcd_tcss_aux_pins,XXTYPEC_2_AUXPAD_N
pcd_tcss_aux_pins,XXTYPEC_2_AUXPAD_P
pcd_tcss_aux_pins,XXTYPEC_3_AUXPAD_N
pcd_tcss_aux_pins,XXTYPEC_3_AUXPAD_P
pcd_tcss_tx_pins,XXTYPEC_0_TX0_N
pcd_tcss_tx_pins,XXTYPEC_0_TX0_P
pcd_tcss_tx_pins,XXTYPEC_0_TX1_N
pcd_tcss_tx_pins,XXTYPEC_0_TX1_P
pcd_tcss_tx_pins,XXTYPEC_1_TX0_N
pcd_tcss_tx_pins,XXTYPEC_1_TX0_P
pcd_tcss_tx_pins,XXTYPEC_1_TX1_N
pcd_tcss_tx_pins,XXTYPEC_1_TX1_P
pcd_tcss_tx_pins,XXTYPEC_2_TX0_N
pcd_tcss_tx_pins,XXTYPEC_2_TX0_P
pcd_tcss_tx_pins,XXTYPEC_2_TX1_N
pcd_tcss_tx_pins,XXTYPEC_2_TX1_P
pcd_tcss_tx_pins,XXTYPEC_3_TX0_N
pcd_tcss_tx_pins,XXTYPEC_3_TX0_P
pcd_tcss_tx_pins,XXTYPEC_3_TX1_N
pcd_tcss_tx_pins,XXTYPEC_3_TX1_P
pcd_tcss_txp_pins,XXTYPEC_0_TX0_P
pcd_tcss_txp_pins,XXTYPEC_0_TX1_P
pcd_tcss_txp_pins,XXTYPEC_1_TX0_P
pcd_tcss_txp_pins,XXTYPEC_1_TX1_P
pcd_tcss_txp_pins,XXTYPEC_2_TX0_P
pcd_tcss_txp_pins,XXTYPEC_2_TX1_P
pcd_tcss_txp_pins,XXTYPEC_3_TX0_P
pcd_tcss_txp_pins,XXTYPEC_3_TX1_P
pcd_tcss_txn_pins,XXTYPEC_0_TX0_N
pcd_tcss_txn_pins,XXTYPEC_0_TX1_N
pcd_tcss_txn_pins,XXTYPEC_1_TX0_N
pcd_tcss_txn_pins,XXTYPEC_1_TX1_N
pcd_tcss_txn_pins,XXTYPEC_2_TX0_N
pcd_tcss_txn_pins,XXTYPEC_2_TX1_N
pcd_tcss_txn_pins,XXTYPEC_3_TX0_N
pcd_tcss_txn_pins,XXTYPEC_3_TX1_N
pcd_tcss_txrx_pins,XXTYPEC_0_TXRX0_N
pcd_tcss_txrx_pins,XXTYPEC_0_TXRX0_P
pcd_tcss_txrx_pins,XXTYPEC_0_TXRX1_N
pcd_tcss_txrx_pins,XXTYPEC_0_TXRX1_P
pcd_tcss_txrx_pins,XXTYPEC_1_TXRX0_N
pcd_tcss_txrx_pins,XXTYPEC_1_TXRX0_P
pcd_tcss_txrx_pins,XXTYPEC_1_TXRX1_N
pcd_tcss_txrx_pins,XXTYPEC_1_TXRX1_P
pcd_tcss_txrx_pins,XXTYPEC_2_TXRX0_N
pcd_tcss_txrx_pins,XXTYPEC_2_TXRX0_P
pcd_tcss_txrx_pins,XXTYPEC_2_TXRX1_N
pcd_tcss_txrx_pins,XXTYPEC_2_TXRX1_P
pcd_tcss_txrx_pins,XXTYPEC_3_TXRX0_N
pcd_tcss_txrx_pins,XXTYPEC_3_TXRX0_P
pcd_tcss_txrx_pins,XXTYPEC_3_TXRX1_N
pcd_tcss_txrx_pins,XXTYPEC_3_TXRX1_P
pcd_tcss_txrxp_pins,XXTYPEC_0_TXRX0_P
pcd_tcss_txrxp_pins,XXTYPEC_0_TXRX1_P
pcd_tcss_txrxp_pins,XXTYPEC_1_TXRX0_P
pcd_tcss_txrxp_pins,XXTYPEC_1_TXRX1_P
pcd_tcss_txrxp_pins,XXTYPEC_2_TXRX0_P
pcd_tcss_txrxp_pins,XXTYPEC_2_TXRX1_P
pcd_tcss_txrxp_pins,XXTYPEC_3_TXRX0_P
pcd_tcss_txrxp_pins,XXTYPEC_3_TXRX1_P
pcd_tcss_txrxn_pins,XXTYPEC_0_TXRX0_N
pcd_tcss_txrxn_pins,XXTYPEC_0_TXRX1_N
pcd_tcss_txrxn_pins,XXTYPEC_1_TXRX0_N
pcd_tcss_txrxn_pins,XXTYPEC_1_TXRX1_N
pcd_tcss_txrxn_pins,XXTYPEC_2_TXRX0_N
pcd_tcss_txrxn_pins,XXTYPEC_2_TXRX1_N
pcd_tcss_txrxn_pins,XXTYPEC_3_TXRX0_N
pcd_tcss_txrxn_pins,XXTYPEC_3_TXRX1_N
pcd_tcss_rcomp_pins,XXTYPEC_RCOMP
pcd_edp_aux_pins,XXDDI_A_AUX_N
pcd_edp_aux_pins,XXDDI_A_AUX_P
pcd_edp_tx_pins,XXDDI_A_TX_0_N
pcd_edp_tx_pins,XXDDI_A_TX_0_P
pcd_edp_tx_pins,XXDDI_A_TX_1_N
pcd_edp_tx_pins,XXDDI_A_TX_1_P
pcd_edp_tx_pins,XXDDI_A_TX_2_N
pcd_edp_tx_pins,XXDDI_A_TX_2_P
pcd_edp_tx_pins,XXDDI_A_TX_3_N
pcd_edp_tx_pins,XXDDI_A_TX_3_P
pcd_edp_txp_pins,XXDDI_A_TX_0_P
pcd_edp_txp_pins,XXDDI_A_TX_1_P
pcd_edp_txp_pins,XXDDI_A_TX_2_P
pcd_edp_txp_pins,XXDDI_A_TX_3_P
pcd_edp_txn_pins,XXDDI_A_TX_0_N
pcd_edp_txn_pins,XXDDI_A_TX_1_N
pcd_edp_txn_pins,XXDDI_A_TX_2_N
pcd_edp_txn_pins,XXDDI_A_TX_3_N
pcd_edp_data_pins,XXDDI_A_TX_0_N
pcd_edp_data_pins,XXDDI_A_TX_0_P
pcd_edp_data_pins,XXDDI_A_TX_1_N
pcd_edp_data_pins,XXDDI_A_TX_1_P
pcd_edp_data_pins,XXDDI_A_TX_2_N
pcd_edp_data_pins,XXDDI_A_TX_2_P
pcd_edp_data_pins,XXDDI_A_TX_3_N
pcd_edp_data_pins,XXDDI_A_TX_3_P
pcd_edp_rcomp_pins,XXDDI_RCOMP
pcd_usb3_tx_pins,XXUSB3_1_TX_P
pcd_usb3_tx_pins,XXUSB3_1_TX_N
pcd_usb3_tx_pins,XXUSB3_2_TX_P
pcd_usb3_tx_pins,XXUSB3_2_TX_N
pcd_usb3_txp_pins,XXUSB3_1_TX_P
pcd_usb3_txp_pins,XXUSB3_2_TX_P
pcd_usb3_txn_pins,XXUSB3_1_TX_N
pcd_usb3_txn_pins,XXUSB3_2_TX_N
pcd_usb3_rx_pins,XXUSB3_1_RX_P
pcd_usb3_rx_pins,XXUSB3_1_RX_N
pcd_usb3_rx_pins,XXUSB3_2_RX_P
pcd_usb3_rx_pins,XXUSB3_2_RX_N
pcd_usb3_rxp_pins,XXUSB3_1_RX_P
pcd_usb3_rxp_pins,XXUSB3_2_RX_P
pcd_usb3_rxn_pins,XXUSB3_1_RX_N
pcd_usb3_rxn_pins,XXUSB3_2_RX_N
pcd_usb3_rcomp_pins,XXUSB3_RCOMP
pcd_usb2_txrx_pins,XXUSB2_1_N
pcd_usb2_txrx_pins,XXUSB2_1_P
pcd_usb2_txrx_pins,XXUSB2_2_N
pcd_usb2_txrx_pins,XXUSB2_2_P
pcd_usb2_txrx_pins,XXUSB2_3_N
pcd_usb2_txrx_pins,XXUSB2_3_P
pcd_usb2_txrx_pins,XXUSB2_4_N
pcd_usb2_txrx_pins,XXUSB2_4_P
pcd_usb2_txrx_pins,XXUSB2_5_N
pcd_usb2_txrx_pins,XXUSB2_5_P
pcd_usb2_txrx_pins,XXUSB2_6_N
pcd_usb2_txrx_pins,XXUSB2_6_P
pcd_usb2_txrx_pins,XXUSB2_7_N
pcd_usb2_txrx_pins,XXUSB2_7_P
pcd_usb2_txrx_pins,XXUSB2_8_N
pcd_usb2_txrx_pins,XXUSB2_8_P
pcd_usb2_txrxp_pins,XXUSB2_1_P
pcd_usb2_txrxp_pins,XXUSB2_2_P
pcd_usb2_txrxp_pins,XXUSB2_3_P
pcd_usb2_txrxp_pins,XXUSB2_4_P
pcd_usb2_txrxp_pins,XXUSB2_5_P
pcd_usb2_txrxp_pins,XXUSB2_6_P
pcd_usb2_txrxp_pins,XXUSB2_7_P
pcd_usb2_txrxp_pins,XXUSB2_8_P
pcd_usb2_txrxn_pins,XXUSB2_1_N
pcd_usb2_txrxn_pins,XXUSB2_2_N
pcd_usb2_txrxn_pins,XXUSB2_3_N
pcd_usb2_txrxn_pins,XXUSB2_4_N
pcd_usb2_txrxn_pins,XXUSB2_5_N
pcd_usb2_txrxn_pins,XXUSB2_6_N
pcd_usb2_txrxn_pins,XXUSB2_7_N
pcd_usb2_txrxn_pins,XXUSB2_8_N
pcd_usb2_rcomp_pins,XXUSB2A_RCOMP
pcd_usb2_rcomp_pins,XXUSB2B_RCOMP
pcd_csi_clk_pins,XXCSI_A_C1_CK_N
pcd_csi_clk_pins,XXCSI_A_C0_CK_P
pcd_csi_clk_pins,XXCSI_B_C1_CK_N
pcd_csi_clk_pins,XXCSI_B_C0_CK_P
pcd_csi_clk_pins,XXCSI_C_C1_CK_N
pcd_csi_clk_pins,XXCSI_C_C0_CK_P
pcd_csi_rx_pins,XXCSI_A_B1_D1_N
pcd_csi_rx_pins,XXCSI_A_B0_D0_N
pcd_csi_rx_pins,XXCSI_A_A1_D1_P
pcd_csi_rx_pins,XXCSI_A_A0_D0_P
pcd_csi_rx_pins,XXCSI_B_B1_D1_N
pcd_csi_rx_pins,XXCSI_B_B0_D0_N
pcd_csi_rx_pins,XXCSI_B_A1_D1_P
pcd_csi_rx_pins,XXCSI_B_A0_D0_P
pcd_csi_rx_pins,XXCSI_C_B1_D1_N
pcd_csi_rx_pins,XXCSI_C_B0_D0_N
pcd_csi_rx_pins,XXCSI_C_A1_D1_P
pcd_csi_rx_pins,XXCSI_C_A0_D0_P
pcd_csi_rxp_pins,XXCSI_A_A1_D1_P
pcd_csi_rxp_pins,XXCSI_A_A0_D0_P
pcd_csi_rxp_pins,XXCSI_B_A1_D1_P
pcd_csi_rxp_pins,XXCSI_B_A0_D0_P
pcd_csi_rxp_pins,XXCSI_C_A1_D1_P
pcd_csi_rxp_pins,XXCSI_C_A0_D0_P
pcdcsi_rxn_pins,XXCSI_A_B1_D1_N
pcdcsi_rxn_pins,XXCSI_A_B0_D0_N
pcdcsi_rxn_pins,XXCSI_B_B1_D1_N
pcdcsi_rxn_pins,XXCSI_B_B0_D0_N
pcdcsi_rxn_pins,XXCSI_C_B1_D1_N
pcdcsi_rxn_pins,XXCSI_C_B0_D0_N
pcd_csi_rcomp_pins,XXCSI_RCOMP
pcd_ufs_tx_pins,XXUFS_0_RX_Y_TX_N
pcd_ufs_tx_pins,XXUFS_0_RX_Y_TX_P
pcd_ufs_tx_pins,XXUFS_1_RX_Y_TX_N
pcd_ufs_tx_pins,XXUFS_1_RX_Y_TX_P
pcd_ufs_txp_pins,XXUFS_0_RX_Y_TX_P
pcd_ufs_txp_pins,XXUFS_1_RX_Y_TX_P
pcd_ufs_txn,XXUFS_0_RX_Y_TX_N
pcd_ufs_txn,XXUFS_1_RX_Y_TX_N
pcd_ufs_rx_pins,XXUFS_0_RX_Y_TX_N
pcd_ufs_rx_pins,XXUFS_0_RX_Y_TX_P
pcd_ufs_rx_pins,XXUFS_1_RX_Y_TX_N
pcd_ufs_rx_pins,XXUFS_1_RX_Y_TX_P
pcd_ufs_rxp_pins,XXUFS_0_RX_Y_TX_P
pcd_ufs_rxp_pins,XXUFS_1_RX_Y_TX_P
pcd_ufs_rxn_pins,XXUFS_0_RX_Y_TX_N
pcd_ufs_rxn_pins,XXUFS_1_RX_Y_TX_N
pcd_ufs_rcomp_pins,XXUFS_RCOMP
pcd_cnvi_clk_pins,XXCNV_WR_Y_WT_CLK_N
pcd_cnvi_clk_pins,XXCNV_WR_Y_WT_CLK_P
pcd_cnvi_tx_pins,XXCNV_WR_Y_WT_D0_N
pcd_cnvi_tx_pins,XXCNV_WR_Y_WT_D0_P
pcd_cnvi_tx_pins,XXCNV_WR_Y_WT_D1_N
pcd_cnvi_tx_pins,XXCNV_WR_Y_WT_D1_P
pcd_cnvi_txp_pins,XXCNV_WR_Y_WT_D0_P
pcd_cnvi_txp_pins,XXCNV_WR_Y_WT_D1_P
pcd_cnvi_txn_pins,XXCNV_WR_Y_WT_D0_N
pcd_cnvi_txn_pins,XXCNV_WR_Y_WT_D1_N
pcd_cnvi_rcomp_pins,XXCNV_RCOMP_V
pcd_cnvi_rcomp_pins,XXCNV_RCOMP_I
all_dpin_pins,DLVR_PDMON0
all_dpin_pins,DLVR_PDMON1
all_dpin_pins,#VCCP_1P5_RTC_HV
all_dpin_pins,XXVIEWPWR_0
all_dpin_pins,XXVIEWPWR_1
all_dpin_pins,XXVTARGET_0
all_dpin_pins,XXVTARGET_1
all_dpin_pins,XXBOOTHALT_B
all_dpin_pins,XXCLKOUT_SOC_0_N_DP
all_dpin_pins,XXCLKOUT_SOC_0_P_DP
all_dpin_pins,XXCLKOUT_SOC_1_N_DP
all_dpin_pins,XXCLKOUT_SOC_1_P_DP
all_dpin_pins,XXCLKOUT_SOC_2_N_DP
all_dpin_pins,XXCLKOUT_SOC_2_P_DP
all_dpin_pins,XXCLKOUT_SOC_3_N_DP
all_dpin_pins,XXCLKOUT_SOC_3_P_DP
all_dpin_pins,XXCLKOUT_SOC_4_N_DP
all_dpin_pins,XXCLKOUT_SOC_4_P_DP
all_dpin_pins,XXCLKOUT_SOC_5_N_DP
all_dpin_pins,XXCLKOUT_SOC_5_P_DP
all_dpin_pins,XXCLKOUT_SOC_6_N_DP
all_dpin_pins,XXCLKOUT_SOC_6_P_DP
all_dpin_pins,XXCLKOUT_SOC_7_N_DP
all_dpin_pins,XXCLKOUT_SOC_7_P_DP
all_dpin_pins,XXCLKOUT_SOC_8_N_DP
all_dpin_pins,XXCLKOUT_SOC_8_P_DP
all_dpin_pins,XXCNV_RCOMP_I
all_dpin_pins,XXCNV_RCOMP_V
all_dpin_pins,XXCNV_WR_Y_WT_CLK_N
all_dpin_pins,XXCNV_WR_Y_WT_CLK_P
all_dpin_pins,XXCNV_WR_Y_WT_D0_N
all_dpin_pins,XXCNV_WR_Y_WT_D0_P
all_dpin_pins,XXCNV_WR_Y_WT_D1_N
all_dpin_pins,XXCNV_WR_Y_WT_D1_P
all_dpin_pins,XXLYA_0
all_dpin_pins,XXLYA_1
all_dpin_pins,XXCSI_A_A0_D0_P
all_dpin_pins,XXCSI_A_A1_D1_P
all_dpin_pins,XXCSI_A_B0_D0_N
all_dpin_pins,XXCSI_A_B1_D1_N
all_dpin_pins,XXCSI_A_C0_CK_P
all_dpin_pins,XXCSI_A_C1_CK_N
all_dpin_pins,XXCSI_B_A0_D0_P
all_dpin_pins,XXCSI_B_A1_D1_P
all_dpin_pins,XXCSI_B_B0_D0_N
all_dpin_pins,XXCSI_B_B1_D1_N
all_dpin_pins,XXCSI_B_C0_CK_P
all_dpin_pins,XXCSI_B_C1_CK_N
all_dpin_pins,XXCSI_C_A0_D0_P
all_dpin_pins,XXCSI_C_A1_D1_P
all_dpin_pins,XXCSI_C_B0_D0_N
all_dpin_pins,XXCSI_C_B1_D1_N
all_dpin_pins,XXCSI_C_C0_CK_P
all_dpin_pins,XXCSI_C_C1_CK_N
all_dpin_pins,XXCSI_RCOMP
all_dpin_pins,XXDBG_PMODE
all_dpin_pins,XXDDI_A_AUX_N
all_dpin_pins,XXDDI_A_AUX_P
all_dpin_pins,XXDDI_A_TX_0_N
all_dpin_pins,XXDDI_A_TX_0_P
all_dpin_pins,XXDDI_A_TX_1_N
all_dpin_pins,XXDDI_A_TX_1_P
all_dpin_pins,XXDDI_A_TX_2_N
all_dpin_pins,XXDDI_A_TX_2_P
all_dpin_pins,XXDDI_A_TX_3_N
all_dpin_pins,XXDDI_A_TX_3_P
all_dpin_pins,XXDDI_RCOMP
all_dpin_pins,XXDDR_0CA0_0CA3_0CA6_0CA0
all_dpin_pins,XXDDR_0CA1_0CA4_0CA3_0CS0
all_dpin_pins,XXDDR_0CA10_1CA8_2CA2_2CA2
all_dpin_pins,XXDDR_0CA11_NC_2CA0_2CA6
all_dpin_pins,XXDDR_0CA12_1CA2_2CA1_2CA5
all_dpin_pins,XXDDR_0CA2_NC_0CA2_0CA2
all_dpin_pins,XXDDR_0CA3_0CA8_0CS1_0CA4
all_dpin_pins,XXDDR_0CA4_NC_0CA1_0CA5
all_dpin_pins,XXDDR_0CA5_0CA7_0CA0_0CA6
all_dpin_pins,XXDDR_0CA6_NC_2CA6_2CA0
all_dpin_pins,XXDDR_0CA7_1CA9_2CA5_2CA1
all_dpin_pins,XXDDR_0CA8_NC_2CA4_2CS1
all_dpin_pins,XXDDR_0CA9_1CA4_2CS1_2CA4
all_dpin_pins,XXDDR_0CLK0N_0CLK0N_0CLKN_0CLKN
all_dpin_pins,XXDDR_0CLK0P_0CLK0P_0CLKP_0CLKP
all_dpin_pins,XXDDR_0CLK1N_1CLK0N_2CLKN_2CLKN
all_dpin_pins,XXDDR_0CLK1P_1CLK0P_2CLKP_2CLKP
all_dpin_pins,XXDDR_0CS0_NC_0CA4_0CS1
all_dpin_pins,XXDDR_0CS1_0CA2_0CA5_0CA1
all_dpin_pins,XXDDR_1CA0_0CS0_1CA6_1CA0
all_dpin_pins,XXDDR_1CA1_0CS1_1CA3_1CS0
all_dpin_pins,XXDDR_1CA10_1CA5_3CA2_3CA2
all_dpin_pins,XXDDR_1CA11_1CA1_3CA1_3CA5
all_dpin_pins,XXDDR_1CA12_1CS0_3CA0_3CA6
all_dpin_pins,XXDDR_1CA2_0CA5_1CA2_1CA2
all_dpin_pins,XXDDR_1CA3_0CA6_1CS1_1CA4
all_dpin_pins,XXDDR_1CA4_0CA10_1CA1_1CA5
all_dpin_pins,XXDDR_1CA5_0CA12_1CA0_1CA6
all_dpin_pins,XXDDR_1CA6_1CA12_3CA6_3CA0
all_dpin_pins,XXDDR_1CA7_1CA11_3CA5_3CA1
all_dpin_pins,XXDDR_1CA8_1CA10_3CA4_3CS1
all_dpin_pins,XXDDR_1CA9_1CS1_3CS1_3CA4
all_dpin_pins,XXDDR_1CLK0N_0CLK1N_1CLKN_1CLKN
all_dpin_pins,XXDDR_1CLK0P_0CLK1P_1CLKP_1CLKP
all_dpin_pins,XXDDR_1CLK1N_1CLK1N_3CLKN_3CLKN
all_dpin_pins,XXDDR_1CLK1P_1CLK1P_3CLKP_3CLKP
all_dpin_pins,XXDDR_1CS0_0CA1_1CA4_1CS1
all_dpin_pins,XXDDR_1CS1_0CA0_1CA5_1CA1
all_dpin_pins,XXDDR_2CA0_3CA2_6CA1_6CA5
all_dpin_pins,XXDDR_2CA1_3CA4_6CS1_6CA4
all_dpin_pins,XXDDR_2CA10_NC_4CA2_4CA2
all_dpin_pins,XXDDR_2CA11_2CA2_4CA5_4CA1
all_dpin_pins,XXDDR_2CA12_2CA3_4CA6_4CA0
all_dpin_pins,XXDDR_2CA2_3CA8_6CA2_6CA2
all_dpin_pins,XXDDR_2CA3_3CA9_6CA5_6CA1
all_dpin_pins,XXDDR_2CA4_NC_6CA4_6CS1
all_dpin_pins,XXDDR_2CA5_2CA7_4CA0_4CA6
all_dpin_pins,XXDDR_2CA6_NC_6CA6_6CA0
all_dpin_pins,XXDDR_2CA7_2CA8_4CS1_4CA4
all_dpin_pins,XXDDR_2CA8_NC_4CA1_4CA5
all_dpin_pins,XXDDR_2CA9_2CA4_4CA3_4CS0
all_dpin_pins,XXDDR_2CLK0N_2CLK0N_4CLKN_4CLKN
all_dpin_pins,XXDDR_2CLK0P_2CLK0P_4CLKP_4CLKP
all_dpin_pins,XXDDR_2CLK1N_3CLK0N_6CLKN_6CLKN
all_dpin_pins,XXDDR_2CLK1P_3CLK0P_6CLKP_6CLKP
all_dpin_pins,XXDDR_2CS0_3CA3_6CS0_6CA3
all_dpin_pins,XXDDR_2CS1_NC_6CA0_6CA6
all_dpin_pins,XXDDR_3CA0_3CS0_7CA0_7CA6
all_dpin_pins,XXDDR_3CA1_3CS1_7CS1_7CA4
all_dpin_pins,XXDDR_3CA10_2CA5_5CA2_5CA2
all_dpin_pins,XXDDR_3CA11_2CA0_5CA5_5CA1
all_dpin_pins,XXDDR_3CA12_2CS0_5CA6_5CA0
all_dpin_pins,XXDDR_3CA2_3CA5_7CA2_7CA2
all_dpin_pins,XXDDR_3CA3_3CA11_7CA5_7CA1
all_dpin_pins,XXDDR_3CA4_3CA10_7CA4_7CS1
all_dpin_pins,XXDDR_3CA5_2CA12_5CA0_5CA6
all_dpin_pins,XXDDR_3CA6_3CA12_7CA6_7CA0
all_dpin_pins,XXDDR_3CA7_2CA6_5CS1_5CA4
all_dpin_pins,XXDDR_3CA8_2CA10_5CA1_5CA5
all_dpin_pins,XXDDR_3CA9_2CS1_5CA3_5CS0
all_dpin_pins,XXDDR_3CLK0N_2CLK1N_5CLKN_5CLKN
all_dpin_pins,XXDDR_3CLK0P_2CLK1P_5CLKP_5CLKP
all_dpin_pins,XXDDR_3CLK1N_3CLK1N_7CLKN_7CLKN
all_dpin_pins,XXDDR_3CLK1P_3CLK1P_7CLKP_7CLKP
all_dpin_pins,XXDDR_3CS0_3CA0_7CS0_7CA3
all_dpin_pins,XXDDR_3CS1_3CA1_7CA1_7CA5
all_dpin_pins,XXDDR_ANA_VIEW
all_dpin_pins,XXDDR_COMP
all_dpin_pins,XXDDR_DQ_IL500_NIL500_LP00_0
all_dpin_pins,XXDDR_DQ_IL500_NIL500_LP00_1
all_dpin_pins,XXDDR_DQ_IL500_NIL500_LP00_2
all_dpin_pins,XXDDR_DQ_IL500_NIL500_LP00_3
all_dpin_pins,XXDDR_DQ_IL500_NIL500_LP00_4
all_dpin_pins,XXDDR_DQ_IL500_NIL500_LP00_5
all_dpin_pins,XXDDR_DQ_IL500_NIL500_LP00_6
all_dpin_pins,XXDDR_DQ_IL500_NIL500_LP00_7
all_dpin_pins,XXDDR_DQ_IL501_NIL501_LP01_0
all_dpin_pins,XXDDR_DQ_IL501_NIL501_LP01_1
all_dpin_pins,XXDDR_DQ_IL501_NIL501_LP01_2
all_dpin_pins,XXDDR_DQ_IL501_NIL501_LP01_3
all_dpin_pins,XXDDR_DQ_IL501_NIL501_LP01_4
all_dpin_pins,XXDDR_DQ_IL501_NIL501_LP01_5
all_dpin_pins,XXDDR_DQ_IL501_NIL501_LP01_6
all_dpin_pins,XXDDR_DQ_IL501_NIL501_LP01_7
all_dpin_pins,XXDDR_DQ_IL502_NIL510_LP20_0
all_dpin_pins,XXDDR_DQ_IL502_NIL510_LP20_1
all_dpin_pins,XXDDR_DQ_IL502_NIL510_LP20_2
all_dpin_pins,XXDDR_DQ_IL502_NIL510_LP20_3
all_dpin_pins,XXDDR_DQ_IL502_NIL510_LP20_4
all_dpin_pins,XXDDR_DQ_IL502_NIL510_LP20_5
all_dpin_pins,XXDDR_DQ_IL502_NIL510_LP20_6
all_dpin_pins,XXDDR_DQ_IL502_NIL510_LP20_7
all_dpin_pins,XXDDR_DQ_IL503_NIL511_LP21_0
all_dpin_pins,XXDDR_DQ_IL503_NIL511_LP21_1
all_dpin_pins,XXDDR_DQ_IL503_NIL511_LP21_2
all_dpin_pins,XXDDR_DQ_IL503_NIL511_LP21_3
all_dpin_pins,XXDDR_DQ_IL503_NIL511_LP21_4
all_dpin_pins,XXDDR_DQ_IL503_NIL511_LP21_5
all_dpin_pins,XXDDR_DQ_IL503_NIL511_LP21_6
all_dpin_pins,XXDDR_DQ_IL503_NIL511_LP21_7
all_dpin_pins,XXDDR_DQ_IL510_NIL502_LP10_0
all_dpin_pins,XXDDR_DQ_IL510_NIL502_LP10_1
all_dpin_pins,XXDDR_DQ_IL510_NIL502_LP10_2
all_dpin_pins,XXDDR_DQ_IL510_NIL502_LP10_3
all_dpin_pins,XXDDR_DQ_IL510_NIL502_LP10_4
all_dpin_pins,XXDDR_DQ_IL510_NIL502_LP10_5
all_dpin_pins,XXDDR_DQ_IL510_NIL502_LP10_6
all_dpin_pins,XXDDR_DQ_IL510_NIL502_LP10_7
all_dpin_pins,XXDDR_DQ_IL511_NIL503_LP11_0
all_dpin_pins,XXDDR_DQ_IL511_NIL503_LP11_1
all_dpin_pins,XXDDR_DQ_IL511_NIL503_LP11_2
all_dpin_pins,XXDDR_DQ_IL511_NIL503_LP11_3
all_dpin_pins,XXDDR_DQ_IL511_NIL503_LP11_4
all_dpin_pins,XXDDR_DQ_IL511_NIL503_LP11_5
all_dpin_pins,XXDDR_DQ_IL511_NIL503_LP11_6
all_dpin_pins,XXDDR_DQ_IL511_NIL503_LP11_7
all_dpin_pins,XXDDR_DQ_IL512_NIL512_LP30_0
all_dpin_pins,XXDDR_DQ_IL512_NIL512_LP30_1
all_dpin_pins,XXDDR_DQ_IL512_NIL512_LP30_2
all_dpin_pins,XXDDR_DQ_IL512_NIL512_LP30_3
all_dpin_pins,XXDDR_DQ_IL512_NIL512_LP30_4
all_dpin_pins,XXDDR_DQ_IL512_NIL512_LP30_5
all_dpin_pins,XXDDR_DQ_IL512_NIL512_LP30_6
all_dpin_pins,XXDDR_DQ_IL512_NIL512_LP30_7
all_dpin_pins,XXDDR_DQ_IL513_NIL513_LP31_0
all_dpin_pins,XXDDR_DQ_IL513_NIL513_LP31_1
all_dpin_pins,XXDDR_DQ_IL513_NIL513_LP31_2
all_dpin_pins,XXDDR_DQ_IL513_NIL513_LP31_3
all_dpin_pins,XXDDR_DQ_IL513_NIL513_LP31_4
all_dpin_pins,XXDDR_DQ_IL513_NIL513_LP31_5
all_dpin_pins,XXDDR_DQ_IL513_NIL513_LP31_6
all_dpin_pins,XXDDR_DQ_IL513_NIL513_LP31_7
all_dpin_pins,XXDDR_DQ_IL520_NIL520_LP40_0
all_dpin_pins,XXDDR_DQ_IL520_NIL520_LP40_1
all_dpin_pins,XXDDR_DQ_IL520_NIL520_LP40_2
all_dpin_pins,XXDDR_DQ_IL520_NIL520_LP40_3
all_dpin_pins,XXDDR_DQ_IL520_NIL520_LP40_4
all_dpin_pins,XXDDR_DQ_IL520_NIL520_LP40_5
all_dpin_pins,XXDDR_DQ_IL520_NIL520_LP40_6
all_dpin_pins,XXDDR_DQ_IL520_NIL520_LP40_7
all_dpin_pins,XXDDR_DQ_IL521_NIL521_LP41_0
all_dpin_pins,XXDDR_DQ_IL521_NIL521_LP41_1
all_dpin_pins,XXDDR_DQ_IL521_NIL521_LP41_2
all_dpin_pins,XXDDR_DQ_IL521_NIL521_LP41_3
all_dpin_pins,XXDDR_DQ_IL521_NIL521_LP41_4
all_dpin_pins,XXDDR_DQ_IL521_NIL521_LP41_5
all_dpin_pins,XXDDR_DQ_IL521_NIL521_LP41_6
all_dpin_pins,XXDDR_DQ_IL521_NIL521_LP41_7
all_dpin_pins,XXDDR_DQ_IL522_NIL530_LP60_0
all_dpin_pins,XXDDR_DQ_IL522_NIL530_LP60_1
all_dpin_pins,XXDDR_DQ_IL522_NIL530_LP60_2
all_dpin_pins,XXDDR_DQ_IL522_NIL530_LP60_3
all_dpin_pins,XXDDR_DQ_IL522_NIL530_LP60_4
all_dpin_pins,XXDDR_DQ_IL522_NIL530_LP60_5
all_dpin_pins,XXDDR_DQ_IL522_NIL530_LP60_6
all_dpin_pins,XXDDR_DQ_IL522_NIL530_LP60_7
all_dpin_pins,XXDDR_DQ_IL523_NIL531_LP61_0
all_dpin_pins,XXDDR_DQ_IL523_NIL531_LP61_1
all_dpin_pins,XXDDR_DQ_IL523_NIL531_LP61_2
all_dpin_pins,XXDDR_DQ_IL523_NIL531_LP61_3
all_dpin_pins,XXDDR_DQ_IL523_NIL531_LP61_4
all_dpin_pins,XXDDR_DQ_IL523_NIL531_LP61_5
all_dpin_pins,XXDDR_DQ_IL523_NIL531_LP61_6
all_dpin_pins,XXDDR_DQ_IL523_NIL531_LP61_7
all_dpin_pins,XXDDR_DQ_IL530_NIL522_LP50_0
all_dpin_pins,XXDDR_DQ_IL530_NIL522_LP50_1
all_dpin_pins,XXDDR_DQ_IL530_NIL522_LP50_2
all_dpin_pins,XXDDR_DQ_IL530_NIL522_LP50_3
all_dpin_pins,XXDDR_DQ_IL530_NIL522_LP50_4
all_dpin_pins,XXDDR_DQ_IL530_NIL522_LP50_5
all_dpin_pins,XXDDR_DQ_IL530_NIL522_LP50_6
all_dpin_pins,XXDDR_DQ_IL530_NIL522_LP50_7
all_dpin_pins,XXDDR_DQ_IL531_NIL523_LP51_0
all_dpin_pins,XXDDR_DQ_IL531_NIL523_LP51_1
all_dpin_pins,XXDDR_DQ_IL531_NIL523_LP51_2
all_dpin_pins,XXDDR_DQ_IL531_NIL523_LP51_3
all_dpin_pins,XXDDR_DQ_IL531_NIL523_LP51_4
all_dpin_pins,XXDDR_DQ_IL531_NIL523_LP51_5
all_dpin_pins,XXDDR_DQ_IL531_NIL523_LP51_6
all_dpin_pins,XXDDR_DQ_IL531_NIL523_LP51_7
all_dpin_pins,XXDDR_DQ_IL532_NIL532_LP70_0
all_dpin_pins,XXDDR_DQ_IL532_NIL532_LP70_1
all_dpin_pins,XXDDR_DQ_IL532_NIL532_LP70_2
all_dpin_pins,XXDDR_DQ_IL532_NIL532_LP70_3
all_dpin_pins,XXDDR_DQ_IL532_NIL532_LP70_4
all_dpin_pins,XXDDR_DQ_IL532_NIL532_LP70_5
all_dpin_pins,XXDDR_DQ_IL532_NIL532_LP70_6
all_dpin_pins,XXDDR_DQ_IL532_NIL532_LP70_7
all_dpin_pins,XXDDR_DQ_IL533_NIL533_LP71_0
all_dpin_pins,XXDDR_DQ_IL533_NIL533_LP71_1
all_dpin_pins,XXDDR_DQ_IL533_NIL533_LP71_2
all_dpin_pins,XXDDR_DQ_IL533_NIL533_LP71_3
all_dpin_pins,XXDDR_DQ_IL533_NIL533_LP71_4
all_dpin_pins,XXDDR_DQ_IL533_NIL533_LP71_5
all_dpin_pins,XXDDR_DQ_IL533_NIL533_LP71_6
all_dpin_pins,XXDDR_DQ_IL533_NIL533_LP71_7
all_dpin_pins,XXDDR_DQS_IL500_NIL500_LP00_N
all_dpin_pins,XXDDR_DQS_IL500_NIL500_LP00_P
all_dpin_pins,XXDDR_DQS_IL501_NIL501_LP01_N
all_dpin_pins,XXDDR_DQS_IL501_NIL501_LP01_P
all_dpin_pins,XXDDR_DQS_IL502_NIL510_LP20_N
all_dpin_pins,XXDDR_DQS_IL502_NIL510_LP20_P
all_dpin_pins,XXDDR_DQS_IL503_NIL511_LP21_N
all_dpin_pins,XXDDR_DQS_IL503_NIL511_LP21_P
all_dpin_pins,XXDDR_DQS_IL510_NIL502_LP10_N
all_dpin_pins,XXDDR_DQS_IL510_NIL502_LP10_P
all_dpin_pins,XXDDR_DQS_IL511_NIL503_LP11_N
all_dpin_pins,XXDDR_DQS_IL511_NIL503_LP11_P
all_dpin_pins,XXDDR_DQS_IL512_NIL512_LP30_N
all_dpin_pins,XXDDR_DQS_IL512_NIL512_LP30_P
all_dpin_pins,XXDDR_DQS_IL513_NIL513_LP31_N
all_dpin_pins,XXDDR_DQS_IL513_NIL513_LP31_P
all_dpin_pins,XXDDR_DQS_IL520_NIL520_LP40_N
all_dpin_pins,XXDDR_DQS_IL520_NIL520_LP40_P
all_dpin_pins,XXDDR_DQS_IL521_NIL521_LP41_N
all_dpin_pins,XXDDR_DQS_IL521_NIL521_LP41_P
all_dpin_pins,XXDDR_DQS_IL522_NIL530_LP60_N
all_dpin_pins,XXDDR_DQS_IL522_NIL530_LP60_P
all_dpin_pins,XXDDR_DQS_IL523_NIL531_LP61_N
all_dpin_pins,XXDDR_DQS_IL523_NIL531_LP61_P
all_dpin_pins,XXDDR_DQS_IL530_NIL522_LP50_N
all_dpin_pins,XXDDR_DQS_IL530_NIL522_LP50_P
all_dpin_pins,XXDDR_DQS_IL531_NIL523_LP51_N
all_dpin_pins,XXDDR_DQS_IL531_NIL523_LP51_P
all_dpin_pins,XXDDR_DQS_IL532_NIL532_LP70_N
all_dpin_pins,XXDDR_DQS_IL532_NIL532_LP70_P
all_dpin_pins,XXDDR_DQS_IL533_NIL533_LP71_N
all_dpin_pins,XXDDR_DQS_IL533_NIL533_LP71_P
all_dpin_pins,XXDDR_NC_0CA11_1CS0_1CA3
all_dpin_pins,XXDDR_NC_0CA9_0CS0_0CA3
all_dpin_pins,XXDDR_NC_1CA0_3CS0_3CA3
all_dpin_pins,XXDDR_NC_1CA3_2CS0_2CA3
all_dpin_pins,XXDDR_NC_1CA6_3CA3_3CS0
all_dpin_pins,XXDDR_NC_1CA7_2CA3_2CS0
all_dpin_pins,XXDDR_NC_2CA1_5CA4_5CS1
all_dpin_pins,XXDDR_NC_2CA11_5CS0_5CA3
all_dpin_pins,XXDDR_NC_2CA9_4CS0_4CA3
all_dpin_pins,XXDDR_NC_3CA6_7CA3_7CS0
all_dpin_pins,XXDDR_NC_3CA7_6CA3_6CS0
all_dpin_pins,XXDDR_NC_NC_4CA4_4CS1
all_dpin_pins,XXDDR_VIEW_0
all_dpin_pins,XXDDR_VIEW_1
all_dpin_pins,XXDDR_WCK_NC_NC_LP00_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP00_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP01_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP01_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP10_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP10_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP11_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP11_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP20_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP20_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP21_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP21_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP30_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP30_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP31_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP31_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP40_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP40_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP41_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP41_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP50_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP50_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP51_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP51_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP60_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP60_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP61_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP61_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP70_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP70_P
all_dpin_pins,XXDDR_WCK_NC_NC_LP71_N
all_dpin_pins,XXDDR_WCK_NC_NC_LP71_P
all_dpin_pins,XXDDSP_HPDA
all_dpin_pins,XXDRAM_RESET_N
all_dpin_pins,XXEDM_BASE
all_dpin_pins,XXEDM_BASE_CPU_GND
all_dpin_pins,XXEDM_COMPUTE_DIE
all_dpin_pins,XXEDM_CPU
all_dpin_pins,XXEDM_SOC
all_dpin_pins,XXEDM_SOC_GND
all_dpin_pins,XXEPD_ON_CPU_IN
all_dpin_pins,XXEPD_ON_GCD_IN
all_dpin_pins,XXEPD_ON_OUT
all_dpin_pins,XXFUSE_TM_IO_0
all_dpin_pins,XXFUSE_TM_IO_1
all_dpin_pins,XXFUSE_TM_IO_2
all_dpin_pins,XXFUSE_TM_IO_3
all_dpin_pins,XXGCD_BGR_TRIM_REF
all_dpin_pins,XXGCD_BGR_VIEWANA_0
all_dpin_pins,XXGCD_BGR_VIEWANA_1
all_dpin_pins,XXEDM_GCD
all_dpin_pins,XXEDM_GND_GCD_SRT
all_dpin_pins,XXGCD_HVM_EPD_ON
all_dpin_pins,XXGCD_HVM_MODE
all_dpin_pins,XXGCD_RESERVED_0
all_dpin_pins,XXGCD_RESERVED_1
all_dpin_pins,XXGCD_TP_DATA_OUT_0
all_dpin_pins,XXGCD_TP_DATA_OUT_1
all_dpin_pins,XXGCD_TP_DATA_OUT_2
all_dpin_pins,XXGCD_TP_DATA_OUT_3
all_dpin_pins,XXGCD_TP_DATA_OUT_4
all_dpin_pins,XXGCD_TP_DATA_OUT_5
all_dpin_pins,XXGCD_TP_DATA_OUT_6
all_dpin_pins,XXGCD_TP_DATA_OUT_7
all_dpin_pins,XXGCD_TP_DATA_IN_0
all_dpin_pins,XXGCD_TP_DATA_IN_1
all_dpin_pins,XXGCD_TP_DATA_IN_2
all_dpin_pins,XXGCD_TP_DATA_IN_3
all_dpin_pins,XXGCD_TP_DATA_IN_4
all_dpin_pins,XXGCD_TP_DATA_IN_5
all_dpin_pins,XXGCD_TP_DATA_IN_6
all_dpin_pins,XXGCD_TP_DATA_IN_7
all_dpin_pins,XXGCD_VIEW_ANA_IN_0
all_dpin_pins,XXGCD_VIEW_ANA_IN_1
all_dpin_pins,XXGCD_VIEW_ANA_IN_2
all_dpin_pins,XXGCD_VIEW_ANA_OUT_0
all_dpin_pins,XXGCD_VIEW_ANA_OUT_1
all_dpin_pins,XXGCD_VIEW_DIG_OUT_0
all_dpin_pins,XXGCD_VIEW_DIG_OUT_1
all_dpin_pins,XXGCD_VIEW_DIG_OUT_2
all_dpin_pins,XXGPP_A_0_ESPI_IO_0
all_dpin_pins,XXGPP_A_1_ESPI_IO_1
all_dpin_pins,XXGPP_A_10_OSSE_SMLALERT_B
all_dpin_pins,XXGPP_A_11
all_dpin_pins,XXGPP_A_12
all_dpin_pins,XXGPP_A_13_ESPI_CS1_B
all_dpin_pins,XXGPP_A_14_ADR_COMPLETE
all_dpin_pins,XXGPP_A_15_DNX_FORCE_RELOAD
all_dpin_pins,XXGPP_A_16_ESPI_CS2_B
all_dpin_pins,XXGPP_A_17_ESPI_CS3_B
all_dpin_pins,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
all_dpin_pins,XXGPP_A_3_ESPI_IO_3_PRIACK_B
all_dpin_pins,XXGPP_A_4_ESPI_CS0_B
all_dpin_pins,XXGPP_A_5_ESPI_CLK
all_dpin_pins,XXGPP_A_6_ESPI_RESET_B
all_dpin_pins,XXGPP_A_7
all_dpin_pins,XXGPP_A_8_OSSE_SMLCLK
all_dpin_pins,XXGPP_A_9_OSSE_SMLDATA
all_dpin_pins,XXGPP_B_0_USBC_SMLCLK
all_dpin_pins,XXGPP_B_1_USBC_SMLDATA
all_dpin_pins,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
all_dpin_pins,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
all_dpin_pins,XXGPP_B_12_SLP_S0_B
all_dpin_pins,XXGPP_B_13_PLTRST_B
all_dpin_pins,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
all_dpin_pins,XXGPP_B_15_USB2_OC3_B
all_dpin_pins,XXGPP_B_16_TBT_LSX1_OE
all_dpin_pins,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
all_dpin_pins,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
all_dpin_pins,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
all_dpin_pins,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
all_dpin_pins,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
all_dpin_pins,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
all_dpin_pins,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
all_dpin_pins,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
all_dpin_pins,XXGPP_B_24_ESPI_ALERT0_B
all_dpin_pins,XXGPP_B_25_ESPI_ALERT1_B
all_dpin_pins,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
all_dpin_pins,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
all_dpin_pins,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
all_dpin_pins,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
all_dpin_pins,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
all_dpin_pins,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
all_dpin_pins,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
all_dpin_pins,XXGPP_C_0_SMBCLK
all_dpin_pins,XXGPP_C_1_SMBDATA
all_dpin_pins,XXGPP_C_10_SRCCLKREQ1_B
all_dpin_pins,XXGPP_C_11_SRCCLKREQ2_B
all_dpin_pins,XXGPP_C_12_SRCCLKREQ3_B
all_dpin_pins,XXGPP_C_13_SRCCLKREQ4_B
all_dpin_pins,XXGPP_C_14_SRCCLKREQ5_B
all_dpin_pins,XXGPP_C_15
all_dpin_pins,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
all_dpin_pins,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
all_dpin_pins,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
all_dpin_pins,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
all_dpin_pins,XXGPP_C_2_SMBALERT_B
all_dpin_pins,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
all_dpin_pins,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
all_dpin_pins,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
all_dpin_pins,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
all_dpin_pins,XXGPP_C_3_SML0CLK
all_dpin_pins,XXGPP_C_4_SML0DATA
all_dpin_pins,XXGPP_C_5_SML0ALERT_B
all_dpin_pins,XXGPP_C_6_SML1CLK
all_dpin_pins,XXGPP_C_7_SML1DATA
all_dpin_pins,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
all_dpin_pins,XXGPP_C_9_SRCCLKREQ0_B
all_dpin_pins,XXGPP_D_0_IMGCLKOUT_1
all_dpin_pins,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
all_dpin_pins,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
all_dpin_pins,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
all_dpin_pins,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
all_dpin_pins,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
all_dpin_pins,XXGPP_D_14_TBT_LSX3_OE
all_dpin_pins,XXGPP_D_15
all_dpin_pins,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
all_dpin_pins,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
all_dpin_pins,XXGPP_D_18_SRCCLKREQ6_B
all_dpin_pins,XXGPP_D_19_TBT_LSX0_OE
all_dpin_pins,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
all_dpin_pins,XXGPP_D_20_SRCCLKREQ7_B
all_dpin_pins,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
all_dpin_pins,XXGPP_D_22_BPKI3C_SDA
all_dpin_pins,XXGPP_D_23_BPKI3C_SCL
all_dpin_pins,XXGPP_D_24_ESPI_ALERT2_B
all_dpin_pins,XXGPP_D_25_ESPI_ALERT3_B
all_dpin_pins,XXGPP_D_3_CPU_GP_1
all_dpin_pins,XXGPP_D_4_IMGCLKOUT_0
all_dpin_pins,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
all_dpin_pins,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
all_dpin_pins,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
all_dpin_pins,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
all_dpin_pins,XXGPP_D_9_I2S_MCLK1_OUT
all_dpin_pins,XXGPP_E_0
all_dpin_pins,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
all_dpin_pins,XXGPP_E_10
all_dpin_pins,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
all_dpin_pins,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
all_dpin_pins,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
all_dpin_pins,XXGPP_E_14_THC0_SPI1_IO_2
all_dpin_pins,XXGPP_E_15_THC0_SPI1_IO_3
all_dpin_pins,XXGPP_E_16_THC0_SPI1_RST_B
all_dpin_pins,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
all_dpin_pins,XXGPP_E_18_THC0_SPI1_INT_B
all_dpin_pins,XXGPP_E_19_PMC_I2C_SDA
all_dpin_pins,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
all_dpin_pins,XXGPP_E_20_PMC_I2C_SCL
all_dpin_pins,XXGPP_E_21_PMCALERT_B
all_dpin_pins,XXGPP_E_22_THC0_SPI1_DSYNC
all_dpin_pins,XXGPP_E_3_CPU_GP_0
all_dpin_pins,XXGPP_E_4
all_dpin_pins,XXGPP_E_5_ISH_GP_7
all_dpin_pins,XXGPP_E_6
all_dpin_pins,XXGPP_E_7_DDPA_CTRLCLK
all_dpin_pins,XXGPP_E_8_DDPA_CTRLDATA
all_dpin_pins,XXGPP_E_9_USB2_OC0_B
all_dpin_pins,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
all_dpin_pins,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
all_dpin_pins,XXGPP_F_10_A_ISH_GP_6
all_dpin_pins,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
all_dpin_pins,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
all_dpin_pins,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
all_dpin_pins,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
all_dpin_pins,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
all_dpin_pins,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
all_dpin_pins,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
all_dpin_pins,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
all_dpin_pins,XXGPP_F_19
all_dpin_pins,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
all_dpin_pins,XXGPP_F_20
all_dpin_pins,XXGPP_F_21
all_dpin_pins,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
all_dpin_pins,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
all_dpin_pins,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
all_dpin_pins,XXGPP_F_4_CNV_RF_RESET_B
all_dpin_pins,XXGPP_F_5_CRF_CLKREQ
all_dpin_pins,XXGPP_F_6_CNV_PA_BLANKING
all_dpin_pins,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
all_dpin_pins,XXGPP_F_8_FUSA_DIAGTEST_MODE
all_dpin_pins,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
all_dpin_pins,XXGPP_H_0
all_dpin_pins,XXGPP_H_1
all_dpin_pins,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
all_dpin_pins,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
all_dpin_pins,XXGPP_H_12
all_dpin_pins,XXGPP_H_13_CPU_C10_GATE_B
all_dpin_pins,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
all_dpin_pins,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
all_dpin_pins,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
all_dpin_pins,XXGPP_H_17_MIC_MUTE_LED
all_dpin_pins,XXGPP_H_18
all_dpin_pins,XXGPP_H_19_I2C0_SDA_I3C0_SDA
all_dpin_pins,XXGPP_H_2
all_dpin_pins,XXGPP_H_20_I2C0_SCL_I3C0_SCL
all_dpin_pins,XXGPP_H_21_I2C1_SDA_I3C1_SDA
all_dpin_pins,XXGPP_H_22_I2C1_SCL_I3C1_SCL
all_dpin_pins,XXGPP_H_23_ESPI_CS4_B
all_dpin_pins,XXGPP_H_24_ESPI_ALERT4_B
all_dpin_pins,XXGPP_H_3_MIC_MUTE
all_dpin_pins,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
all_dpin_pins,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
all_dpin_pins,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
all_dpin_pins,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
all_dpin_pins,XXGPP_H_8_UART0_RXD
all_dpin_pins,XXGPP_H_9_UART0_TXD
all_dpin_pins,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
all_dpin_pins,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
all_dpin_pins,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
all_dpin_pins,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
all_dpin_pins,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
all_dpin_pins,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
all_dpin_pins,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
all_dpin_pins,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
all_dpin_pins,XXGPP_V_0_BATLOW_B
all_dpin_pins,XXGPP_V_1_AC_PRESENT
all_dpin_pins,XXGPP_V_10_LANPHYPC
all_dpin_pins,XXGPP_V_11_SLP_LAN_B
all_dpin_pins,XXGPP_V_12_WAKE_B
all_dpin_pins,XXGPP_V_13_CATERR_B
all_dpin_pins,XXGPP_V_14_FORCEPR_B
all_dpin_pins,XXGPP_V_15_THERMTRIP_B
all_dpin_pins,XXGPP_V_16_VCCST_EN
all_dpin_pins,XXGPP_V_17
all_dpin_pins,XXGPP_V_2_SOC_WAKE_B
all_dpin_pins,XXGPP_V_3_PWRBTN_B
all_dpin_pins,XXGPP_V_4_SLP_S3_B
all_dpin_pins,XXGPP_V_5_SLP_S4_B
all_dpin_pins,XXGPP_V_6_SLP_A_B
all_dpin_pins,XXGPP_V_7_SUSCLK
all_dpin_pins,XXGPP_V_8_SLP_WLAN_B
all_dpin_pins,XXGPP_V_9_SLP_S5_B
all_dpin_pins,XXHPTP_CPU_RX_0
all_dpin_pins,XXHPTP_CPU_RX_1
all_dpin_pins,XXHPTP_CPU_RX_10
all_dpin_pins,XXHPTP_CPU_RX_11
all_dpin_pins,XXHPTP_CPU_RX_12
all_dpin_pins,XXHPTP_CPU_RX_13
all_dpin_pins,XXHPTP_CPU_RX_14
all_dpin_pins,XXHPTP_CPU_RX_15
all_dpin_pins,XXHPTP_CPU_RX_2
all_dpin_pins,XXHPTP_CPU_RX_3
all_dpin_pins,XXHPTP_CPU_RX_4
all_dpin_pins,XXHPTP_CPU_RX_5
all_dpin_pins,XXHPTP_CPU_RX_6
all_dpin_pins,XXHPTP_CPU_RX_7
all_dpin_pins,XXHPTP_CPU_RX_8
all_dpin_pins,XXHPTP_CPU_RX_9
all_dpin_pins,XXHPTP_CPU_TX_0
all_dpin_pins,XXHPTP_CPU_TX_1
all_dpin_pins,XXHPTP_CPU_TX_10
all_dpin_pins,XXHPTP_CPU_TX_11
all_dpin_pins,XXHPTP_CPU_TX_12
all_dpin_pins,XXHPTP_CPU_TX_13
all_dpin_pins,XXHPTP_CPU_TX_14
all_dpin_pins,XXHPTP_CPU_TX_15
all_dpin_pins,XXHPTP_CPU_TX_2
all_dpin_pins,XXHPTP_CPU_TX_3
all_dpin_pins,XXHPTP_CPU_TX_4
all_dpin_pins,XXHPTP_CPU_TX_5
all_dpin_pins,XXHPTP_CPU_TX_6
all_dpin_pins,XXHPTP_CPU_TX_7
all_dpin_pins,XXHPTP_CPU_TX_8
all_dpin_pins,XXHPTP_CPU_TX_9
all_dpin_pins,XXHPTP_PCD_CLK
all_dpin_pins,XXHPTP_PCD_CTL
all_dpin_pins,XXHPTP_PCD_RX_0
all_dpin_pins,XXHPTP_PCD_RX_1
all_dpin_pins,XXHPTP_PCD_RX_2
all_dpin_pins,XXHPTP_PCD_RX_3
all_dpin_pins,XXHPTP_PCD_RX_4
all_dpin_pins,XXHPTP_PCD_RX_5
all_dpin_pins,XXHPTP_PCD_RX_6
all_dpin_pins,XXHPTP_PCD_RX_7
all_dpin_pins,XXHPTP_PCD_TX_0
all_dpin_pins,XXHPTP_PCD_TX_1
all_dpin_pins,XXHPTP_PCD_TX_2
all_dpin_pins,XXHPTP_PCD_TX_3
all_dpin_pins,XXHPTP_PCD_TX_4
all_dpin_pins,XXHPTP_PCD_TX_5
all_dpin_pins,XXHPTP_PCD_TX_6
all_dpin_pins,XXHPTP_PCD_TX_7
all_dpin_pins,XXHVMBCLK
all_dpin_pins,XXHVMMODE
all_dpin_pins,XXINTRUDER_B
all_dpin_pins,XXJTAG_CPU_MBPB_0
all_dpin_pins,XXJTAG_CPU_MBPB_1
all_dpin_pins,XXJTAG_CPU_MBPB_2
all_dpin_pins,XXJTAG_CPU_TDI
all_dpin_pins,XXJTAG_CPU_TDO
all_dpin_pins,XXJTAG_CPU_TMS
all_dpin_pins,XXJTAG_CPU_TRSTB
all_dpin_pins,XXJTAG_GCD_TDI
all_dpin_pins,XXJTAG_GCD_TDO
all_dpin_pins,XXJTAG_GCD_TMS
all_dpin_pins,XXJTAG_GCD_TRSTB
all_dpin_pins,XXJTAG_PCD_TCK
all_dpin_pins,XXJTAG_PCD_TDI
all_dpin_pins,XXJTAG_PCD_TDO
all_dpin_pins,XXJTAG_PCD_TMS
all_dpin_pins,XXJTAG_PCD_TRST_B
all_dpin_pins,XXL_BKLTCTL
all_dpin_pins,XXL_BKLTEN
all_dpin_pins,XXL_VDDEN
all_dpin_pins,XXMBPB_0
all_dpin_pins,XXMBPB_1
all_dpin_pins,XXMBPB_2
all_dpin_pins,XXMBPB_3
all_dpin_pins,XXMLK_CLK
all_dpin_pins,XXMLK_DATA
all_dpin_pins,XXMLK_RST_B
all_dpin_pins,XXOBS0MON_ISCLK
all_dpin_pins,XXOBS1MON_ISCLK
all_dpin_pins,XXOSSEFUSE_TM_IO_0
all_dpin_pins,XXOSSEFUSE_TM_IO_1
all_dpin_pins,XXOSSEFUSE_TM_IO_2
all_dpin_pins,XXOSSEFUSE_TM_IO_3
all_dpin_pins,XXPCH_PWROK
all_dpin_pins,XXPCIE_GEN4_1_LAN_0_RX_N
all_dpin_pins,XXPCIE_GEN4_1_LAN_0_RX_P
all_dpin_pins,XXPCIE_GEN4_1_LAN_0_TX_N
all_dpin_pins,XXPCIE_GEN4_1_LAN_0_TX_P
all_dpin_pins,XXPCIE_GEN4_2_RX_N
all_dpin_pins,XXPCIE_GEN4_2_RX_P
all_dpin_pins,XXPCIE_GEN4_2_TX_N
all_dpin_pins,XXPCIE_GEN4_2_TX_P
all_dpin_pins,XXPCIE_GEN4_3_RX_N
all_dpin_pins,XXPCIE_GEN4_3_RX_P
all_dpin_pins,XXPCIE_GEN4_3_TX_N
all_dpin_pins,XXPCIE_GEN4_3_TX_P
all_dpin_pins,XXPCIE_GEN4_4_RX_N
all_dpin_pins,XXPCIE_GEN4_4_RX_P
all_dpin_pins,XXPCIE_GEN4_4_TX_N
all_dpin_pins,XXPCIE_GEN4_4_TX_P
all_dpin_pins,XXPCIE_GEN4_5_RX_N
all_dpin_pins,XXPCIE_GEN4_5_RX_P
all_dpin_pins,XXPCIE_GEN4_5_TX_N
all_dpin_pins,XXPCIE_GEN4_5_TX_P
all_dpin_pins,XXPCIE_GEN4_6_RX_N
all_dpin_pins,XXPCIE_GEN4_6_RX_P
all_dpin_pins,XXPCIE_GEN4_6_TX_N
all_dpin_pins,XXPCIE_GEN4_6_TX_P
all_dpin_pins,XXPCIE_GEN4_7_RX_N
all_dpin_pins,XXPCIE_GEN4_7_RX_P
all_dpin_pins,XXPCIE_GEN4_7_TX_N
all_dpin_pins,XXPCIE_GEN4_7_TX_P
all_dpin_pins,XXPCIE_GEN4_8_RX_N
all_dpin_pins,XXPCIE_GEN4_8_RX_P
all_dpin_pins,XXPCIE_GEN4_8_TX_N
all_dpin_pins,XXPCIE_GEN4_8_TX_P
all_dpin_pins,XXPCIE_GEN5_1_RX_N
all_dpin_pins,XXPCIE_GEN5_1_RX_P
all_dpin_pins,XXPCIE_GEN5_1_TX_N
all_dpin_pins,XXPCIE_GEN5_1_TX_P
all_dpin_pins,XXPCIE_GEN5_10_RX_N
all_dpin_pins,XXPCIE_GEN5_10_RX_P
all_dpin_pins,XXPCIE_GEN5_10_TX_N
all_dpin_pins,XXPCIE_GEN5_10_TX_P
all_dpin_pins,XXPCIE_GEN5_11_RX_N
all_dpin_pins,XXPCIE_GEN5_11_RX_P
all_dpin_pins,XXPCIE_GEN5_11_TX_N
all_dpin_pins,XXPCIE_GEN5_11_TX_P
all_dpin_pins,XXPCIE_GEN5_12_RX_N
all_dpin_pins,XXPCIE_GEN5_12_RX_P
all_dpin_pins,XXPCIE_GEN5_12_TX_N
all_dpin_pins,XXPCIE_GEN5_12_TX_P
all_dpin_pins,XXPCIE_GEN5_2_RX_N
all_dpin_pins,XXPCIE_GEN5_2_RX_P
all_dpin_pins,XXPCIE_GEN5_2_TX_N
all_dpin_pins,XXPCIE_GEN5_2_TX_P
all_dpin_pins,XXPCIE_GEN5_3_RX_N
all_dpin_pins,XXPCIE_GEN5_3_RX_P
all_dpin_pins,XXPCIE_GEN5_3_TX_N
all_dpin_pins,XXPCIE_GEN5_3_TX_P
all_dpin_pins,XXPCIE_GEN5_4_RX_N
all_dpin_pins,XXPCIE_GEN5_4_RX_P
all_dpin_pins,XXPCIE_GEN5_4_TX_N
all_dpin_pins,XXPCIE_GEN5_4_TX_P
all_dpin_pins,XXPCIE_GEN5_5_RX_N
all_dpin_pins,XXPCIE_GEN5_5_RX_P
all_dpin_pins,XXPCIE_GEN5_5_TX_N
all_dpin_pins,XXPCIE_GEN5_5_TX_P
all_dpin_pins,XXPCIE_GEN5_6_RX_N
all_dpin_pins,XXPCIE_GEN5_6_RX_P
all_dpin_pins,XXPCIE_GEN5_6_TX_N
all_dpin_pins,XXPCIE_GEN5_6_TX_P
all_dpin_pins,XXPCIE_GEN5_7_RX_N
all_dpin_pins,XXPCIE_GEN5_7_RX_P
all_dpin_pins,XXPCIE_GEN5_7_TX_N
all_dpin_pins,XXPCIE_GEN5_7_TX_P
all_dpin_pins,XXPCIE_GEN5_8_RX_N
all_dpin_pins,XXPCIE_GEN5_8_RX_P
all_dpin_pins,XXPCIE_GEN5_8_TX_N
all_dpin_pins,XXPCIE_GEN5_8_TX_P
all_dpin_pins,XXPCIE_GEN5_9_RX_N
all_dpin_pins,XXPCIE_GEN5_9_RX_P
all_dpin_pins,XXPCIE_GEN5_9_TX_N
all_dpin_pins,XXPCIE_GEN5_9_TX_P
all_dpin_pins,XXPCIE4A_RCOMP
all_dpin_pins,XXPCIE4B_RCOMP
all_dpin_pins,XXPCIE5_RCOMP
all_dpin_pins,XXPCIE5_REF_PAD_CLK_N
all_dpin_pins,XXPCIE5_REF_PAD_CLK_P
all_dpin_pins,XXPCIE5A_RCOMP
all_dpin_pins,XXPECI
all_dpin_pins,XXPRDY_B
all_dpin_pins,XXPREQ_B
all_dpin_pins,XXRSMRST_SOC_B
all_dpin_pins,XXRTCX1__DP
all_dpin_pins,XXRTCX2
all_dpin_pins,XXRTEST_B
all_dpin_pins,XXSKTOCC_B
all_dpin_pins,XXSNDW_RCOMP
all_dpin_pins,XXSPI0_CLK
all_dpin_pins,XXSPI0_FLASH_0_CS_B
all_dpin_pins,XXSPI0_FLASH_1_CS_B
all_dpin_pins,XXSPI0_IO_2
all_dpin_pins,XXSPI0_IO_3
all_dpin_pins,XXSPI0_MISO_IO_1
all_dpin_pins,XXSPI0_MOSI_IO_0
all_dpin_pins,XXSPI0_TPM_CS_B
all_dpin_pins,XXSRTCRST_B
all_dpin_pins,XXSTEP_MON
all_dpin_pins,XXSYS_PWROK
all_dpin_pins,XXSYS_RESET_B
all_dpin_pins,XXTMUX1108_1
all_dpin_pins,XXTMUX1108_10
all_dpin_pins,XXTMUX1108_11
all_dpin_pins,XXTMUX1108_12
all_dpin_pins,XXTMUX1108_13
all_dpin_pins,XXTMUX1108_14
all_dpin_pins,XXTMUX1108_15
all_dpin_pins,XXTMUX1108_16
all_dpin_pins,XXTMUX1108_17
all_dpin_pins,XXTMUX1108_18
all_dpin_pins,XXTMUX1108_19
all_dpin_pins,XXTMUX1108_2
all_dpin_pins,XXTMUX1108_20
all_dpin_pins,XXTMUX1108_21
all_dpin_pins,XXTMUX1108_22
all_dpin_pins,XXTMUX1108_23
all_dpin_pins,XXTMUX1108_24
all_dpin_pins,XXTMUX1108_25
all_dpin_pins,XXTMUX1108_26
all_dpin_pins,XXTMUX1108_27
all_dpin_pins,XXTMUX1108_3
all_dpin_pins,XXTMUX1108_4
all_dpin_pins,XXTMUX1108_5
all_dpin_pins,XXTMUX1108_6
all_dpin_pins,XXTMUX1108_7
all_dpin_pins,XXTMUX1108_8
all_dpin_pins,XXTMUX1108_9
all_dpin_pins,XXTYPEC_0_AUXPAD_N
all_dpin_pins,XXTYPEC_0_AUXPAD_P
all_dpin_pins,XXTYPEC_0_TX0_N
all_dpin_pins,XXTYPEC_0_TX0_P
all_dpin_pins,XXTYPEC_0_TX1_N
all_dpin_pins,XXTYPEC_0_TX1_P
all_dpin_pins,XXTYPEC_0_TXRX0_N
all_dpin_pins,XXTYPEC_0_TXRX0_P
all_dpin_pins,XXTYPEC_0_TXRX1_N
all_dpin_pins,XXTYPEC_0_TXRX1_P
all_dpin_pins,XXTYPEC_1_AUXPAD_N
all_dpin_pins,XXTYPEC_1_AUXPAD_P
all_dpin_pins,XXTYPEC_1_TX0_N
all_dpin_pins,XXTYPEC_1_TX0_P
all_dpin_pins,XXTYPEC_1_TX1_N
all_dpin_pins,XXTYPEC_1_TX1_P
all_dpin_pins,XXTYPEC_1_TXRX0_N
all_dpin_pins,XXTYPEC_1_TXRX0_P
all_dpin_pins,XXTYPEC_1_TXRX1_N
all_dpin_pins,XXTYPEC_1_TXRX1_P
all_dpin_pins,XXTYPEC_2_AUXPAD_N
all_dpin_pins,XXTYPEC_2_AUXPAD_P
all_dpin_pins,XXTYPEC_2_TX0_N
all_dpin_pins,XXTYPEC_2_TX0_P
all_dpin_pins,XXTYPEC_2_TX1_N
all_dpin_pins,XXTYPEC_2_TX1_P
all_dpin_pins,XXTYPEC_2_TXRX0_N
all_dpin_pins,XXTYPEC_2_TXRX0_P
all_dpin_pins,XXTYPEC_2_TXRX1_N
all_dpin_pins,XXTYPEC_2_TXRX1_P
all_dpin_pins,XXTYPEC_3_AUXPAD_N
all_dpin_pins,XXTYPEC_3_AUXPAD_P
all_dpin_pins,XXTYPEC_3_TX0_N
all_dpin_pins,XXTYPEC_3_TX0_P
all_dpin_pins,XXTYPEC_3_TX1_N
all_dpin_pins,XXTYPEC_3_TX1_P
all_dpin_pins,XXTYPEC_3_TXRX0_N
all_dpin_pins,XXTYPEC_3_TXRX0_P
all_dpin_pins,XXTYPEC_3_TXRX1_N
all_dpin_pins,XXTYPEC_3_TXRX1_P
all_dpin_pins,XXTYPEC_RCOMP
all_dpin_pins,XXUFS_0_RX_Y_TX_N
all_dpin_pins,XXUFS_0_RX_Y_TX_P
all_dpin_pins,XXUFS_1_RX_Y_TX_N
all_dpin_pins,XXUFS_1_RX_Y_TX_P
all_dpin_pins,XXUFS_RCOMP
all_dpin_pins,XXUSB2_1_N
all_dpin_pins,XXUSB2_1_P
all_dpin_pins,XXUSB2_2_N
all_dpin_pins,XXUSB2_2_P
all_dpin_pins,XXUSB2_3_N
all_dpin_pins,XXUSB2_3_P
all_dpin_pins,XXUSB2_4_N
all_dpin_pins,XXUSB2_4_P
all_dpin_pins,XXUSB2_5_N
all_dpin_pins,XXUSB2_5_P
all_dpin_pins,XXUSB2_6_N
all_dpin_pins,XXUSB2_6_P
all_dpin_pins,XXUSB2_7_N
all_dpin_pins,XXUSB2_7_P
all_dpin_pins,XXUSB2_8_N
all_dpin_pins,XXUSB2_8_P
all_dpin_pins,XXUSB2A_ID
all_dpin_pins,XXUSB2A_RCOMP
all_dpin_pins,XXUSB2B_ID
all_dpin_pins,XXUSB2B_RCOMP
all_dpin_pins,XXUSB3_1_RX_N
all_dpin_pins,XXUSB3_1_RX_P
all_dpin_pins,XXUSB3_1_TX_N
all_dpin_pins,XXUSB3_1_TX_P
all_dpin_pins,XXUSB3_2_RX_N
all_dpin_pins,XXUSB3_2_RX_P
all_dpin_pins,XXUSB3_2_TX_N
all_dpin_pins,XXUSB3_2_TX_P
all_dpin_pins,XXUSB3_RCOMP
all_dpin_pins,XXVCC_CCF_0_DLVR_OUT
all_dpin_pins,XXVCC_ECORE_0_DLVR_OUT
all_dpin_pins,XXVCC_ECORE_1_DLVR_OUT
all_dpin_pins,XXVCC_PCORE_0_DLVR_OUT
all_dpin_pins,XXVCC_PCORE_1_DLVR_OUT
all_dpin_pins,XXVCC_PCORE_2_DLVR_OUT
all_dpin_pins,XXVCC_PCORE_3_DLVR_OUT
all_dpin_pins,XXVCCDE_DLVR_OUT
all_dpin_pins,XXVCCINFVNN_DLVR_OUT
all_dpin_pins,XXVCCIPU_DLVR_OUT
all_dpin_pins,XXVCCMEDIA_DLVR_OUT
all_dpin_pins,XXVCCMEMSS_DLVR_OUT
all_dpin_pins,XXVCCVPU_DLVR_OUT
all_dpin_pins,XXVDD2PWRGOOD_IN_CPU
all_dpin_pins,XXVDD2PWRGOOD_OUT_SOC
all_dpin_pins,XXVIDALERT_B
all_dpin_pins,XXVIDSCK
all_dpin_pins,XXVIDSOUT
all_dpin_pins,XXVIEWCLK_0
all_dpin_pins,XXVIEWCLK_1
all_dpin_pins,XXXTAL_IN
all_dpin_pins,XXXTAL_OUT
all_dpin_pins,XXTRIG_SMB2
all_dpin_pins,XXTRIG_SMB3
all_dpin_pins,XXTRIG_SMB4
all_dpin_pins,XXTRIG_SMB5
all_dpin_pins,XXLGCSPARE0
all_dpin_pins,XXLGCSPARE1
all_dpin_pins,TP_VCCSA_MEMSSDLVR
all_dpin_pins,TP_VCCST_BSIN
all_dpin_pins,XXPTL_MTL_B
all_dpin_pins,TP_VCCIA_CORE3
all_dpin_pins,TP_VCCDD2_BS_LEFT
all_dpin_pins,TP_VCCIO_ATOM1_NORTH
all_dpin_pins,TP_VCCST_ATOM1_NORTH
all_dpin_pins,XDP_CPU_ENABLE
all_dpin_pins,XDP_PCD_ENABLE
all_clock_pins_no_stf,XXHPTP_CPU_CLK_RX_0__EC
all_clock_pins_no_stf,XXHPTP_CPU_CLK_RX_1__EC
all_clock_pins_no_stf,XXJTAG_CPU_TCK__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_0_N__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_0_P__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_1_N__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_1_P__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_2_N__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_2_P__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_3_N__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_3_P__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_4_N__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_4_P__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_5_N__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_5_P__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_6_N__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_6_P__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_7_N__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_7_P__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_8_N__EC
all_clock_pins_no_stf,XXCLKOUT_SOC_8_P__EC
all_clock_pins_no_stf,XXGCD_TP_CLK_IN__EC
all_clock_pins_no_stf,XXHPTP_PCD_CLK__EC
all_clock_pins_no_stf,XXJTAG_GCD_TCK__EC
all_clock_pins_no_stf,XXJTAG_PCD_TCK__EC
all_clock_pins_no_stf,XXPCIE5_REF_PAD_CLK_N__EC
all_clock_pins_no_stf,XXPCIE5_REF_PAD_CLK_P__EC
all_clock_pins_no_stf,XXRTCX1__EC
all_clock_pins_no_stf,XXSSN_IN_CLK__EC
all_clock_pins_no_stf,XXSSN_OUTIN_CLK__EC
all_clock_pins_no_stf,XXTAMCLK__EC
all_clock_pins_no_stf,XXXTAL_IN__EC
all_clock_pins_no_stf,XXXTAL_OUT__EC
vtarget_group,XXVTARGET_0
vtarget_group,XXVTARGET_1
ddr_clk_n,XXDDR_0CLK1N_1CLK0N_2CLKN_2CLKN
ddr_clk_n,XXDDR_3CLK0N_2CLK1N_5CLKN_5CLKN
ddr_clk_p,XXDDR_3CLK0P_2CLK1P_5CLKP_5CLKP
ddr_clk_p,XXDDR_0CLK1P_1CLK0P_2CLKP_2CLKP
ddr_cmd,XXDDR_NC_1CA3_2CS0_2CA3
ddr_cmd,XXDDR_NC_2CA11_5CS0_5CA3
ddr_cmd,XXDDR_3CA10_2CA5_5CA2_5CA2
ddr_cmd,XXDDR_3CA11_2CA0_5CA5_5CA1
ddr_cmd,XXDDR_3CA12_2CS0_5CA6_5CA0
ddr_cmd,XXDDR_3CA5_2CA12_5CA0_5CA6
ddr_cmd,XXDDR_3CA7_2CA6_5CS1_5CA4
ddr_cmd,XXDDR_3CA8_2CA10_5CA1_5CA5
ddr_cmd,XXDDR_0CA10_1CA8_2CA2_2CA2
ddr_cmd,XXDDR_0CA11_NC_2CA0_2CA6
ddr_cmd,XXDDR_0CA12_1CA2_2CA1_2CA5
ddr_cmd,XXDDR_0CA6_NC_2CA6_2CA0
ddr_cmd,XXDDR_0CA7_1CA9_2CA5_2CA1
ddr_cmd,XXDDR_0CA9_1CA4_2CS1_2CA4
ddr_cs_cke,XXDDR_3CA9_2CS1_5CA3_5CS0
ddr_cs_cke,XXDDR_0CA8_NC_2CA4_2CS1
ddr_cs_cke,XXDDR_NC_1CA7_2CA3_2CS0
ddr_cs_cke,XXDDR_NC_2CA1_5CA4_5CS1
ddr_dq,XXDDR_DQ_IL500_NIL500_LP00_0
ddr_dq,XXDDR_DQ_IL500_NIL500_LP00_1
ddr_dq,XXDDR_DQ_IL500_NIL500_LP00_2
ddr_dq,XXDDR_DQ_IL500_NIL500_LP00_3
ddr_dq,XXDDR_DQ_IL500_NIL500_LP00_4
ddr_dq,XXDDR_DQ_IL500_NIL500_LP00_5
ddr_dq,XXDDR_DQ_IL500_NIL500_LP00_6
ddr_dq,XXDDR_DQ_IL500_NIL500_LP00_7
ddr_dq,XXDDR_DQ_IL533_NIL533_LP71_0
ddr_dq,XXDDR_DQ_IL533_NIL533_LP71_1
ddr_dq,XXDDR_DQ_IL533_NIL533_LP71_2
ddr_dq,XXDDR_DQ_IL533_NIL533_LP71_3
ddr_dq,XXDDR_DQ_IL533_NIL533_LP71_4
ddr_dq,XXDDR_DQ_IL533_NIL533_LP71_5
ddr_dq,XXDDR_DQ_IL533_NIL533_LP71_6
ddr_dq,XXDDR_DQ_IL533_NIL533_LP71_7
ddr_dqs_n,XXDDR_DQS_IL500_NIL500_LP00_N
ddr_dqs_n,XXDDR_DQS_IL533_NIL533_LP71_N
ddr_dqs_p,XXDDR_DQS_IL500_NIL500_LP00_P
ddr_dqs_p,XXDDR_DQS_IL533_NIL533_LP71_P
ddr_wck_n,XXDDR_WCK_NC_NC_LP00_N
ddr_wck_n,XXDDR_WCK_NC_NC_LP71_N
ddr_wck_p,XXDDR_WCK_NC_NC_LP00_P
ddr_wck_p,XXDDR_WCK_NC_NC_LP71_P
canary_fuse_lvl,ZZCPU_FUSE_SORT_TIEOFF_SRT_0
canary_fuse_lvl,ZZCPU_FUSE_SORT_TIEOFF_SRT_1
canary_fuse_lvl,ZZCPU_FUSE_SORT_TIEOFF_SRT_2
view_pins_lvl,XXVIEWPWR_0
view_pins_lvl,XXVIEWPWR_1
view_pins_lvl,XXDDR_ANA_VIEW
view_pins_lvl,XXDDR_VIEW_0
view_pins_lvl,XXDDR_VIEW_1
view_pins_lvl,XXGCD_VIEW_ANA_IN_0
view_pins_lvl,XXGCD_VIEW_ANA_IN_1
view_pins_lvl,XXGCD_VIEW_ANA_IN_2
view_pins_lvl,XXGCD_VIEW_ANA_OUT_0
view_pins_lvl,XXGCD_VIEW_ANA_OUT_1
view_pins_lvl,XXGCD_VIEW_DIG_OUT_0
view_pins_lvl,XXGCD_VIEW_DIG_OUT_1
view_pins_lvl,XXGCD_VIEW_DIG_OUT_2
view_pins_lvl,XXVIEWCLK_0
view_pins_lvl,XXVIEWCLK_1
soc_ufs_tx_0p77,XXUFS_0_RX_Y_TX_N
soc_ufs_tx_0p77,XXUFS_0_RX_Y_TX_P
soc_ufs_tx_0p77,XXUFS_1_RX_Y_TX_N
soc_ufs_tx_0p77,XXUFS_1_RX_Y_TX_P
soc_usb3_rx_0p77,XXUSB3_1_RX_N
soc_usb3_rx_0p77,XXUSB3_1_RX_P
soc_usb3_rx_0p77,XXUSB3_2_RX_N
soc_usb3_rx_0p77,XXUSB3_2_RX_P
soc_usb3_tx_0p77,XXUSB3_1_TX_N
soc_usb3_tx_0p77,XXUSB3_1_TX_P
soc_usb3_tx_0p77,XXUSB3_2_TX_N
soc_usb3_tx_0p77,XXUSB3_2_TX_P
soc_pcie_rx_0p77,XXPCIE_GEN4_1_LAN_0_RX_N
soc_pcie_rx_0p77,XXPCIE_GEN4_1_LAN_0_RX_P
soc_pcie_rx_0p77,XXPCIE_GEN4_2_RX_N
soc_pcie_rx_0p77,XXPCIE_GEN4_2_RX_P
soc_pcie_rx_0p77,XXPCIE_GEN4_3_RX_N
soc_pcie_rx_0p77,XXPCIE_GEN4_3_RX_P
soc_pcie_rx_0p77,XXPCIE_GEN4_4_RX_N
soc_pcie_rx_0p77,XXPCIE_GEN4_4_RX_P
soc_pcie_rx_0p77,XXPCIE_GEN4_5_RX_N
soc_pcie_rx_0p77,XXPCIE_GEN4_5_RX_P
soc_pcie_rx_0p77,XXPCIE_GEN4_6_RX_N
soc_pcie_rx_0p77,XXPCIE_GEN4_6_RX_P
soc_pcie_rx_0p77,XXPCIE_GEN4_7_RX_N
soc_pcie_rx_0p77,XXPCIE_GEN4_7_RX_P
soc_pcie_rx_0p77,XXPCIE_GEN4_8_RX_N
soc_pcie_rx_0p77,XXPCIE_GEN4_8_RX_P
soc_pcie_tx_0p77,XXPCIE_GEN4_1_LAN_0_TX_N
soc_pcie_tx_0p77,XXPCIE_GEN4_1_LAN_0_TX_P
soc_pcie_tx_0p77,XXPCIE_GEN4_2_TX_N
soc_pcie_tx_0p77,XXPCIE_GEN4_2_TX_P
soc_pcie_tx_0p77,XXPCIE_GEN4_3_TX_N
soc_pcie_tx_0p77,XXPCIE_GEN4_3_TX_P
soc_pcie_tx_0p77,XXPCIE_GEN4_4_TX_N
soc_pcie_tx_0p77,XXPCIE_GEN4_4_TX_P
soc_pcie_tx_0p77,XXPCIE_GEN4_5_TX_N
soc_pcie_tx_0p77,XXPCIE_GEN4_5_TX_P
soc_pcie_tx_0p77,XXPCIE_GEN4_6_TX_N
soc_pcie_tx_0p77,XXPCIE_GEN4_6_TX_P
soc_pcie_tx_0p77,XXPCIE_GEN4_7_TX_N
soc_pcie_tx_0p77,XXPCIE_GEN4_7_TX_P
soc_pcie_tx_0p77,XXPCIE_GEN4_8_TX_N
soc_pcie_tx_0p77,XXPCIE_GEN4_8_TX_P
soc_cnvi_tx_1p25,XXCNV_WR_Y_WT_CLK_N
soc_cnvi_tx_1p25,XXCNV_WR_Y_WT_CLK_P
soc_cnvi_tx_1p25,XXCNV_WR_Y_WT_D0_N
soc_cnvi_tx_1p25,XXCNV_WR_Y_WT_D0_P
soc_cnvi_tx_1p25,XXCNV_WR_Y_WT_D1_N
soc_cnvi_tx_1p25,XXCNV_WR_Y_WT_D1_P
pcd_cnvi_dphy_clk_pins,XXCNV_WR_Y_WT_CLK_N
pcd_cnvi_dphy_clk_pins,XXCNV_WR_Y_WT_CLK_P
pcd_cnvi_dphy_p_pins,XXCNV_WR_Y_WT_D0_P
pcd_cnvi_dphy_p_pins,XXCNV_WR_Y_WT_D1_P
pcd_cnvi_dphy_n_pins,XXCNV_WR_Y_WT_D0_N
pcd_cnvi_dphy_n_pins,XXCNV_WR_Y_WT_D1_N
soc_usb_all,XXUSB2_1_N
soc_usb_all,XXUSB2_1_P
soc_usb_all,XXUSB2_2_N
soc_usb_all,XXUSB2_2_P
soc_usb_all,XXUSB2_3_N
soc_usb_all,XXUSB2_3_P
soc_usb_all,XXUSB2_4_N
soc_usb_all,XXUSB2_4_P
soc_usb_all,XXUSB2_5_N
soc_usb_all,XXUSB2_5_P
soc_usb_all,XXUSB2_6_N
soc_usb_all,XXUSB2_6_P
soc_usb_all,XXUSB2_7_N
soc_usb_all,XXUSB2_7_P
soc_usb_all,XXUSB2_8_N
soc_usb_all,XXUSB2_8_P
soc_tcss_all,XXTYPEC_0_AUXPAD_N
soc_tcss_all,XXTYPEC_0_AUXPAD_P
soc_tcss_all,XXTYPEC_0_TX0_N
soc_tcss_all,XXTYPEC_0_TX0_P
soc_tcss_all,XXTYPEC_0_TX1_N
soc_tcss_all,XXTYPEC_0_TX1_P
soc_tcss_all,XXTYPEC_0_TXRX0_N
soc_tcss_all,XXTYPEC_0_TXRX0_P
soc_tcss_all,XXTYPEC_0_TXRX1_N
soc_tcss_all,XXTYPEC_0_TXRX1_P
soc_tcss_all,XXTYPEC_1_AUXPAD_N
soc_tcss_all,XXTYPEC_1_AUXPAD_P
soc_tcss_all,XXTYPEC_1_TX0_N
soc_tcss_all,XXTYPEC_1_TX0_P
soc_tcss_all,XXTYPEC_1_TX1_N
soc_tcss_all,XXTYPEC_1_TX1_P
soc_tcss_all,XXTYPEC_1_TXRX0_N
soc_tcss_all,XXTYPEC_1_TXRX0_P
soc_tcss_all,XXTYPEC_1_TXRX1_N
soc_tcss_all,XXTYPEC_1_TXRX1_P
soc_tcss_all,XXTYPEC_2_AUXPAD_N
soc_tcss_all,XXTYPEC_2_AUXPAD_P
soc_tcss_all,XXTYPEC_2_TX0_N
soc_tcss_all,XXTYPEC_2_TX0_P
soc_tcss_all,XXTYPEC_2_TX1_N
soc_tcss_all,XXTYPEC_2_TX1_P
soc_tcss_all,XXTYPEC_2_TXRX0_N
soc_tcss_all,XXTYPEC_2_TXRX0_P
soc_tcss_all,XXTYPEC_2_TXRX1_N
soc_tcss_all,XXTYPEC_2_TXRX1_P
soc_tcss_all,XXTYPEC_3_AUXPAD_N
soc_tcss_all,XXTYPEC_3_AUXPAD_P
soc_tcss_all,XXTYPEC_3_TX0_N
soc_tcss_all,XXTYPEC_3_TX0_P
soc_tcss_all,XXTYPEC_3_TX1_N
soc_tcss_all,XXTYPEC_3_TX1_P
soc_tcss_all,XXTYPEC_3_TXRX0_N
soc_tcss_all,XXTYPEC_3_TXRX0_P
soc_tcss_all,XXTYPEC_3_TXRX1_N
soc_tcss_all,XXTYPEC_3_TXRX1_P
bscan_soc_gpp_direct_connect,XXGPP_A_3_ESPI_IO_3_PRIACK_B
bscan_soc_gpp_direct_connect,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
bscan_soc_gpp_direct_connect,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
bscan_soc_gpp_direct_connect,XXGPP_C_0_SMBCLK
bscan_soc_gpp_direct_connect,XXGPP_C_1_SMBDATA
bscan_soc_gpp_direct_connect,XXGPP_C_10_SRCCLKREQ1_B
bscan_soc_gpp_direct_connect,XXGPP_C_15
bscan_soc_gpp_direct_connect,XXGPP_C_2_SMBALERT_B
bscan_soc_gpp_direct_connect,XXGPP_C_3_SML0CLK
bscan_soc_gpp_direct_connect,XXGPP_C_4_SML0DATA
bscan_soc_gpp_direct_connect,XXGPP_C_5_SML0ALERT_B
bscan_soc_gpp_direct_connect,XXGPP_D_22_BPKI3C_SDA
bscan_soc_gpp_direct_connect,XXGPP_D_23_BPKI3C_SCL
bscan_soc_gpp_direct_connect,XXGPP_E_10
bscan_soc_gpp_direct_connect,XXGPP_E_6
bscan_soc_gpp_direct_connect,XXGPP_E_9_USB2_OC0_B
bscan_soc_gpp_direct_connect,XXGPP_F_19
bscan_soc_gpp_direct_connect,XXGPP_H_2
bscan_soc_gpp_direct_connect,XXGPP_V_0_BATLOW_B
bscan_soc_gpp_direct_connect,XXGPP_V_1_AC_PRESENT
bscan_soc_gpp_direct_connect,XXGPP_V_10_LANPHYPC
bscan_soc_gpp_direct_connect,XXGPP_V_12_WAKE_B
bscan_soc_gpp_direct_connect,XXGPP_V_2_SOC_WAKE_B
bscan_soc_gpp_direct_connect,XXGPP_V_3_PWRBTN_B
bscan_soc_gpp_direct_connect,XXGPP_V_4_SLP_S3_B
bscan_soc_gpp_direct_connect,XXGPP_V_5_SLP_S4_B
bscan_soc_gpp_direct_connect,XXGPP_V_6_SLP_A_B
bscan_soc_gpp_direct_connect,XXGPP_V_7_SUSCLK
bscan_soc_gpp_direct_connect,XXGPP_V_8_SLP_WLAN_B
bscan_soc_gpp_direct_connect,XXGPP_V_9_SLP_S5_B
bscan_soc_gppa_1p8,#XXGPP_A_0_ESPI_IO_0
bscan_soc_gppa_1p8,#XXGPP_A_1_ESPI_IO_1
bscan_soc_gppa_1p8,#XXGPP_A_10_OSSE_SMLALERT_B
bscan_soc_gppa_1p8,#XXGPP_A_11
bscan_soc_gppa_1p8,#XXGPP_A_12
bscan_soc_gppa_1p8,#XXGPP_A_15_DNX_FORCE_RELOAD
bscan_soc_gppa_1p8,#XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
bscan_soc_gppa_1p8,XXGPP_A_3_ESPI_IO_3_PRIACK_B
bscan_soc_gppa_1p8,#XXGPP_A_4_ESPI_CS0_B
bscan_soc_gppa_1p8,#XXGPP_A_5_ESPI_CLK
bscan_soc_gppa_1p8,#XXGPP_A_6_ESPI_RESET_B
bscan_soc_gppa_1p8,#XXGPP_A_8_OSSE_SMLCLK
bscan_soc_gppa_1p8,#XXGPP_A_9_OSSE_SMLDATA
bscan_soc_gppb_1p8,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
bscan_soc_gppb_1p8,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
bscan_soc_gppc_1p8,XXGPP_C_0_SMBCLK
bscan_soc_gppc_1p8,XXGPP_C_1_SMBDATA
bscan_soc_gppc_1p8,XXGPP_C_10_SRCCLKREQ1_B
bscan_soc_gppc_1p8,XXGPP_C_15
bscan_soc_gppc_1p8,XXGPP_C_2_SMBALERT_B
bscan_soc_gppc_1p8,XXGPP_C_3_SML0CLK
bscan_soc_gppc_1p8,XXGPP_C_4_SML0DATA
bscan_soc_gppc_1p8,XXGPP_C_5_SML0ALERT_B
bscan_soc_gppd_1p8,XXGPP_D_22_BPKI3C_SDA
bscan_soc_gppd_1p8,XXGPP_D_23_BPKI3C_SCL
bscan_soc_gppe_1p8,XXGPP_E_10
bscan_soc_gppe_1p8,XXGPP_E_6
bscan_soc_gppe_1p8,XXGPP_E_9_USB2_OC0_B
bscan_soc_gppf_1p8,XXGPP_F_19
bscan_soc_gppf_1p8,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
bscan_soc_gpph_1p8,XXGPP_H_0
bscan_soc_gpph_1p8,XXGPP_H_1
bscan_soc_gpph_1p8,XXGPP_H_2
bscan_soc_gppv_1p8,XXGPP_V_0_BATLOW_B
bscan_soc_gppv_1p8,XXGPP_V_1_AC_PRESENT
bscan_soc_gppv_1p8,XXGPP_V_10_LANPHYPC
bscan_soc_gppv_1p8,XXGPP_V_12_WAKE_B
bscan_soc_gppv_1p8,XXGPP_V_2_SOC_WAKE_B
bscan_soc_gppv_1p8,XXGPP_V_3_PWRBTN_B
bscan_soc_gppv_1p8,XXGPP_V_4_SLP_S3_B
bscan_soc_gppv_1p8,XXGPP_V_5_SLP_S4_B
bscan_soc_gppv_1p8,XXGPP_V_6_SLP_A_B
bscan_soc_gppv_1p8,XXGPP_V_7_SUSCLK
bscan_soc_gppv_1p8,XXGPP_V_8_SLP_WLAN_B
bscan_soc_gppv_1p8,XXGPP_V_9_SLP_S5_B
all_iosf_tam_pch,XXGPP_V_1_AC_PRESENT
all_iosf_tam_pch,XXGPP_V_2_SOC_WAKE_B
all_iosf_tam_pch,XXGPP_V_3_PWRBTN_B
all_iosf_tam_pch,XXGPP_V_4_SLP_S3_B
all_iosf_tam_pch,XXGPP_V_5_SLP_S4_B
all_iosf_tam_pch,XXGPP_V_6_SLP_A_B
all_iosf_tam_pch,XXGPP_V_7_SUSCLK
all_iosf_tam_pch,XXGPP_V_8_SLP_WLAN_B
all_iosf_tam_pch,XXGPP_V_9_SLP_S5_B
all_iosf_tam_pch,XXGPP_V_10_LANPHYPC
bscan_soc_usb2_n,XXUSB2_1_N
bscan_soc_usb2_n,XXUSB2_2_N
bscan_soc_usb2_n,XXUSB2_3_N
bscan_soc_usb2_n,XXUSB2_4_N
bscan_soc_usb2_n,XXUSB2_5_N
bscan_soc_usb2_n,XXUSB2_6_N
bscan_soc_usb2_n,XXUSB2_7_N
bscan_soc_usb2_n,XXUSB2_8_N
lvl_ssn_1p8_pch_ec,XXSSN_IN_CLK__EC
lvl_ssn_1p8_pch_ec,XXSSN_OUTIN_CLK__EC
soc_tcss_tx,XXTYPEC_0_TX0_N
lvl_all_0p7_pch_minus_clks,XXDDI_A_TX_0_N
lvl_all_0p7_pch_minus_clks,XXDDI_A_TX_0_P
lvl_all_0p7_pch_minus_clks,XXDDI_A_TX_2_N
lvl_all_0p7_pch_minus_clks,XXDDI_A_TX_2_P
lvl_all_0p7_pch_minus_clks,XXEPD_ON_OUT
lvl_all_0p7_pch_minus_clks,XXOBS0MON_ISCLK
lvl_all_0p7_pch_minus_clks,XXOBS1MON_ISCLK
lvl_all_0p7_pch_minus_clks,XXPCIE_GEN4_1_LAN_0_RX_N
lvl_all_0p7_pch_minus_clks,XXPCIE_GEN4_1_LAN_0_RX_P
lvl_all_0p7_pch_minus_clks,XXPCIE_GEN4_1_LAN_0_TX_N
lvl_all_0p7_pch_minus_clks,XXPCIE_GEN4_1_LAN_0_TX_P
lvl_all_0p7_pch_minus_clks,XXPCIE_GEN5_1_RX_N
lvl_all_0p7_pch_minus_clks,XXPCIE_GEN5_1_RX_P
lvl_all_0p7_pch_minus_clks,XXPCIE_GEN5_1_TX_N
lvl_all_0p7_pch_minus_clks,XXPCIE_GEN5_1_TX_P
lvl_all_0p7_pch_minus_clks,XXTYPEC_0_AUXPAD_N
lvl_all_0p7_pch_minus_clks,XXTYPEC_0_AUXPAD_P
lvl_all_0p7_pch_minus_clks,XXTYPEC_0_TX0_N
lvl_all_0p7_pch_minus_clks,XXTYPEC_0_TX0_P
lvl_all_0p7_pch_minus_clks,XXTYPEC_0_TXRX0_N
lvl_all_0p7_pch_minus_clks,XXTYPEC_0_TXRX0_P
lvl_all_0p7_pch_minus_clks,XXTYPEC_1_AUXPAD_N
lvl_all_0p7_pch_minus_clks,XXTYPEC_1_AUXPAD_P
lvl_all_0p7_pch_minus_clks,XXTYPEC_2_AUXPAD_N
lvl_all_0p7_pch_minus_clks,XXTYPEC_2_AUXPAD_P
lvl_all_0p7_pch_minus_clks,XXTYPEC_3_AUXPAD_N
lvl_all_0p7_pch_minus_clks,XXTYPEC_3_AUXPAD_P
lvl_all_0p7_pch_minus_clks,XXUFS_1_RX_Y_TX_N
lvl_all_0p7_pch_minus_clks,XXUFS_1_RX_Y_TX_P
lvl_all_0p7_pch_minus_clks,XXUSB3_1_RX_N
lvl_all_0p7_pch_minus_clks,XXUSB3_1_RX_P
lvl_all_0p7_pch_minus_clks,XXUSB3_1_TX_N
lvl_all_0p7_pch_minus_clks,XXUSB3_1_TX_P
lvl_all_0p7_pch_minus_clks,XXVDD2PWRGOOD_OUT_SOC
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_CTL
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_RX_0
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_RX_1
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_RX_2
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_RX_3
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_RX_4
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_RX_5
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_RX_6
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_RX_7
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_TX_0
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_TX_1
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_TX_2
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_TX_3
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_TX_4
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_TX_5
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_TX_6
lvl_all_0p8_pch_minus_clks,XXHPTP_PCD_TX_7
lvl_all_1p25_pch_minus_clks,XXDBG_PMODE
lvl_all_1p25_pch_minus_clks,XXDDSP_HPDA
lvl_all_1p25_pch_minus_clks,XXEDM_SOC
lvl_all_1p25_pch_minus_clks,XXEDM_SOC_GND
lvl_all_1p25_pch_minus_clks,XXJTAG_PCD_TDI
lvl_all_1p25_pch_minus_clks,XXJTAG_PCD_TDO
lvl_all_1p25_pch_minus_clks,XXJTAG_PCD_TMS
lvl_all_1p25_pch_minus_clks,XXJTAG_PCD_TRST_B
lvl_all_1p25_pch_minus_clks,XXMBPB_0
lvl_all_1p25_pch_minus_clks,XXMBPB_1
lvl_all_1p25_pch_minus_clks,XXMBPB_2
lvl_all_1p25_pch_minus_clks,XXMBPB_3
lvl_all_1p25_pch_minus_clks,XXMLK_CLK
lvl_all_1p25_pch_minus_clks,XXMLK_DATA
lvl_all_1p25_pch_minus_clks,XXPRDY_B
lvl_all_1p25_pch_minus_clks,XXPREQ_B
lvl_all_1p25_pch_minus_clks,XXSTEP_MON
lvl_all_1p5_pch_minus_clks,XXINTRUDER_B
lvl_all_1p5_pch_minus_clks,XXPCH_PWROK
lvl_all_1p5_pch_minus_clks,XXRSMRST_SOC_B
lvl_all_1p5_pch_minus_clks,XXRTCX2
lvl_all_1p5_pch_minus_clks,XXRTEST_B
lvl_all_1p5_pch_minus_clks,XXSRTCRST_B
lvl_all_3p3_pch,XXUSB2_1_N
lvl_all_3p3_pch,XXUSB2_1_P
lvl_all_3p3_pch,XXUSB2_2_N
lvl_all_3p3_pch,XXUSB2_2_P
lvl_all_3p3_pch,XXUSB2_3_N
lvl_all_3p3_pch,XXUSB2_3_P
lvl_all_3p3_pch,XXUSB2_4_N
lvl_all_3p3_pch,XXUSB2_4_P
lvl_all_3p3_pch,XXUSB2_5_N
lvl_all_3p3_pch,XXUSB2_5_P
lvl_all_3p3_pch,XXUSB2_6_N
lvl_all_3p3_pch,XXUSB2_6_P
lvl_all_3p3_pch,XXUSB2_7_N
lvl_all_3p3_pch,XXUSB2_7_P
lvl_all_3p3_pch,XXUSB2_8_N
lvl_all_3p3_pch,XXUSB2_8_P
lvl_all_1p8_strap_pullup_pch,XXGPP_E_6
lvl_all_1p8_strap_pullup_pch,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
lvl_all_1p8_strap_pullup_pch,XXSPI0_IO_2
lvl_all_1p8_strap_pullup_pch,XXSPI0_IO_3
lvl_all_1p8_strap_pulldwn_pch,#XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
lvl_all_1p8_strap_pulldwn_pch,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
lvl_all_1p8_strap_pulldwn_pch,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
lvl_all_1p8_strap_pulldwn_pch,XXGPP_C_15
lvl_all_1p8_strap_pulldwn_pch,XXGPP_C_2_SMBALERT_B
lvl_all_1p8_strap_pulldwn_pch,XXGPP_C_5_SML0ALERT_B
lvl_all_1p8_strap_pulldwn_pch,#XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
lvl_all_1p8_strap_pulldwn_pch,XXGPP_F_19
lvl_all_1p8_strap_pulldwn_pch,#XXGPP_H_0
lvl_all_1p8_strap_pulldwn_pch,#XXGPP_H_1
lvl_all_1p8_strap_pulldwn_pch,XXGPP_H_2
pcd_bscan_gppa_v1p8_pins,XXGPP_A_0_ESPI_IO_0
pcd_bscan_gppa_v1p8_pins,XXGPP_A_1_ESPI_IO_1
pcd_bscan_gppa_v1p8_pins,XXGPP_A_10_OSSE_SMLALERT_B
pcd_bscan_gppa_v1p8_pins,XXGPP_A_11
pcd_bscan_gppa_v1p8_pins,XXGPP_A_12
pcd_bscan_gppa_v1p8_pins,XXGPP_A_13_ESPI_CS1_B
pcd_bscan_gppa_v1p8_pins,XXGPP_A_14_ADR_COMPLETE
pcd_bscan_gppa_v1p8_pins,XXGPP_A_15_DNX_FORCE_RELOAD
pcd_bscan_gppa_v1p8_pins,XXGPP_A_16_ESPI_CS2_B
pcd_bscan_gppa_v1p8_pins,XXGPP_A_17_ESPI_CS3_B
pcd_bscan_gppa_v1p8_pins,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
pcd_bscan_gppa_v1p8_pins,XXGPP_A_3_ESPI_IO_3_PRIACK_B
pcd_bscan_gppa_v1p8_pins,XXGPP_A_4_ESPI_CS0_B
pcd_bscan_gppa_v1p8_pins,XXGPP_A_5_ESPI_CLK
pcd_bscan_gppa_v1p8_pins,XXGPP_A_6_ESPI_RESET_B
pcd_bscan_gppa_v1p8_pins,XXGPP_A_7
pcd_bscan_gppa_v1p8_pins,XXGPP_A_8_OSSE_SMLCLK
pcd_bscan_gppa_v1p8_pins,XXGPP_A_9_OSSE_SMLDATA
pcd_bscan_gppb_v1p8_pins,XXGPP_B_0_USBC_SMLCLK
pcd_bscan_gppb_v1p8_pins,XXGPP_B_1_USBC_SMLDATA
pcd_bscan_gppb_v1p8_pins,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
pcd_bscan_gppb_v1p8_pins,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
pcd_bscan_gppb_v1p8_pins,XXGPP_B_12_SLP_S0_B
pcd_bscan_gppb_v1p8_pins,XXGPP_B_13_PLTRST_B
pcd_bscan_gppb_v1p8_pins,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
pcd_bscan_gppb_v1p8_pins,XXGPP_B_15_USB2_OC3_B
pcd_bscan_gppb_v1p8_pins,XXGPP_B_16_TBT_LSX1_OE
pcd_bscan_gppb_v1p8_pins,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
pcd_bscan_gppb_v1p8_pins,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
pcd_bscan_gppb_v1p8_pins,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
pcd_bscan_gppb_v1p8_pins,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
pcd_bscan_gppb_v1p8_pins,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
pcd_bscan_gppb_v1p8_pins,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
pcd_bscan_gppb_v1p8_pins,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
pcd_bscan_gppb_v1p8_pins,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
pcd_bscan_gppb_v1p8_pins,XXGPP_B_24_ESPI_ALERT0_B
pcd_bscan_gppb_v1p8_pins,XXGPP_B_25_ESPI_ALERT1_B
pcd_bscan_gppb_v1p8_pins,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
pcd_bscan_gppb_v1p8_pins,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
pcd_bscan_gppb_v1p8_pins,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
pcd_bscan_gppb_v1p8_pins,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
pcd_bscan_gppb_v1p8_pins,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
pcd_bscan_gppb_v1p8_pins,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
pcd_bscan_gppb_v1p8_pins,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
pcd_bscan_gppc_v1p8_pins,XXGPP_C_0_SMBCLK
pcd_bscan_gppc_v1p8_pins,XXGPP_C_1_SMBDATA
pcd_bscan_gppc_v1p8_pins,XXGPP_C_10_SRCCLKREQ1_B
pcd_bscan_gppc_v1p8_pins,XXGPP_C_11_SRCCLKREQ2_B
pcd_bscan_gppc_v1p8_pins,XXGPP_C_12_SRCCLKREQ3_B
pcd_bscan_gppc_v1p8_pins,XXGPP_C_13_SRCCLKREQ4_B
pcd_bscan_gppc_v1p8_pins,XXGPP_C_14_SRCCLKREQ5_B
pcd_bscan_gppc_v1p8_pins,XXGPP_C_15
pcd_bscan_gppc_v1p8_pins,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
pcd_bscan_gppc_v1p8_pins,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
pcd_bscan_gppc_v1p8_pins,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
pcd_bscan_gppc_v1p8_pins,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
pcd_bscan_gppc_v1p8_pins,XXGPP_C_2_SMBALERT_B
pcd_bscan_gppc_v1p8_pins,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
pcd_bscan_gppc_v1p8_pins,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
pcd_bscan_gppc_v1p8_pins,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
pcd_bscan_gppc_v1p8_pins,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
pcd_bscan_gppc_v1p8_pins,XXGPP_C_3_SML0CLK
pcd_bscan_gppc_v1p8_pins,XXGPP_C_4_SML0DATA
pcd_bscan_gppc_v1p8_pins,XXGPP_C_5_SML0ALERT_B
pcd_bscan_gppc_v1p8_pins,XXGPP_C_6_SML1CLK
pcd_bscan_gppc_v1p8_pins,XXGPP_C_7_SML1DATA
pcd_bscan_gppc_v1p8_pins,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
pcd_bscan_gppc_v1p8_pins,XXGPP_C_9_SRCCLKREQ0_B
pcd_bscan_gppd_v1p8_pins,XXGPP_D_0_IMGCLKOUT_1
pcd_bscan_gppd_v1p8_pins,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
pcd_bscan_gppd_v1p8_pins,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
pcd_bscan_gppd_v1p8_pins,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
pcd_bscan_gppd_v1p8_pins,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
pcd_bscan_gppd_v1p8_pins,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
pcd_bscan_gppd_v1p8_pins,XXGPP_D_14_TBT_LSX3_OE
pcd_bscan_gppd_v1p8_pins,XXGPP_D_15
pcd_bscan_gppd_v1p8_pins,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
pcd_bscan_gppd_v1p8_pins,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
pcd_bscan_gppd_v1p8_pins,XXGPP_D_18_SRCCLKREQ6_B
pcd_bscan_gppd_v1p8_pins,XXGPP_D_19_TBT_LSX0_OE
pcd_bscan_gppd_v1p8_pins,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
pcd_bscan_gppd_v1p8_pins,XXGPP_D_20_SRCCLKREQ7_B
pcd_bscan_gppd_v1p8_pins,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
pcd_bscan_gppd_v1p8_pins,XXGPP_D_22_BPKI3C_SDA
pcd_bscan_gppd_v1p8_pins,XXGPP_D_23_BPKI3C_SCL
pcd_bscan_gppd_v1p8_pins,XXGPP_D_24_ESPI_ALERT2_B
pcd_bscan_gppd_v1p8_pins,XXGPP_D_25_ESPI_ALERT3_B
pcd_bscan_gppd_v1p8_pins,XXGPP_D_3_CPU_GP_1
pcd_bscan_gppd_v1p8_pins,XXGPP_D_4_IMGCLKOUT_0
pcd_bscan_gppd_v1p8_pins,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
pcd_bscan_gppd_v1p8_pins,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
pcd_bscan_gppd_v1p8_pins,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
pcd_bscan_gppd_v1p8_pins,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
pcd_bscan_gppd_v1p8_pins,XXGPP_D_9_I2S_MCLK1_OUT
pcd_bscan_gppe_v1p8_pins,XXGPP_E_0
pcd_bscan_gppe_v1p8_pins,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
pcd_bscan_gppe_v1p8_pins,XXGPP_E_10
pcd_bscan_gppe_v1p8_pins,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
pcd_bscan_gppe_v1p8_pins,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
pcd_bscan_gppe_v1p8_pins,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
pcd_bscan_gppe_v1p8_pins,XXGPP_E_14_THC0_SPI1_IO_2
pcd_bscan_gppe_v1p8_pins,XXGPP_E_15_THC0_SPI1_IO_3
pcd_bscan_gppe_v1p8_pins,XXGPP_E_16_THC0_SPI1_RST_B
pcd_bscan_gppe_v1p8_pins,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
pcd_bscan_gppe_v1p8_pins,XXGPP_E_18_THC0_SPI1_INT_B
pcd_bscan_gppe_v1p8_pins,XXGPP_E_19_PMC_I2C_SDA
pcd_bscan_gppe_v1p8_pins,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
pcd_bscan_gppe_v1p8_pins,XXGPP_E_20_PMC_I2C_SCL
pcd_bscan_gppe_v1p8_pins,XXGPP_E_21_PMCALERT_B
pcd_bscan_gppe_v1p8_pins,XXGPP_E_22_THC0_SPI1_DSYNC
pcd_bscan_gppe_v1p8_pins,XXGPP_E_3_CPU_GP_0
pcd_bscan_gppe_v1p8_pins,XXGPP_E_4
pcd_bscan_gppe_v1p8_pins,XXGPP_E_5_ISH_GP_7
pcd_bscan_gppe_v1p8_pins,XXGPP_E_6
pcd_bscan_gppe_v1p8_pins,XXGPP_E_7_DDPA_CTRLCLK
pcd_bscan_gppe_v1p8_pins,XXGPP_E_8_DDPA_CTRLDATA
pcd_bscan_gppe_v1p8_pins,XXGPP_E_9_USB2_OC0_B
pcd_bscan_gppf_v1p8_pins,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
pcd_bscan_gppf_v1p8_pins,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
pcd_bscan_gppf_v1p8_pins,XXGPP_F_10_A_ISH_GP_6
pcd_bscan_gppf_v1p8_pins,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
pcd_bscan_gppf_v1p8_pins,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
pcd_bscan_gppf_v1p8_pins,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
pcd_bscan_gppf_v1p8_pins,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
pcd_bscan_gppf_v1p8_pins,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
pcd_bscan_gppf_v1p8_pins,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
pcd_bscan_gppf_v1p8_pins,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
pcd_bscan_gppf_v1p8_pins,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
pcd_bscan_gppf_v1p8_pins,XXGPP_F_19
pcd_bscan_gppf_v1p8_pins,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
pcd_bscan_gppf_v1p8_pins,XXGPP_F_20
pcd_bscan_gppf_v1p8_pins,XXGPP_F_21
pcd_bscan_gppf_v1p8_pins,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
pcd_bscan_gppf_v1p8_pins,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
pcd_bscan_gppf_v1p8_pins,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
pcd_bscan_gppf_v1p8_pins,XXGPP_F_4_CNV_RF_RESET_B
pcd_bscan_gppf_v1p8_pins,XXGPP_F_5_CRF_CLKREQ
pcd_bscan_gppf_v1p8_pins,XXGPP_F_6_CNV_PA_BLANKING
pcd_bscan_gppf_v1p8_pins,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
pcd_bscan_gppf_v1p8_pins,XXGPP_F_8_FUSA_DIAGTEST_MODE
pcd_bscan_gppf_v1p8_pins,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
pcd_bscan_gpph_v1p8_pins,XXGPP_H_0
pcd_bscan_gpph_v1p8_pins,XXGPP_H_1
pcd_bscan_gpph_v1p8_pins,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
pcd_bscan_gpph_v1p8_pins,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
pcd_bscan_gpph_v1p8_pins,XXGPP_H_12
pcd_bscan_gpph_v1p8_pins,XXGPP_H_13_CPU_C10_GATE_B
pcd_bscan_gpph_v1p8_pins,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
pcd_bscan_gpph_v1p8_pins,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
pcd_bscan_gpph_v1p8_pins,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
pcd_bscan_gpph_v1p8_pins,XXGPP_H_17_MIC_MUTE_LED
pcd_bscan_gpph_v1p8_pins,XXGPP_H_18
pcd_bscan_gpph_v1p8_pins,XXGPP_H_19_I2C0_SDA_I3C0_SDA
pcd_bscan_gpph_v1p8_pins,XXGPP_H_2
pcd_bscan_gpph_v1p8_pins,XXGPP_H_20_I2C0_SCL_I3C0_SCL
pcd_bscan_gpph_v1p8_pins,XXGPP_H_21_I2C1_SDA_I3C1_SDA
pcd_bscan_gpph_v1p8_pins,XXGPP_H_22_I2C1_SCL_I3C1_SCL
pcd_bscan_gpph_v1p8_pins,XXGPP_H_23_ESPI_CS4_B
pcd_bscan_gpph_v1p8_pins,XXGPP_H_24_ESPI_ALERT4_B
pcd_bscan_gpph_v1p8_pins,XXGPP_H_3_MIC_MUTE
pcd_bscan_gpph_v1p8_pins,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
pcd_bscan_gpph_v1p8_pins,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
pcd_bscan_gpph_v1p8_pins,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
pcd_bscan_gpph_v1p8_pins,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
pcd_bscan_gpph_v1p8_pins,XXGPP_H_8_UART0_RXD
pcd_bscan_gpph_v1p8_pins,XXGPP_H_9_UART0_TXD
pcd_bscan_gpps_v1p8_pins,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
pcd_bscan_gpps_v1p8_pins,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
pcd_bscan_gpps_v1p8_pins,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
pcd_bscan_gpps_v1p8_pins,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
pcd_bscan_gpps_v1p8_pins,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
pcd_bscan_gpps_v1p8_pins,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
pcd_bscan_gpps_v1p8_pins,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
pcd_bscan_gpps_v1p8_pins,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
pcd_bscan_gppv_v1p8_pins,XXGPP_V_0_BATLOW_B
pcd_bscan_gppv_v1p8_pins,XXGPP_V_1_AC_PRESENT
pcd_bscan_gppv_v1p8_pins,XXGPP_V_10_LANPHYPC
pcd_bscan_gppv_v1p8_pins,XXGPP_V_11_SLP_LAN_B
pcd_bscan_gppv_v1p8_pins,XXGPP_V_12_WAKE_B
pcd_bscan_gppv_v1p8_pins,XXGPP_V_13_CATERR_B
pcd_bscan_gppv_v1p8_pins,XXGPP_V_14_FORCEPR_B
pcd_bscan_gppv_v1p8_pins,XXGPP_V_15_THERMTRIP_B
pcd_bscan_gppv_v1p8_pins,XXGPP_V_16_VCCST_EN
pcd_bscan_gppv_v1p8_pins,XXGPP_V_17
pcd_bscan_gppv_v1p8_pins,XXGPP_V_2_SOC_WAKE_B
pcd_bscan_gppv_v1p8_pins,XXGPP_V_3_PWRBTN_B
pcd_bscan_gppv_v1p8_pins,XXGPP_V_4_SLP_S3_B
pcd_bscan_gppv_v1p8_pins,XXGPP_V_5_SLP_S4_B
pcd_bscan_gppv_v1p8_pins,XXGPP_V_6_SLP_A_B
pcd_bscan_gppv_v1p8_pins,XXGPP_V_7_SUSCLK
pcd_bscan_gppv_v1p8_pins,XXGPP_V_8_SLP_WLAN_B
pcd_bscan_gppv_v1p8_pins,XXGPP_V_9_SLP_S5_B
pcd_bscan_mlk_125_pins,XXMLK_CLK
pcd_bscan_mlk_125_pins,XXMLK_DATA
pcd_bscan_mlk_18_pins,XXMLK_RST_B
pcd_bscan_spi_pins,XXSPI0_CLK
pcd_bscan_spi_pins,XXSPI0_FLASH_0_CS_B
pcd_bscan_spi_pins,XXSPI0_FLASH_1_CS_B
pcd_bscan_spi_pins,XXSPI0_IO_2
pcd_bscan_spi_pins,XXSPI0_IO_3
pcd_bscan_spi_pins,XXSPI0_MISO_IO_1
pcd_bscan_spi_pins,XXSPI0_MOSI_IO_0
pcd_bscan_spi_pins,XXSPI0_TPM_CS_B
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_8_P_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_8_N_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_7_P_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_7_N_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_6_P_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_6_N_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_5_P_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_5_N_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_4_P_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_4_N_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_3_P_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_3_N_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_2_P_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_2_N_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_1_P_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_1_N_DP
pcd_bscan_isclk_v0p77_pins,XXCLKOUT_SOC_0_P_DP
legacy_controllers,XXBOOTHALT_B
legacy_controllers,XXINTRUDER_B
legacy_controllers,XXSYS_RESET_B
legacy_controllers,XXL_BKLTCTL
legacy_controllers,XXL_BKLTEN
legacy_controllers,XXL_VDDEN
soc_spi_tx_pins,XXSPI0_MOSI_IO_0
soc_spi_tx_pins,XXSPI0_IO_2
soc_spi_tx_pins,XXSPI0_IO_3
soc_spi_rx_pins,XXSPI0_MISO_IO_1
soc_spi_clk_pins,XXSPI0_CLK
soc_spi_misc_pins,XXSPI0_FLASH_0_CS_B
soc_spi_misc_pins,XXSPI0_FLASH_1_CS_B
soc_spi_misc_pins,XXSPI0_TPM_CS_B
misc_controllers_pins,XXBOOTHALT_B
misc_controllers_pins,XXSYS_PWROK
misc_controllers_pins,XXSYS_RESET_B
misc_controllers_pins,XXL_BKLTCTL
misc_controllers_pins,XXL_BKLTEN
misc_controllers_pins,XXL_VDDEN
soc_spi_tx,XXSPI0_MOSI_IO_0
soc_spi_tx,XXSPI0_IO_2
soc_spi_tx,XXSPI0_IO_3
soc_spi_rx,XXSPI0_MISO_IO_1
soc_spi_clk,XXSPI0_CLK
soc_spi_misc,XXSPI0_FLASH_0_CS_B
soc_spi_misc,XXSPI0_FLASH_1_CS_B
soc_spi_misc,XXSPI0_TPM_CS_B
misc_controllers,XXBOOTHALT_B
misc_controllers,XXSYS_PWROK
misc_controllers,XXSYS_RESET_B
misc_controllers,XXL_BKLTCTL
misc_controllers,XXL_BKLTEN
misc_controllers,XXL_VDDEN
bscan_soc_jtag_1p25,XXMBPB_0
bscan_soc_jtag_1p25,XXMBPB_1
bscan_soc_jtag_1p25,XXMBPB_2
bscan_soc_jtag_1p25,XXMBPB_3
bscan_soc_jtag_1p25,XXPRDY_B
bscan_soc_jtag_1p25,XXPREQ_B
bscan_soc_isclk_0p77,XXCLKOUT_SOC_0_N_DP
bscan_soc_isclk_0p77,XXCLKOUT_SOC_0_P_DP
bscan_soc_isclk_0p77,XXCLKOUT_SOC_1_N_DP
bscan_soc_isclk_0p77,XXCLKOUT_SOC_1_P_DP
bscan_soc_isclk_0p77,XXCLKOUT_SOC_2_N_DP
bscan_soc_isclk_0p77,XXCLKOUT_SOC_2_P_DP
bscan_soc_isclk_0p77,XXCLKOUT_SOC_3_N_DP
bscan_soc_isclk_0p77,XXCLKOUT_SOC_3_P_DP
bscan_soc_isclk_0p77,XXCLKOUT_SOC_4_N_DP
bscan_soc_isclk_0p77,XXCLKOUT_SOC_4_P_DP
bscan_soc_isclk_0p77,XXCLKOUT_SOC_5_N_DP
bscan_soc_isclk_0p77,XXCLKOUT_SOC_5_P_DP
bscan_preq_prdy_1p25,XXPRDY_B
bscan_preq_prdy_1p25,XXPREQ_B
bscan_soc_prdy_preq,XXPRDY_B
bscan_soc_prdy_preq,XXPREQ_B
JTAG_MLK,XXMBPB_0
JTAG_MLK,XXMBPB_1
JTAG_MLK,XXMBPB_2
JTAG_MLK,XXMBPB_3
JTAG_MLK,XXMLK_CLK
JTAG_MLK,XXMLK_DATA
bscan_soc_spi,#XXSPI0_CLK
bscan_soc_spi,#XXSPI0_FLASH_0_CS_B
bscan_soc_spi,#XXSPI0_FLASH_1_CS_B
bscan_soc_spi,XXSPI0_IO_2
bscan_soc_spi,XXSPI0_IO_3
bscan_soc_spi,#XXSPI0_MISO_IO_1
bscan_soc_spi,#XXSPI0_MOSI_IO_0
bscan_soc_spi,#XXSPI0_TPM_CS_B
soc_bscan_mlk_125,XXMLK_CLK
soc_bscan_mlk_125,XXMLK_DATA
soc_bscan_mlk_18,XXMLK_RST_B
soc_lkg_intruder_b,XXINTRUDER_B
probe_timl,XXPRDY_B
probe_timl,XXPREQ_B
SYS_SPI,XXBOOTHALT_B
SYS_SPI,XXL_BKLTCTL
SYS_SPI,XXL_BKLTEN
SYS_SPI,XXL_VDDEN
SYS_SPI,XXSPI0_CLK
SYS_SPI,XXSPI0_FLASH_0_CS_B
SYS_SPI,XXSPI0_FLASH_1_CS_B
SYS_SPI,XXSPI0_IO_2
SYS_SPI,XXSPI0_IO_3
SYS_SPI,XXSPI0_MISO_IO_1
SYS_SPI,XXSPI0_MOSI_IO_0
SYS_SPI,XXSPI0_TPM_CS_B
SYS_SPI,XXSYS_RESET_B
GPP_GRP2_ADEF,XXGPP_A_0_ESPI_IO_0
GPP_GRP2_ADEF,XXGPP_A_1_ESPI_IO_1
GPP_GRP2_ADEF,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
GPP_GRP2_ADEF,XXGPP_A_3_ESPI_IO_3_PRIACK_B
GPP_GRP2_ADEF,XXGPP_A_5_ESPI_CLK
GPP_GRP2_ADEF,XXGPP_D_22_BPKI3C_SDA
GPP_GRP2_ADEF,XXGPP_D_23_BPKI3C_SCL
GPP_GRP2_ADEF,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
GPP_GRP2_ADEF,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
GPP_GRP2_ADEF,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
GPP_GRP2_ADEF,XXGPP_E_14_THC0_SPI1_IO_2
GPP_GRP2_ADEF,XXGPP_E_15_THC0_SPI1_IO_3
GPP_GRP2_ADEF,XXGPP_E_16_THC0_SPI1_RST_B
GPP_GRP2_ADEF,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
GPP_GRP2_ADEF,XXGPP_E_18_THC0_SPI1_INT_B
GPP_GRP2_ADEF,XXGPP_E_22_THC0_SPI1_DSYNC
GPP_GRP2_ADEF,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
GPP_GRP2_ADEF,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
GPP_GRP2_ADEF,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
GPP_GRP2_ADEF,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
GPP_GRP2_ADEF,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
GPP_GRP2_ADEF,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
GPP_GRP2_ADEF,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
GPP_GRP2_ADEF,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
GPP_GRP2_ADEF,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
GPP_GRP2_ADEF,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
GPP_GRP2_ADEF,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
GPP_GRP1_ABCDEFHV,XXGPP_A_4_ESPI_CS0_B
GPP_GRP1_ABCDEFHV,XXGPP_A_6_ESPI_RESET_B
GPP_GRP1_ABCDEFHV,XXGPP_A_8_OSSE_SMLCLK
GPP_GRP1_ABCDEFHV,XXGPP_A_9_OSSE_SMLDATA
GPP_GRP1_ABCDEFHV,XXGPP_A_10_OSSE_SMLALERT_B
GPP_GRP1_ABCDEFHV,XXGPP_A_11
GPP_GRP1_ABCDEFHV,XXGPP_A_12
GPP_GRP1_ABCDEFHV,XXGPP_A_15_DNX_FORCE_RELOAD
GPP_GRP1_ABCDEFHV,XXGPP_B_0_USBC_SMLCLK
GPP_GRP1_ABCDEFHV,XXGPP_B_1_USBC_SMLDATA
GPP_GRP1_ABCDEFHV,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
GPP_GRP1_ABCDEFHV,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
GPP_GRP1_ABCDEFHV,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
GPP_GRP1_ABCDEFHV,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
GPP_GRP1_ABCDEFHV,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
GPP_GRP1_ABCDEFHV,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
GPP_GRP1_ABCDEFHV,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
GPP_GRP1_ABCDEFHV,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
GPP_GRP1_ABCDEFHV,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
GPP_GRP1_ABCDEFHV,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
GPP_GRP1_ABCDEFHV,XXGPP_B_12_SLP_S0_B
GPP_GRP1_ABCDEFHV,XXGPP_B_13_PLTRST_B
GPP_GRP1_ABCDEFHV,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
GPP_GRP1_ABCDEFHV,XXGPP_B_16_TBT_LSX1_OE
GPP_GRP1_ABCDEFHV,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
GPP_GRP1_ABCDEFHV,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
GPP_GRP1_ABCDEFHV,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
GPP_GRP1_ABCDEFHV,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
GPP_GRP1_ABCDEFHV,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
GPP_GRP1_ABCDEFHV,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
GPP_GRP1_ABCDEFHV,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
GPP_GRP1_ABCDEFHV,XXGPP_C_2_SMBALERT_B
GPP_GRP1_ABCDEFHV,XXGPP_C_3_SML0CLK
GPP_GRP1_ABCDEFHV,XXGPP_C_4_SML0DATA
GPP_GRP1_ABCDEFHV,XXGPP_C_5_SML0ALERT_B
GPP_GRP1_ABCDEFHV,XXGPP_C_6_SML1CLK
GPP_GRP1_ABCDEFHV,XXGPP_C_7_SML1DATA
GPP_GRP1_ABCDEFHV,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
GPP_GRP1_ABCDEFHV,XXGPP_C_9_SRCCLKREQ0_B
GPP_GRP1_ABCDEFHV,XXGPP_C_10_SRCCLKREQ1_B
GPP_GRP1_ABCDEFHV,XXGPP_C_11_SRCCLKREQ2_B
GPP_GRP1_ABCDEFHV,XXGPP_C_12_SRCCLKREQ3_B
GPP_GRP1_ABCDEFHV,XXGPP_C_13_SRCCLKREQ4_B
GPP_GRP1_ABCDEFHV,XXGPP_C_15
GPP_GRP1_ABCDEFHV,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
GPP_GRP1_ABCDEFHV,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
GPP_GRP1_ABCDEFHV,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
GPP_GRP1_ABCDEFHV,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
GPP_GRP1_ABCDEFHV,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
GPP_GRP1_ABCDEFHV,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
GPP_GRP1_ABCDEFHV,XXGPP_D_0_IMGCLKOUT_1
GPP_GRP1_ABCDEFHV,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
GPP_GRP1_ABCDEFHV,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
GPP_GRP1_ABCDEFHV,XXGPP_D_3_CPU_GP_1
GPP_GRP1_ABCDEFHV,XXGPP_D_4_IMGCLKOUT_0
GPP_GRP1_ABCDEFHV,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
GPP_GRP1_ABCDEFHV,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
GPP_GRP1_ABCDEFHV,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
GPP_GRP1_ABCDEFHV,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
GPP_GRP1_ABCDEFHV,XXGPP_D_9_I2S_MCLK1_OUT
GPP_GRP1_ABCDEFHV,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
GPP_GRP1_ABCDEFHV,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
GPP_GRP1_ABCDEFHV,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
GPP_GRP1_ABCDEFHV,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
GPP_GRP1_ABCDEFHV,XXGPP_D_14_TBT_LSX3_OE
GPP_GRP1_ABCDEFHV,XXGPP_D_15
GPP_GRP1_ABCDEFHV,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
GPP_GRP1_ABCDEFHV,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
GPP_GRP1_ABCDEFHV,XXGPP_D_18_SRCCLKREQ6_B
GPP_GRP1_ABCDEFHV,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
GPP_GRP1_ABCDEFHV,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
GPP_GRP1_ABCDEFHV,XXGPP_E_3_CPU_GP_0
GPP_GRP1_ABCDEFHV,XXGPP_E_4
GPP_GRP1_ABCDEFHV,XXGPP_E_5_ISH_GP_7
GPP_GRP1_ABCDEFHV,XXGPP_E_6
GPP_GRP1_ABCDEFHV,XXGPP_E_7_DDPA_CTRLCLK
GPP_GRP1_ABCDEFHV,XXGPP_E_8_DDPA_CTRLDATA
GPP_GRP1_ABCDEFHV,XXGPP_E_9_USB2_OC0_B
GPP_GRP1_ABCDEFHV,XXGPP_E_10
GPP_GRP1_ABCDEFHV,XXGPP_E_19_PMC_I2C_SDA
GPP_GRP1_ABCDEFHV,XXGPP_E_20_PMC_I2C_SCL
GPP_GRP1_ABCDEFHV,XXGPP_E_21_PMCALERT_B
GPP_GRP1_ABCDEFHV,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
GPP_GRP1_ABCDEFHV,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
GPP_GRP1_ABCDEFHV,XXGPP_F_4_CNV_RF_RESET_B
GPP_GRP1_ABCDEFHV,XXGPP_F_5_CRF_CLKREQ
GPP_GRP1_ABCDEFHV,XXGPP_F_6_CNV_PA_BLANKING
GPP_GRP1_ABCDEFHV,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
GPP_GRP1_ABCDEFHV,XXGPP_F_8_FUSA_DIAGTEST_MODE
GPP_GRP1_ABCDEFHV,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
GPP_GRP1_ABCDEFHV,XXGPP_F_10_A_ISH_GP_6
GPP_GRP1_ABCDEFHV,XXGPP_F_19
GPP_GRP1_ABCDEFHV,XXGPP_F_20
GPP_GRP1_ABCDEFHV,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
GPP_GRP1_ABCDEFHV,XXGPP_H_0
GPP_GRP1_ABCDEFHV,XXGPP_H_1
GPP_GRP1_ABCDEFHV,XXGPP_H_2
GPP_GRP1_ABCDEFHV,XXGPP_H_3_MIC_MUTE
GPP_GRP1_ABCDEFHV,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
GPP_GRP1_ABCDEFHV,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
GPP_GRP1_ABCDEFHV,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
GPP_GRP1_ABCDEFHV,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
GPP_GRP1_ABCDEFHV,XXGPP_H_8_UART0_RXD
GPP_GRP1_ABCDEFHV,XXGPP_H_9_UART0_TXD
GPP_GRP1_ABCDEFHV,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
GPP_GRP1_ABCDEFHV,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
GPP_GRP1_ABCDEFHV,XXGPP_H_13_CPU_C10_GATE_B
GPP_GRP1_ABCDEFHV,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
GPP_GRP1_ABCDEFHV,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
GPP_GRP1_ABCDEFHV,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
GPP_GRP1_ABCDEFHV,XXGPP_H_17_MIC_MUTE_LED
GPP_GRP1_ABCDEFHV,XXGPP_H_19_I2C0_SDA_I3C0_SDA
GPP_GRP1_ABCDEFHV,XXGPP_H_20_I2C0_SCL_I3C0_SCL
GPP_GRP1_ABCDEFHV,XXGPP_H_21_I2C1_SDA_I3C1_SDA
GPP_GRP1_ABCDEFHV,XXGPP_H_22_I2C1_SCL_I3C1_SCL
GPP_GRP1_ABCDEFHV,XXGPP_V_0_BATLOW_B
GPP_GRP1_ABCDEFHV,XXGPP_V_1_AC_PRESENT
GPP_GRP1_ABCDEFHV,XXGPP_V_2_SOC_WAKE_B
GPP_GRP1_ABCDEFHV,XXGPP_V_3_PWRBTN_B
GPP_GRP1_ABCDEFHV,XXGPP_V_4_SLP_S3_B
GPP_GRP1_ABCDEFHV,XXGPP_V_5_SLP_S4_B
GPP_GRP1_ABCDEFHV,XXGPP_V_6_SLP_A_B
GPP_GRP1_ABCDEFHV,XXGPP_V_7_SUSCLK
GPP_GRP1_ABCDEFHV,XXGPP_V_8_SLP_WLAN_B
GPP_GRP1_ABCDEFHV,XXGPP_V_9_SLP_S5_B
GPP_GRP1_ABCDEFHV,XXGPP_V_10_LANPHYPC
GPP_GRP1_ABCDEFHV,XXGPP_V_11_SLP_LAN_B
GPP_GRP1_ABCDEFHV,XXGPP_V_12_WAKE_B
GPP_GRP1_ABCDEFHV,XXGPP_V_13_CATERR_B
GPP_GRP1_ABCDEFHV,XXGPP_V_14_FORCEPR_B
GPP_GRP1_ABCDEFHV,XXGPP_V_15_THERMTRIP_B
GPP_GRP1_ABCDEFHV,XXGPP_V_16_VCCST_EN
GPP_GRP1_ABCDEFHV,XXGPP_V_17
GPP,GPP_GRP2_ADEF
GPP,GPP_GRP1_ABCDEFHV
pcd_csi_all_p_pins,XXCSI_A_A0_D0_P
pcd_csi_all_p_pins,XXCSI_A_A1_D1_P
pcd_csi_all_p_pins,XXCSI_A_C0_CK_P
pcd_csi_all_p_pins,XXCSI_B_A0_D0_P
pcd_csi_all_p_pins,XXCSI_B_A1_D1_P
pcd_csi_all_p_pins,XXCSI_B_C0_CK_P
pcd_csi_all_p_pins,XXCSI_C_A0_D0_P
pcd_csi_all_p_pins,XXCSI_C_A1_D1_P
pcd_csi_all_p_pins,XXCSI_C_C0_CK_P
pcd_csi_all_n_pins,XXCSI_A_B0_D0_N
pcd_csi_all_n_pins,XXCSI_A_B1_D1_N
pcd_csi_all_n_pins,XXCSI_A_C1_CK_N
pcd_csi_all_n_pins,XXCSI_B_B0_D0_N
pcd_csi_all_n_pins,XXCSI_B_B1_D1_N
pcd_csi_all_n_pins,XXCSI_B_C1_CK_N
pcd_csi_all_n_pins,XXCSI_C_B0_D0_N
pcd_csi_all_n_pins,XXCSI_C_B1_D1_N
pcd_csi_all_n_pins,XXCSI_C_C1_CK_N
pcd_csi_a_clkrxp_pins,XXCSI_A_A0_D0_P
pcd_csi_a_clkrxp_pins,XXCSI_A_A1_D1_P
pcd_csi_a_clkrxp_pins,XXCSI_A_C0_CK_P
pcd_csi_a_clkrxn_pins,XXCSI_A_B0_D0_N
pcd_csi_a_clkrxn_pins,XXCSI_A_B1_D1_N
pcd_csi_a_clkrxn_pins,XXCSI_A_C1_CK_N
pcd_csi_b_clkrxp_pins,XXCSI_B_A0_D0_P
pcd_csi_b_clkrxp_pins,XXCSI_B_A1_D1_P
pcd_csi_b_clkrxp_pins,XXCSI_B_C0_CK_P
pcd_csi_b_clkrxn_pins,XXCSI_B_B0_D0_N
pcd_csi_b_clkrxn_pins,XXCSI_B_B1_D1_N
pcd_csi_b_clkrxn_pins,XXCSI_B_C1_CK_N
pcd_csi_c_clkrxp_pins,XXCSI_C_A0_D0_P
pcd_csi_c_clkrxp_pins,XXCSI_C_A1_D1_P
pcd_csi_c_clkrxp_pins,XXCSI_C_C0_CK_P
pcd_csi_c_clkrxn_pins,XXCSI_C_B0_D0_N
pcd_csi_c_clkrxn_pins,XXCSI_C_B1_D1_N
pcd_csi_c_clkrxn_pins,XXCSI_C_C1_CK_N
pcd_csi_a_rxp_pins,XXCSI_A_A0_D0_P
pcd_csi_a_rxp_pins,XXCSI_A_A1_D1_P
pcd_csi_a_rxn_pins,XXCSI_A_B0_D0_N
pcd_csi_a_rxn_pins,XXCSI_A_B1_D1_N
pcd_csi_b_rxp_pins,XXCSI_B_A0_D0_P
pcd_csi_b_rxp_pins,XXCSI_B_A1_D1_P
pcd_csi_b_rxn_pins,XXCSI_B_B0_D0_N
pcd_csi_b_rxn_pins,XXCSI_B_B1_D1_N
pcd_csi_c_rxp_pins,XXCSI_C_A0_D0_P
pcd_csi_c_rxp_pins,XXCSI_C_A1_D1_P
pcd_csi_c_rxn_pins,XXCSI_C_B0_D0_N
pcd_csi_c_rxn_pins,XXCSI_C_B1_D1_N
pcd_csi_a_trioa_pins,XXCSI_A_A0_D0_P
pcd_csi_a_trioa_pins,XXCSI_A_A1_D1_P
pcd_csi_b_trioa_pins,XXCSI_B_A0_D0_P
pcd_csi_b_trioa_pins,XXCSI_B_A1_D1_P
pcd_csi_c_trioa_pins,XXCSI_C_A0_D0_P
pcd_csi_c_trioa_pins,XXCSI_C_A1_D1_P
pcd_csi_a_triob_pins,XXCSI_A_B0_D0_N
pcd_csi_a_triob_pins,XXCSI_A_B1_D1_N
pcd_csi_b_triob_pins,XXCSI_B_B0_D0_N
pcd_csi_b_triob_pins,XXCSI_B_B1_D1_N
pcd_csi_c_triob_pins,XXCSI_C_B0_D0_N
pcd_csi_c_triob_pins,XXCSI_C_B1_D1_N
pcd_csi_a_trioc_pins,XXCSI_A_C0_CK_P
pcd_csi_a_trioc_pins,XXCSI_A_C1_CK_N
pcd_csi_b_trioc_pins,XXCSI_B_C0_CK_P
pcd_csi_b_trioc_pins,XXCSI_B_C1_CK_N
pcd_csi_c_trioc_pins,XXCSI_C_C0_CK_P
pcd_csi_c_trioc_pins,XXCSI_C_C1_CK_N
pcd_pcie4gbe_txp_pins,XXPCIE_GEN4_1_LAN_0_TX_P
pcd_pcie4gbe_txp_pins,XXPCIE_GEN4_2_TX_P
pcd_pcie4gbe_txp_pins,XXPCIE_GEN4_3_TX_P
pcd_pcie4gbe_txp_pins,XXPCIE_GEN4_4_TX_P
pcd_pcie4gbe_txp_pins,XXPCIE_GEN4_5_TX_P
pcd_pcie4gbe_txp_pins,XXPCIE_GEN4_6_TX_P
pcd_pcie4gbe_txp_pins,XXPCIE_GEN4_7_TX_P
pcd_pcie4gbe_txp_pins,XXPCIE_GEN4_8_TX_P
pcd_pcie4gbe_txn_pins,XXPCIE_GEN4_1_LAN_0_TX_N
pcd_pcie4gbe_txn_pins,XXPCIE_GEN4_2_TX_N
pcd_pcie4gbe_txn_pins,XXPCIE_GEN4_3_TX_N
pcd_pcie4gbe_txn_pins,XXPCIE_GEN4_4_TX_N
pcd_pcie4gbe_txn_pins,XXPCIE_GEN4_5_TX_N
pcd_pcie4gbe_txn_pins,XXPCIE_GEN4_6_TX_N
pcd_pcie4gbe_txn_pins,XXPCIE_GEN4_7_TX_N
pcd_pcie4gbe_txn_pins,XXPCIE_GEN4_8_TX_N
ddr_all_connected,XXDDR_DQ_IL510_NIL502_LP10_0
ddr_all_connected,XXDDR_DQ_IL510_NIL502_LP10_1
ddr_all_connected,XXDDR_DQ_IL510_NIL502_LP10_2
ddr_all_connected,XXDDR_DQ_IL510_NIL502_LP10_3
ddr_all_connected,XXDDR_DQ_IL510_NIL502_LP10_4
ddr_all_connected,XXDDR_DQ_IL510_NIL502_LP10_5
ddr_all_connected,XXDDR_DQ_IL510_NIL502_LP10_6
ddr_all_connected,XXDDR_DQ_IL510_NIL502_LP10_7
ddr_all_connected,XXDDR_DQ_IL523_NIL531_LP61_0
ddr_all_connected,XXDDR_DQ_IL523_NIL531_LP61_1
ddr_all_connected,XXDDR_DQ_IL523_NIL531_LP61_2
ddr_all_connected,XXDDR_DQ_IL523_NIL531_LP61_3
ddr_all_connected,XXDDR_DQ_IL523_NIL531_LP61_4
ddr_all_connected,XXDDR_DQ_IL523_NIL531_LP61_5
ddr_all_connected,XXDDR_DQ_IL523_NIL531_LP61_6
ddr_all_connected,XXDDR_DQ_IL523_NIL531_LP61_7
ddr_all_connected,XXDDR_DQ_IL500_NIL500_LP00_0
ddr_all_connected,XXDDR_DQ_IL500_NIL500_LP00_1
ddr_all_connected,XXDDR_DQ_IL500_NIL500_LP00_2
ddr_all_connected,XXDDR_DQ_IL500_NIL500_LP00_3
ddr_all_connected,XXDDR_DQ_IL500_NIL500_LP00_4
ddr_all_connected,XXDDR_DQ_IL500_NIL500_LP00_5
ddr_all_connected,XXDDR_DQ_IL500_NIL500_LP00_6
ddr_all_connected,XXDDR_DQ_IL500_NIL500_LP00_7
ddr_all_connected,XXDDR_DQ_IL533_NIL533_LP71_0
ddr_all_connected,XXDDR_DQ_IL533_NIL533_LP71_1
ddr_all_connected,XXDDR_DQ_IL533_NIL533_LP71_2
ddr_all_connected,XXDDR_DQ_IL533_NIL533_LP71_3
ddr_all_connected,XXDDR_DQ_IL533_NIL533_LP71_4
ddr_all_connected,XXDDR_DQ_IL533_NIL533_LP71_5
ddr_all_connected,XXDDR_DQ_IL533_NIL533_LP71_6
ddr_all_connected,XXDDR_DQ_IL533_NIL533_LP71_7
ddr_all_connected,XXDDR_DQ_IL503_NIL511_LP21_0
ddr_all_connected,XXDDR_DQ_IL503_NIL511_LP21_1
ddr_all_connected,XXDDR_DQ_IL503_NIL511_LP21_2
ddr_all_connected,XXDDR_DQ_IL503_NIL511_LP21_3
ddr_all_connected,XXDDR_DQ_IL503_NIL511_LP21_4
ddr_all_connected,XXDDR_DQ_IL503_NIL511_LP21_5
ddr_all_connected,XXDDR_DQ_IL503_NIL511_LP21_6
ddr_all_connected,XXDDR_DQ_IL503_NIL511_LP21_7
ddr_all_connected,XXDDR_DQ_IL530_NIL522_LP50_0
ddr_all_connected,XXDDR_DQ_IL530_NIL522_LP50_1
ddr_all_connected,XXDDR_DQ_IL530_NIL522_LP50_2
ddr_all_connected,XXDDR_DQ_IL530_NIL522_LP50_3
ddr_all_connected,XXDDR_DQ_IL530_NIL522_LP50_4
ddr_all_connected,XXDDR_DQ_IL530_NIL522_LP50_5
ddr_all_connected,XXDDR_DQ_IL530_NIL522_LP50_6
ddr_all_connected,XXDDR_DQ_IL530_NIL522_LP50_7
ddr_all_connected_n,XXDDR_DQS_IL510_NIL502_LP10_N
ddr_all_connected_n,XXDDR_DQS_IL523_NIL531_LP61_N
ddr_all_connected_n,XXDDR_DQS_IL500_NIL500_LP00_N
ddr_all_connected_n,XXDDR_DQS_IL533_NIL533_LP71_N
ddr_all_connected_n,XXDDR_DQS_IL503_NIL511_LP21_N
ddr_all_connected_n,XXDDR_DQS_IL530_NIL522_LP50_N
ddr_all_connected_p,XXDDR_DQS_IL510_NIL502_LP10_P
ddr_all_connected_p,XXDDR_DQS_IL523_NIL531_LP61_P
ddr_all_connected_p,XXDDR_DQS_IL500_NIL500_LP00_P
ddr_all_connected_p,XXDDR_DQS_IL533_NIL533_LP71_P
ddr_all_connected_p,XXDDR_DQS_IL503_NIL511_LP21_P
ddr_all_connected_p,XXDDR_DQS_IL530_NIL522_LP50_P
pcd_gpp_adef_tc_pins,XXGPP_E_10
pcd_gpp_adef_tc_pins,XXGPP_E_9_USB2_OC0_B
pcd_gpp_adef_tc_pins,XXGPP_E_6
pcd_gpp_adef_tc_pins,XXGPP_F_19
pcd_gpp_adef_tc_pins,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
pcd_gpp_adef_tc_pins,XXGPP_D_23_BPKI3C_SCL
pcd_gpp_adef_tc_pins,XXGPP_D_22_BPKI3C_SDA
pcd_gpp_adef_tc_pins,XXGPP_A_3_ESPI_IO_3_PRIACK_B
pcd_gpp_bchv_tc_pins,XXGPP_C_15
pcd_gpp_bchv_tc_pins,XXGPP_C_10_SRCCLKREQ1_B
pcd_gpp_bchv_tc_pins,XXGPP_C_5_SML0ALERT_B
pcd_gpp_bchv_tc_pins,XXGPP_C_4_SML0DATA
pcd_gpp_bchv_tc_pins,XXGPP_C_3_SML0CLK
pcd_gpp_bchv_tc_pins,XXGPP_C_2_SMBALERT_B
pcd_gpp_bchv_tc_pins,XXGPP_C_1_SMBDATA
pcd_gpp_bchv_tc_pins,XXGPP_C_0_SMBCLK
pcd_gpp_bchv_tc_pins,XXGPP_V_12_WAKE_B
pcd_gpp_bchv_tc_pins,XXGPP_V_10_LANPHYPC
pcd_gpp_bchv_tc_pins,XXGPP_V_9_SLP_S5_B
pcd_gpp_bchv_tc_pins,XXGPP_V_8_SLP_WLAN_B
pcd_gpp_bchv_tc_pins,XXGPP_V_7_SUSCLK
pcd_gpp_bchv_tc_pins,XXGPP_V_6_SLP_A_B
pcd_gpp_bchv_tc_pins,XXGPP_V_5_SLP_S4_B
pcd_gpp_bchv_tc_pins,XXGPP_V_4_SLP_S3_B
pcd_gpp_bchv_tc_pins,XXGPP_V_3_PWRBTN_B
pcd_gpp_bchv_tc_pins,XXGPP_V_2_SOC_WAKE_B
pcd_gpp_bchv_tc_pins,XXGPP_V_1_AC_PRESENT
pcd_gpp_bchv_tc_pins,XXGPP_V_0_BATLOW_B
pcd_gpp_bchv_tc_pins,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
pcd_gpp_bchv_tc_pins,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
pcd_gpp_bchv_tc_pins,XXGPP_H_2
pcd_gpp_bchv_tc_pins,XXGPP_H_1
pcd_gpp_bchv_tc_pins,XXGPP_H_0
pcd_leg_misc_tc_pins,XXBOOTHALT_B
pcd_leg_misc_tc_pins,XXRTEST_B
pcd_leg_misc_tc_pins,XXINTRUDER_B
bscan_mux_signals,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux_signals,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux_signals,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_mux_signals,XXGPP_F_4_CNV_RF_RESET_B
bscan_mux_signals,XXGPP_F_5_CRF_CLKREQ
bscan_mux_signals,XXGPP_F_6_CNV_PA_BLANKING
bscan_mux_signals,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux_signals,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux_signals,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_mux_signals,XXGPP_F_10_A_ISH_GP_6
bscan_mux_signals,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_mux_signals,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux_signals,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux_signals,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_mux_signals,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_mux_signals,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux_signals,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux_signals,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux_signals,XXGPP_F_20
bscan_mux_signals,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux_signals,XXGPP_V_13_CATERR_B
bscan_mux_signals,XXGPP_V_14_FORCEPR_B
bscan_mux_signals,XXGPP_V_15_THERMTRIP_B
bscan_mux_signals,XXGPP_V_16_VCCST_EN
bscan_mux_signals,XXGPP_C_6_SML1CLK
bscan_mux_signals,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux_signals,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux_signals,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_mux_gpp_soak_s1,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux_gpp_soak_s1,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux_gpp_soak_s1,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_mux_gpp_soak_s1,XXGPP_F_4_CNV_RF_RESET_B
bscan_mux_gpp_soak_s1,XXGPP_F_5_CRF_CLKREQ
bscan_mux_gpp_soak_s1,XXGPP_F_6_CNV_PA_BLANKING
bscan_mux_gpp_soak_s1,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux_gpp_soak_s1,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux_gpp_soak_s1,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_mux_gpp_soak_s1,XXGPP_F_10_A_ISH_GP_6
bscan_mux_gpp_soak_s1,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_mux_gpp_soak_s1,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux_gpp_soak_s1,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux_gpp_soak_s1,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_mux_gpp_soak_s1,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_mux_gpp_soak_s1,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux_gpp_soak_s1,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux_gpp_soak_s1,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux_gpp_soak_s1,XXGPP_F_20
bscan_mux_gpp_soak_s1,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux_gpp_soak_s1,XXGPP_V_13_CATERR_B
bscan_mux_gpp_soak_s1,XXGPP_V_14_FORCEPR_B
bscan_mux_gpp_soak_s1,XXGPP_V_15_THERMTRIP_B
bscan_mux_gpp_soak_s1,XXGPP_V_16_VCCST_EN
bscan_mux_gpp_soak_s1,XXGPP_C_6_SML1CLK
bscan_mux_gpp_soak_s1,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux_gpp_soak_s1,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux_gpp_soak_s1,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_mux_gpp_soak_s2,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux_gpp_soak_s2,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux_gpp_soak_s2,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_mux_gpp_soak_s2,XXGPP_F_4_CNV_RF_RESET_B
bscan_mux_gpp_soak_s2,XXGPP_F_5_CRF_CLKREQ
bscan_mux_gpp_soak_s2,XXGPP_F_6_CNV_PA_BLANKING
bscan_mux_gpp_soak_s2,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux_gpp_soak_s2,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux_gpp_soak_s2,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_mux_gpp_soak_s2,XXGPP_F_10_A_ISH_GP_6
bscan_mux_gpp_soak_s2,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_mux_gpp_soak_s2,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux_gpp_soak_s2,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux_gpp_soak_s2,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_mux_gpp_soak_s2,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux_gpp_soak_s2,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux_gpp_soak_s2,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux_gpp_soak_s2,XXGPP_V_15_THERMTRIP_B
bscan_mux_gpp_soak_s2,XXGPP_V_16_VCCST_EN
bscan_mux_gpp_soak_s2,XXGPP_C_6_SML1CLK
bscan_mux_gpp_soak_s2,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux_gpp_soak_s3,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux_gpp_soak_s3,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux_gpp_soak_s3,XXGPP_V_13_CATERR_B
bscan_mux_gpp_soak_s3,XXGPP_V_14_FORCEPR_B
bscan_mux_gpp_soak_s3,XXGPP_V_15_THERMTRIP_B
bscan_mux_gpp_soak_s3,XXGPP_C_6_SML1CLK
bscan_mux_gpp_soak_s3,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux_gpp_soak_s3,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux_gpp_soak_s4,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux_gpp_soak_s4,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux_gpp_soak_s4,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_mux_gpp_soak_s4,XXGPP_F_4_CNV_RF_RESET_B
bscan_mux_gpp_soak_s4,XXGPP_F_5_CRF_CLKREQ
bscan_mux_gpp_soak_s4,XXGPP_F_6_CNV_PA_BLANKING
bscan_mux_gpp_soak_s4,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux_gpp_soak_s4,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux_gpp_soak_s4,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_mux_gpp_soak_s4,XXGPP_F_10_A_ISH_GP_6
bscan_mux_gpp_soak_s4,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux_gpp_soak_s4,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux_gpp_soak_s4,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux_gpp_soak_s4,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux_gpp_soak_s4,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux_gpp_soak_s4,XXGPP_F_20
bscan_mux_gpp_soak_s4,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux_gpp_soak_s4,XXGPP_V_13_CATERR_B
bscan_mux_gpp_soak_s4,XXGPP_V_14_FORCEPR_B
bscan_mux_gpp_soak_s4,XXGPP_V_15_THERMTRIP_B
bscan_mux_gpp_soak_s4,XXGPP_V_16_VCCST_EN
bscan_mux_gpp_soak_s4,XXGPP_C_6_SML1CLK
bscan_mux_gpp_soak_s4,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux_gpp_soak_s4,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux_gpp_soak_s4,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_mux_gpp_soak_s5,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux_gpp_soak_s5,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux_gpp_soak_s5,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_mux_gpp_soak_s5,XXGPP_F_4_CNV_RF_RESET_B
bscan_mux_gpp_soak_s5,XXGPP_F_6_CNV_PA_BLANKING
bscan_mux_gpp_soak_s5,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux_gpp_soak_s5,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux_gpp_soak_s5,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_mux_gpp_soak_s5,XXGPP_F_10_A_ISH_GP_6
bscan_mux_gpp_soak_s5,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_mux_gpp_soak_s5,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux_gpp_soak_s5,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux_gpp_soak_s5,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_mux_gpp_soak_s5,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_mux_gpp_soak_s5,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux_gpp_soak_s5,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux_gpp_soak_s5,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux_gpp_soak_s5,XXGPP_F_20
bscan_mux_gpp_soak_s5,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux_gpp_soak_s5,XXGPP_V_13_CATERR_B
bscan_mux_gpp_soak_s5,XXGPP_V_14_FORCEPR_B
bscan_mux_gpp_soak_s5,XXGPP_V_15_THERMTRIP_B
bscan_mux_gpp_soak_s5,XXGPP_V_16_VCCST_EN
bscan_mux_gpp_soak_s5,XXGPP_C_6_SML1CLK
bscan_mux_gpp_soak_s5,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux_gpp_soak_s5,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux_gpp_soak_s5,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_mux_gpp_soak_s6,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux_gpp_soak_s6,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux_gpp_soak_s6,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_mux_gpp_soak_s6,XXGPP_F_4_CNV_RF_RESET_B
bscan_mux_gpp_soak_s6,XXGPP_F_5_CRF_CLKREQ
bscan_mux_gpp_soak_s6,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux_gpp_soak_s6,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux_gpp_soak_s6,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_mux_gpp_soak_s6,XXGPP_F_10_A_ISH_GP_6
bscan_mux_gpp_soak_s6,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_mux_gpp_soak_s6,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux_gpp_soak_s6,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux_gpp_soak_s6,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_mux_gpp_soak_s6,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_mux_gpp_soak_s6,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux_gpp_soak_s6,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux_gpp_soak_s6,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux_gpp_soak_s6,XXGPP_F_20
bscan_mux_gpp_soak_s6,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux_gpp_soak_s6,XXGPP_V_13_CATERR_B
bscan_mux_gpp_soak_s6,XXGPP_V_14_FORCEPR_B
bscan_mux_gpp_soak_s6,XXGPP_V_15_THERMTRIP_B
bscan_mux_gpp_soak_s6,XXGPP_V_16_VCCST_EN
bscan_mux_gpp_soak_s6,XXGPP_C_6_SML1CLK
bscan_mux_gpp_soak_s6,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux_gpp_soak_s6,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux_gpp_soak_s6,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_mux_gpp_soak_s7,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux_gpp_soak_s7,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux_gpp_soak_s7,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_mux_gpp_soak_s7,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux_gpp_soak_s7,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux_gpp_soak_s7,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_mux_gpp_soak_s7,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux_gpp_soak_s7,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux_gpp_soak_s7,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux_gpp_soak_s7,XXGPP_F_20
bscan_mux_gpp_soak_s7,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux_gpp_soak_s7,XXGPP_V_13_CATERR_B
bscan_mux_gpp_soak_s7,XXGPP_V_14_FORCEPR_B
bscan_mux_gpp_soak_s7,XXGPP_V_15_THERMTRIP_B
bscan_mux_gpp_soak_s7,XXGPP_V_16_VCCST_EN
bscan_mux_gpp_soak_s7,XXGPP_C_6_SML1CLK
bscan_mux_gpp_soak_s7,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux_gpp_soak_s7,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
shops_mux_gpp_soak_s1,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
shops_mux_gpp_soak_s1,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
shops_mux_gpp_soak_s1,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
shops_mux_gpp_soak_s1,XXGPP_F_4_CNV_RF_RESET_B
shops_mux_gpp_soak_s1,XXGPP_F_5_CRF_CLKREQ
shops_mux_gpp_soak_s1,XXGPP_F_6_CNV_PA_BLANKING
shops_mux_gpp_soak_s1,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
shops_mux_gpp_soak_s1,XXGPP_F_8_FUSA_DIAGTEST_MODE
shops_mux_gpp_soak_s1,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
shops_mux_gpp_soak_s1,XXGPP_F_10_A_ISH_GP_6
shops_mux_gpp_soak_s1,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
shops_mux_gpp_soak_s1,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
shops_mux_gpp_soak_s1,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
shops_mux_gpp_soak_s1,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
shops_mux_gpp_soak_s1,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
shops_mux_gpp_soak_s1,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
shops_mux_gpp_soak_s1,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
shops_mux_gpp_soak_s1,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
shops_mux_gpp_soak_s1,XXGPP_F_20
shops_mux_gpp_soak_s1,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
shops_mux_gpp_soak_s1,XXGPP_V_13_CATERR_B
shops_mux_gpp_soak_s1,XXGPP_V_14_FORCEPR_B
shops_mux_gpp_soak_s1,XXGPP_V_15_THERMTRIP_B
shops_mux_gpp_soak_s1,XXGPP_V_16_VCCST_EN
shops_mux_gpp_soak_s1,XXGPP_C_6_SML1CLK
shops_mux_gpp_soak_s1,XXGPP_E_7_DDPA_CTRLCLK
shops_mux_gpp_soak_s1,XXGPP_E_8_DDPA_CTRLDATA
shops_mux_gpp_soak_s1,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
shops_mux_gpp_soak_s2,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
shops_mux_gpp_soak_s2,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
shops_mux_gpp_soak_s2,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
shops_mux_gpp_soak_s2,XXGPP_F_4_CNV_RF_RESET_B
shops_mux_gpp_soak_s2,XXGPP_F_5_CRF_CLKREQ
shops_mux_gpp_soak_s2,XXGPP_F_6_CNV_PA_BLANKING
shops_mux_gpp_soak_s2,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
shops_mux_gpp_soak_s2,XXGPP_F_8_FUSA_DIAGTEST_MODE
shops_mux_gpp_soak_s2,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
shops_mux_gpp_soak_s2,XXGPP_F_10_A_ISH_GP_6
shops_mux_gpp_soak_s2,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
shops_mux_gpp_soak_s2,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
shops_mux_gpp_soak_s2,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
shops_mux_gpp_soak_s2,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
shops_mux_gpp_soak_s2,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
shops_mux_gpp_soak_s2,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
shops_mux_gpp_soak_s2,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
shops_mux_gpp_soak_s2,XXGPP_V_15_THERMTRIP_B
shops_mux_gpp_soak_s2,XXGPP_V_16_VCCST_EN
shops_mux_gpp_soak_s2,XXGPP_C_6_SML1CLK
shops_mux_gpp_soak_s2,XXGPP_E_7_DDPA_CTRLCLK
shops_mux_gpp_soak_s3,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
shops_mux_gpp_soak_s3,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
shops_mux_gpp_soak_s3,XXGPP_V_13_CATERR_B
shops_mux_gpp_soak_s3,XXGPP_V_14_FORCEPR_B
shops_mux_gpp_soak_s3,XXGPP_V_15_THERMTRIP_B
shops_mux_gpp_soak_s3,XXGPP_C_6_SML1CLK
shops_mux_gpp_soak_s3,XXGPP_E_7_DDPA_CTRLCLK
shops_mux_gpp_soak_s3,XXGPP_E_8_DDPA_CTRLDATA
shops_mux_gpp_soak_s4,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
shops_mux_gpp_soak_s4,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
shops_mux_gpp_soak_s4,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
shops_mux_gpp_soak_s4,XXGPP_F_4_CNV_RF_RESET_B
shops_mux_gpp_soak_s4,XXGPP_F_5_CRF_CLKREQ
shops_mux_gpp_soak_s4,XXGPP_F_6_CNV_PA_BLANKING
shops_mux_gpp_soak_s4,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
shops_mux_gpp_soak_s4,XXGPP_F_8_FUSA_DIAGTEST_MODE
shops_mux_gpp_soak_s4,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
shops_mux_gpp_soak_s4,XXGPP_F_10_A_ISH_GP_6
shops_mux_gpp_soak_s4,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
shops_mux_gpp_soak_s4,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
shops_mux_gpp_soak_s4,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
shops_mux_gpp_soak_s4,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
shops_mux_gpp_soak_s4,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
shops_mux_gpp_soak_s4,XXGPP_F_20
shops_mux_gpp_soak_s4,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
shops_mux_gpp_soak_s4,XXGPP_V_13_CATERR_B
shops_mux_gpp_soak_s4,XXGPP_V_14_FORCEPR_B
shops_mux_gpp_soak_s4,XXGPP_V_15_THERMTRIP_B
shops_mux_gpp_soak_s4,XXGPP_V_16_VCCST_EN
shops_mux_gpp_soak_s4,XXGPP_C_6_SML1CLK
shops_mux_gpp_soak_s4,XXGPP_E_7_DDPA_CTRLCLK
shops_mux_gpp_soak_s4,XXGPP_E_8_DDPA_CTRLDATA
shops_mux_gpp_soak_s4,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
shops_mux_gpp_soak_s5,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
shops_mux_gpp_soak_s5,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
shops_mux_gpp_soak_s5,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
shops_mux_gpp_soak_s5,XXGPP_F_4_CNV_RF_RESET_B
shops_mux_gpp_soak_s5,XXGPP_F_6_CNV_PA_BLANKING
shops_mux_gpp_soak_s5,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
shops_mux_gpp_soak_s5,XXGPP_F_8_FUSA_DIAGTEST_MODE
shops_mux_gpp_soak_s5,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
shops_mux_gpp_soak_s5,XXGPP_F_10_A_ISH_GP_6
shops_mux_gpp_soak_s5,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
shops_mux_gpp_soak_s5,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
shops_mux_gpp_soak_s5,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
shops_mux_gpp_soak_s5,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
shops_mux_gpp_soak_s5,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
shops_mux_gpp_soak_s5,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
shops_mux_gpp_soak_s5,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
shops_mux_gpp_soak_s5,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
shops_mux_gpp_soak_s5,XXGPP_F_20
shops_mux_gpp_soak_s5,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
shops_mux_gpp_soak_s5,XXGPP_V_13_CATERR_B
shops_mux_gpp_soak_s5,XXGPP_V_14_FORCEPR_B
shops_mux_gpp_soak_s5,XXGPP_V_15_THERMTRIP_B
shops_mux_gpp_soak_s5,XXGPP_V_16_VCCST_EN
shops_mux_gpp_soak_s5,XXGPP_C_6_SML1CLK
shops_mux_gpp_soak_s5,XXGPP_E_7_DDPA_CTRLCLK
shops_mux_gpp_soak_s5,XXGPP_E_8_DDPA_CTRLDATA
shops_mux_gpp_soak_s5,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
shops_mux_gpp_soak_s6,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
shops_mux_gpp_soak_s6,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
shops_mux_gpp_soak_s6,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
shops_mux_gpp_soak_s6,XXGPP_F_4_CNV_RF_RESET_B
shops_mux_gpp_soak_s6,XXGPP_F_5_CRF_CLKREQ
shops_mux_gpp_soak_s6,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
shops_mux_gpp_soak_s6,XXGPP_F_8_FUSA_DIAGTEST_MODE
shops_mux_gpp_soak_s6,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
shops_mux_gpp_soak_s6,XXGPP_F_10_A_ISH_GP_6
shops_mux_gpp_soak_s6,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
shops_mux_gpp_soak_s6,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
shops_mux_gpp_soak_s6,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
shops_mux_gpp_soak_s6,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
shops_mux_gpp_soak_s6,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
shops_mux_gpp_soak_s6,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
shops_mux_gpp_soak_s6,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
shops_mux_gpp_soak_s6,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
shops_mux_gpp_soak_s6,XXGPP_F_20
shops_mux_gpp_soak_s6,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
shops_mux_gpp_soak_s6,XXGPP_V_13_CATERR_B
shops_mux_gpp_soak_s6,XXGPP_V_14_FORCEPR_B
shops_mux_gpp_soak_s6,XXGPP_V_15_THERMTRIP_B
shops_mux_gpp_soak_s6,XXGPP_V_16_VCCST_EN
shops_mux_gpp_soak_s6,XXGPP_C_6_SML1CLK
shops_mux_gpp_soak_s6,XXGPP_E_7_DDPA_CTRLCLK
shops_mux_gpp_soak_s6,XXGPP_E_8_DDPA_CTRLDATA
shops_mux_gpp_soak_s6,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
shops_mux_gpp_soak_s7,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
shops_mux_gpp_soak_s7,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
shops_mux_gpp_soak_s7,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
shops_mux_gpp_soak_s7,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
shops_mux_gpp_soak_s7,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
shops_mux_gpp_soak_s7,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
shops_mux_gpp_soak_s7,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
shops_mux_gpp_soak_s7,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
shops_mux_gpp_soak_s7,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
shops_mux_gpp_soak_s7,XXGPP_F_20
shops_mux_gpp_soak_s7,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
shops_mux_gpp_soak_s7,XXGPP_V_13_CATERR_B
shops_mux_gpp_soak_s7,XXGPP_V_14_FORCEPR_B
shops_mux_gpp_soak_s7,XXGPP_V_15_THERMTRIP_B
shops_mux_gpp_soak_s7,XXGPP_V_16_VCCST_EN
shops_mux_gpp_soak_s7,XXGPP_C_6_SML1CLK
shops_mux_gpp_soak_s7,XXGPP_E_8_DDPA_CTRLDATA
shops_mux_gpp_soak_s7,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
lvl_all_1p8_pch_minus_clks,XXBOOTHALT_B
lvl_all_1p8_pch_minus_clks,XXDDI_A_AUX_N
lvl_all_1p8_pch_minus_clks,XXDDI_A_AUX_P
lvl_all_1p8_pch_minus_clks,XXFUSE_TM_IO_0
lvl_all_1p8_pch_minus_clks,XXFUSE_TM_IO_1
lvl_all_1p8_pch_minus_clks,XXFUSE_TM_IO_2
lvl_all_1p8_pch_minus_clks,XXFUSE_TM_IO_3
lvl_all_1p8_pch_minus_clks,XXGPP_A_0_ESPI_IO_0
lvl_all_1p8_pch_minus_clks,XXGPP_A_1_ESPI_IO_1
lvl_all_1p8_pch_minus_clks,XXGPP_A_10_OSSE_SMLALERT_B
lvl_all_1p8_pch_minus_clks,XXGPP_A_11
lvl_all_1p8_pch_minus_clks,XXGPP_A_12
lvl_all_1p8_pch_minus_clks,XXGPP_A_13_ESPI_CS1_B
lvl_all_1p8_pch_minus_clks,XXGPP_A_14_ADR_COMPLETE
lvl_all_1p8_pch_minus_clks,XXGPP_A_15_DNX_FORCE_RELOAD
lvl_all_1p8_pch_minus_clks,XXGPP_A_16_ESPI_CS2_B
lvl_all_1p8_pch_minus_clks,XXGPP_A_17_ESPI_CS3_B
lvl_all_1p8_pch_minus_clks,XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK
lvl_all_1p8_pch_minus_clks,XXGPP_A_3_ESPI_IO_3_PRIACK_B
lvl_all_1p8_pch_minus_clks,XXGPP_A_4_ESPI_CS0_B
lvl_all_1p8_pch_minus_clks,XXGPP_A_5_ESPI_CLK
lvl_all_1p8_pch_minus_clks,XXGPP_A_6_ESPI_RESET_B
lvl_all_1p8_pch_minus_clks,XXGPP_A_7
lvl_all_1p8_pch_minus_clks,XXGPP_A_8_OSSE_SMLCLK
lvl_all_1p8_pch_minus_clks,XXGPP_A_9_OSSE_SMLDATA
lvl_all_1p8_pch_minus_clks,XXGPP_B_0_USBC_SMLCLK
lvl_all_1p8_pch_minus_clks,XXGPP_B_1_USBC_SMLDATA
lvl_all_1p8_pch_minus_clks,XXGPP_B_10_DDSP_HPD2_DISP_MISC2
lvl_all_1p8_pch_minus_clks,XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3
lvl_all_1p8_pch_minus_clks,XXGPP_B_12_SLP_S0_B
lvl_all_1p8_pch_minus_clks,XXGPP_B_13_PLTRST_B
lvl_all_1p8_pch_minus_clks,XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4
lvl_all_1p8_pch_minus_clks,XXGPP_B_15_USB2_OC3_B
lvl_all_1p8_pch_minus_clks,XXGPP_B_16_TBT_LSX1_OE
lvl_all_1p8_pch_minus_clks,XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2
lvl_all_1p8_pch_minus_clks,XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD
lvl_all_1p8_pch_minus_clks,XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD
lvl_all_1p8_pch_minus_clks,XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA
lvl_all_1p8_pch_minus_clks,XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8
lvl_all_1p8_pch_minus_clks,XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9
lvl_all_1p8_pch_minus_clks,XXGPP_B_22_TIME_SYNC_0_ISH_GP_5
lvl_all_1p8_pch_minus_clks,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
lvl_all_1p8_pch_minus_clks,XXGPP_B_24_ESPI_ALERT0_B
lvl_all_1p8_pch_minus_clks,XXGPP_B_25_ESPI_ALERT1_B
lvl_all_1p8_pch_minus_clks,XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL
lvl_all_1p8_pch_minus_clks,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
lvl_all_1p8_pch_minus_clks,XXGPP_B_5_BK_1_SBK_1_ISH_GP_1
lvl_all_1p8_pch_minus_clks,XXGPP_B_6_BK_2_SBK_2_ISH_GP_2
lvl_all_1p8_pch_minus_clks,XXGPP_B_7_BK_3_SBK_3_ISH_GP_3
lvl_all_1p8_pch_minus_clks,XXGPP_B_8_BK_4_SBK_4_ISH_GP_4
lvl_all_1p8_pch_minus_clks,XXGPP_B_9_DDSP_HPD1_DISP_MISC1
lvl_all_1p8_pch_minus_clks,XXGPP_C_0_SMBCLK
lvl_all_1p8_pch_minus_clks,XXGPP_C_1_SMBDATA
lvl_all_1p8_pch_minus_clks,XXGPP_C_10_SRCCLKREQ1_B
lvl_all_1p8_pch_minus_clks,XXGPP_C_11_SRCCLKREQ2_B
lvl_all_1p8_pch_minus_clks,XXGPP_C_12_SRCCLKREQ3_B
lvl_all_1p8_pch_minus_clks,XXGPP_C_13_SRCCLKREQ4_B
lvl_all_1p8_pch_minus_clks,XXGPP_C_14_SRCCLKREQ5_B
lvl_all_1p8_pch_minus_clks,XXGPP_C_15
lvl_all_1p8_pch_minus_clks,XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK
lvl_all_1p8_pch_minus_clks,XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA
lvl_all_1p8_pch_minus_clks,XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK
lvl_all_1p8_pch_minus_clks,XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA
lvl_all_1p8_pch_minus_clks,XXGPP_C_2_SMBALERT_B
lvl_all_1p8_pch_minus_clks,XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK
lvl_all_1p8_pch_minus_clks,XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA
lvl_all_1p8_pch_minus_clks,XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK
lvl_all_1p8_pch_minus_clks,XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA
lvl_all_1p8_pch_minus_clks,XXGPP_C_3_SML0CLK
lvl_all_1p8_pch_minus_clks,XXGPP_C_4_SML0DATA
lvl_all_1p8_pch_minus_clks,XXGPP_C_5_SML0ALERT_B
lvl_all_1p8_pch_minus_clks,XXGPP_C_6_SML1CLK
lvl_all_1p8_pch_minus_clks,XXGPP_C_7_SML1DATA
lvl_all_1p8_pch_minus_clks,XXGPP_C_8_SML1ALERT_B_PCHHOT_B
lvl_all_1p8_pch_minus_clks,XXGPP_C_9_SRCCLKREQ0_B
lvl_all_1p8_pch_minus_clks,XXGPP_D_0_IMGCLKOUT_1
lvl_all_1p8_pch_minus_clks,XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA
lvl_all_1p8_pch_minus_clks,XXGPP_D_11_HDA_SYNC_I2S0_SFRM
lvl_all_1p8_pch_minus_clks,XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO
lvl_all_1p8_pch_minus_clks,XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
lvl_all_1p8_pch_minus_clks,XXGPP_D_14_TBT_LSX3_OE
lvl_all_1p8_pch_minus_clks,XXGPP_D_15
lvl_all_1p8_pch_minus_clks,XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1
lvl_all_1p8_pch_minus_clks,XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1
lvl_all_1p8_pch_minus_clks,XXGPP_D_18_SRCCLKREQ6_B
lvl_all_1p8_pch_minus_clks,XXGPP_D_19_TBT_LSX0_OE
lvl_all_1p8_pch_minus_clks,XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL
lvl_all_1p8_pch_minus_clks,XXGPP_D_20_SRCCLKREQ7_B
lvl_all_1p8_pch_minus_clks,XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B
lvl_all_1p8_pch_minus_clks,XXGPP_D_22_BPKI3C_SDA
lvl_all_1p8_pch_minus_clks,XXGPP_D_23_BPKI3C_SCL
lvl_all_1p8_pch_minus_clks,XXGPP_D_24_ESPI_ALERT2_B
lvl_all_1p8_pch_minus_clks,XXGPP_D_25_ESPI_ALERT3_B
lvl_all_1p8_pch_minus_clks,XXGPP_D_3_CPU_GP_1
lvl_all_1p8_pch_minus_clks,XXGPP_D_4_IMGCLKOUT_0
lvl_all_1p8_pch_minus_clks,XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
lvl_all_1p8_pch_minus_clks,XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
lvl_all_1p8_pch_minus_clks,XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO
lvl_all_1p8_pch_minus_clks,XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
lvl_all_1p8_pch_minus_clks,XXGPP_D_9_I2S_MCLK1_OUT
lvl_all_1p8_pch_minus_clks,XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
lvl_all_1p8_pch_minus_clks,XXGPP_E_0
lvl_all_1p8_pch_minus_clks,XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5
lvl_all_1p8_pch_minus_clks,XXGPP_E_10
lvl_all_1p8_pch_minus_clks,XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
lvl_all_1p8_pch_minus_clks,XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
lvl_all_1p8_pch_minus_clks,XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
lvl_all_1p8_pch_minus_clks,XXGPP_E_14_THC0_SPI1_IO_2
lvl_all_1p8_pch_minus_clks,XXGPP_E_15_THC0_SPI1_IO_3
lvl_all_1p8_pch_minus_clks,XXGPP_E_16_THC0_SPI1_RST_B
lvl_all_1p8_pch_minus_clks,XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B
lvl_all_1p8_pch_minus_clks,XXGPP_E_18_THC0_SPI1_INT_B
lvl_all_1p8_pch_minus_clks,XXGPP_E_19_PMC_I2C_SDA
lvl_all_1p8_pch_minus_clks,XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10
lvl_all_1p8_pch_minus_clks,XXGPP_E_20_PMC_I2C_SCL
lvl_all_1p8_pch_minus_clks,XXGPP_E_21_PMCALERT_B
lvl_all_1p8_pch_minus_clks,XXGPP_E_22_THC0_SPI1_DSYNC
lvl_all_1p8_pch_minus_clks,XXGPP_E_3_CPU_GP_0
lvl_all_1p8_pch_minus_clks,XXGPP_E_4
lvl_all_1p8_pch_minus_clks,XXGPP_E_5_ISH_GP_7
lvl_all_1p8_pch_minus_clks,XXGPP_E_6
lvl_all_1p8_pch_minus_clks,XXGPP_E_7_DDPA_CTRLCLK
lvl_all_1p8_pch_minus_clks,XXGPP_E_8_DDPA_CTRLDATA
lvl_all_1p8_pch_minus_clks,XXGPP_E_9_USB2_OC0_B
lvl_all_1p8_pch_minus_clks,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
lvl_all_1p8_pch_minus_clks,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
lvl_all_1p8_pch_minus_clks,XXGPP_F_10_A_ISH_GP_6
lvl_all_1p8_pch_minus_clks,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
lvl_all_1p8_pch_minus_clks,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
lvl_all_1p8_pch_minus_clks,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
lvl_all_1p8_pch_minus_clks,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
lvl_all_1p8_pch_minus_clks,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
lvl_all_1p8_pch_minus_clks,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
lvl_all_1p8_pch_minus_clks,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
lvl_all_1p8_pch_minus_clks,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
lvl_all_1p8_pch_minus_clks,XXGPP_F_19
lvl_all_1p8_pch_minus_clks,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
lvl_all_1p8_pch_minus_clks,XXGPP_F_20
lvl_all_1p8_pch_minus_clks,XXGPP_F_21
lvl_all_1p8_pch_minus_clks,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
lvl_all_1p8_pch_minus_clks,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
lvl_all_1p8_pch_minus_clks,XXGPP_F_4_CNV_RF_RESET_B
lvl_all_1p8_pch_minus_clks,XXGPP_F_5_CRF_CLKREQ
lvl_all_1p8_pch_minus_clks,XXGPP_F_6_CNV_PA_BLANKING
lvl_all_1p8_pch_minus_clks,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
lvl_all_1p8_pch_minus_clks,XXGPP_F_8_FUSA_DIAGTEST_MODE
lvl_all_1p8_pch_minus_clks,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
lvl_all_1p8_pch_minus_clks,XXGPP_H_0
lvl_all_1p8_pch_minus_clks,XXGPP_H_1
lvl_all_1p8_pch_minus_clks,XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10
lvl_all_1p8_pch_minus_clks,XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11
lvl_all_1p8_pch_minus_clks,XXGPP_H_12
lvl_all_1p8_pch_minus_clks,XXGPP_H_13_CPU_C10_GATE_B
lvl_all_1p8_pch_minus_clks,XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA
lvl_all_1p8_pch_minus_clks,XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL
lvl_all_1p8_pch_minus_clks,XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN
lvl_all_1p8_pch_minus_clks,XXGPP_H_17_MIC_MUTE_LED
lvl_all_1p8_pch_minus_clks,XXGPP_H_18
lvl_all_1p8_pch_minus_clks,XXGPP_H_19_I2C0_SDA_I3C0_SDA
lvl_all_1p8_pch_minus_clks,XXGPP_H_2
lvl_all_1p8_pch_minus_clks,XXGPP_H_20_I2C0_SCL_I3C0_SCL
lvl_all_1p8_pch_minus_clks,XXGPP_H_21_I2C1_SDA_I3C1_SDA
lvl_all_1p8_pch_minus_clks,XXGPP_H_22_I2C1_SCL_I3C1_SCL
lvl_all_1p8_pch_minus_clks,XXGPP_H_23_ESPI_CS4_B
lvl_all_1p8_pch_minus_clks,XXGPP_H_24_ESPI_ALERT4_B
lvl_all_1p8_pch_minus_clks,XXGPP_H_3_MIC_MUTE
lvl_all_1p8_pch_minus_clks,XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD
lvl_all_1p8_pch_minus_clks,XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD
lvl_all_1p8_pch_minus_clks,XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD
lvl_all_1p8_pch_minus_clks,XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD
lvl_all_1p8_pch_minus_clks,XXGPP_H_8_UART0_RXD
lvl_all_1p8_pch_minus_clks,XXGPP_H_9_UART0_TXD
lvl_all_1p8_pch_minus_clks,XXGPP_S_0_SNDW3_CLK_I2S1_TXD
lvl_all_1p8_pch_minus_clks,XXGPP_S_1_SNDW3_DATA0_I2S1_RXD
lvl_all_1p8_pch_minus_clks,XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK
lvl_all_1p8_pch_minus_clks,XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM
lvl_all_1p8_pch_minus_clks,XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK
lvl_all_1p8_pch_minus_clks,XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM
lvl_all_1p8_pch_minus_clks,XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD
lvl_all_1p8_pch_minus_clks,XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD
lvl_all_1p8_pch_minus_clks,XXGPP_V_1_AC_PRESENT
lvl_all_1p8_pch_minus_clks,XXGPP_V_10_LANPHYPC
lvl_all_1p8_pch_minus_clks,XXGPP_V_11_SLP_LAN_B
lvl_all_1p8_pch_minus_clks,XXGPP_V_12_WAKE_B
lvl_all_1p8_pch_minus_clks,XXGPP_V_13_CATERR_B
lvl_all_1p8_pch_minus_clks,XXGPP_V_14_FORCEPR_B
lvl_all_1p8_pch_minus_clks,XXGPP_V_15_THERMTRIP_B
lvl_all_1p8_pch_minus_clks,XXGPP_V_16_VCCST_EN
lvl_all_1p8_pch_minus_clks,XXGPP_V_17
lvl_all_1p8_pch_minus_clks,XXGPP_V_2_SOC_WAKE_B
lvl_all_1p8_pch_minus_clks,XXGPP_V_3_PWRBTN_B
lvl_all_1p8_pch_minus_clks,XXGPP_V_4_SLP_S3_B
lvl_all_1p8_pch_minus_clks,XXGPP_V_5_SLP_S4_B
lvl_all_1p8_pch_minus_clks,XXGPP_V_6_SLP_A_B
lvl_all_1p8_pch_minus_clks,XXGPP_V_7_SUSCLK
lvl_all_1p8_pch_minus_clks,XXGPP_V_8_SLP_WLAN_B
lvl_all_1p8_pch_minus_clks,XXGPP_V_9_SLP_S5_B
lvl_all_1p8_pch_minus_clks,XXL_BKLTCTL
lvl_all_1p8_pch_minus_clks,XXL_BKLTEN
lvl_all_1p8_pch_minus_clks,XXL_VDDEN
lvl_all_1p8_pch_minus_clks,XXMLK_RST_B
lvl_all_1p8_pch_minus_clks,XXOSSEFUSE_TM_IO_0
lvl_all_1p8_pch_minus_clks,XXOSSEFUSE_TM_IO_1
lvl_all_1p8_pch_minus_clks,XXOSSEFUSE_TM_IO_2
lvl_all_1p8_pch_minus_clks,XXOSSEFUSE_TM_IO_3
lvl_all_1p8_pch_minus_clks,XXSPI0_CLK
lvl_all_1p8_pch_minus_clks,XXSPI0_FLASH_0_CS_B
lvl_all_1p8_pch_minus_clks,XXSPI0_FLASH_1_CS_B
lvl_all_1p8_pch_minus_clks,XXSPI0_IO_2
lvl_all_1p8_pch_minus_clks,XXSPI0_IO_3
lvl_all_1p8_pch_minus_clks,XXSPI0_MISO_IO_1
lvl_all_1p8_pch_minus_clks,XXSPI0_MOSI_IO_0
lvl_all_1p8_pch_minus_clks,XXSPI0_TPM_CS_B
lvl_all_1p8_pch_minus_clks,XXSYS_PWROK
lvl_all_1p8_pch_minus_clks,XXSYS_RESET_B
lvl_all_1p8_pch_minus_clks,XXUSB2A_ID
lvl_all_1p8_pch_minus_clks,XXUSB2B_ID
lvl_all_1p5_pch_ec,XXRTCX1__EC
lvl_all_1p8_pch_ec,XXSSN_IN_CLK__EC
lvl_all_1p8_pch_ec,XXSSN_OUTIN_CLK__EC
lvl_all_1p8_pch_ec,XXTAMCLK__EC
iosf_tam_clk_pch,XXTAMCLK__EC
soc_usb2_all,XXUSB2_1_N
soc_usb2_all,XXUSB2_1_P
soc_usb2_all,XXUSB2_2_N
soc_usb2_all,XXUSB2_2_P
soc_usb2_all,XXUSB2_3_N
soc_usb2_all,XXUSB2_3_P
soc_usb2_all,XXUSB2_4_N
soc_usb2_all,XXUSB2_4_P
soc_usb2_all,XXUSB2_5_N
soc_usb2_all,XXUSB2_5_P
soc_usb2_all,XXUSB2_6_N
soc_usb2_all,XXUSB2_6_P
soc_usb2_all,XXUSB2_7_N
soc_usb2_all,XXUSB2_7_P
soc_usb2_all,XXUSB2_8_N
soc_usb2_all,XXUSB2_8_P
soc_edp_all,XXDDI_A_TX_0_N
soc_edp_all,XXDDI_A_TX_0_P
soc_edp_all,XXDDI_A_TX_2_N
soc_edp_all,XXDDI_A_TX_2_P
bscan_soc_pcie4_0p77,XXPCIE_GEN4_1_LAN_0_RX_N
bscan_soc_pcie4_0p77,XXPCIE_GEN4_1_LAN_0_RX_P
bscan_soc_pcie4_0p77,XXPCIE_GEN4_1_LAN_0_TX_N
bscan_soc_pcie4_0p77,XXPCIE_GEN4_1_LAN_0_TX_P
bscan_soc_pcie5_0p77,XXPCIE_GEN5_1_RX_N
bscan_soc_pcie5_0p77,XXPCIE_GEN5_1_RX_P
bscan_soc_pcie5_0p77,XXPCIE_GEN5_1_TX_N
bscan_soc_pcie5_0p77,XXPCIE_GEN5_1_TX_P
bscan_soc_tcss,XXTYPEC_0_TX0_N
bscan_soc_tcss,XXTYPEC_0_TX1_N
bscan_soc_tcss,XXTYPEC_0_TX0_P
bscan_soc_tcss,XXTYPEC_0_TX1_P
bscan_soc_tcss,XXTYPEC_0_TXRX0_N
bscan_soc_tcss,XXTYPEC_0_TXRX1_N
bscan_soc_tcss,XXTYPEC_0_TXRX0_P
bscan_soc_tcss,XXTYPEC_0_TXRX1_P
bscan_soc_tcss,XXTYPEC_1_TX0_N
bscan_soc_tcss,XXTYPEC_1_TX1_N
bscan_soc_tcss,XXTYPEC_1_TX0_P
bscan_soc_tcss,XXTYPEC_1_TX1_P
bscan_soc_tcss,XXTYPEC_1_TXRX0_N
bscan_soc_tcss,XXTYPEC_1_TXRX1_N
bscan_soc_tcss,XXTYPEC_1_TXRX0_P
bscan_soc_tcss,XXTYPEC_1_TXRX1_P
bscan_soc_tcss,XXTYPEC_2_TX0_N
bscan_soc_tcss,XXTYPEC_2_TX1_N
bscan_soc_tcss,XXTYPEC_2_TX0_P
bscan_soc_tcss,XXTYPEC_2_TX1_P
bscan_soc_tcss,XXTYPEC_2_TXRX0_N
bscan_soc_tcss,XXTYPEC_2_TXRX1_N
bscan_soc_tcss,XXTYPEC_2_TXRX0_P
bscan_soc_tcss,XXTYPEC_2_TXRX1_P
bscan_soc_tcss,XXTYPEC_3_TX0_N
bscan_soc_tcss,XXTYPEC_3_TX1_N
bscan_soc_tcss,XXTYPEC_3_TX0_P
bscan_soc_tcss,XXTYPEC_3_TX1_P
bscan_soc_tcss,XXTYPEC_3_TXRX0_N
bscan_soc_tcss,XXTYPEC_3_TXRX1_N
bscan_soc_tcss,XXTYPEC_3_TXRX0_P
bscan_soc_tcss,XXTYPEC_3_TXRX1_P
bscan_soc_ufs,XXUFS_0_RX_Y_TX_N
bscan_soc_ufs,XXUFS_0_RX_Y_TX_P
bscan_soc_ufs,XXUFS_1_RX_Y_TX_N
bscan_soc_ufs,XXUFS_1_RX_Y_TX_P
bscan_soc_usb3,XXUSB3_1_RX_N
bscan_soc_usb3,XXUSB3_1_RX_P
bscan_soc_usb3,XXUSB3_1_TX_N
bscan_soc_usb3,XXUSB3_1_TX_P
bscan_soc_usb3,XXUSB3_2_RX_N
bscan_soc_usb3,XXUSB3_2_RX_P
bscan_soc_usb3,XXUSB3_2_TX_N
bscan_soc_usb3,XXUSB3_2_TX_P
bscan_soc_usb2_p,XXUSB2_1_P
bscan_soc_usb2_p,XXUSB2_2_P
bscan_soc_usb2_p,XXUSB2_3_P
bscan_soc_usb2_p,XXUSB2_4_P
bscan_soc_usb2_p,XXUSB2_5_P
bscan_soc_usb2_p,XXUSB2_6_P
bscan_soc_usb2_p,XXUSB2_7_P
bscan_soc_usb2_p,XXUSB2_8_P
bscan_soc__ddi,XXDDI_A_TX_0_N
bscan_soc__ddi,XXDDI_A_TX_0_P
bscan_soc__ddi,XXDDI_A_TX_1_N
bscan_soc__ddi,XXDDI_A_TX_1_P
bscan_soc__ddi,XXDDI_A_TX_3_N
bscan_soc__ddi,XXDDI_A_TX_3_P
bscan_soc__ddi,XXDDI_A_TX_2_N
bscan_soc__ddi,XXDDI_A_TX_2_P
soc_bscan_ddi,XXDDI_A_TX_0_N
soc_bscan_ddi,XXDDI_A_TX_0_P
soc_bscan_ddi,XXDDI_A_TX_2_N
soc_bscan_ddi,XXDDI_A_TX_2_P
bscan_soc_pcie4_0p77_rxn,XXPCIE_GEN4_1_LAN_0_RX_N
bscan_soc_pcie4_0p77_rxn,XXPCIE_GEN4_2_RX_N
bscan_soc_pcie4_0p77_rxn,XXPCIE_GEN4_3_RX_N
bscan_soc_pcie4_0p77_rxn,XXPCIE_GEN4_4_RX_N
bscan_soc_pcie4_0p77_rxn,XXPCIE_GEN4_5_RX_N
bscan_soc_pcie4_0p77_rxn,XXPCIE_GEN4_6_RX_N
bscan_soc_pcie4_0p77_rxn,XXPCIE_GEN4_7_RX_N
bscan_soc_pcie4_0p77_rxn,XXPCIE_GEN4_8_RX_N
bscan_soc_pcie4_0p77_rxp,XXPCIE_GEN4_1_LAN_0_RX_P
bscan_soc_pcie4_0p77_rxp,XXPCIE_GEN4_2_RX_P
bscan_soc_pcie4_0p77_rxp,XXPCIE_GEN4_3_RX_P
bscan_soc_pcie4_0p77_rxp,XXPCIE_GEN4_4_RX_P
bscan_soc_pcie4_0p77_rxp,XXPCIE_GEN4_5_RX_P
bscan_soc_pcie4_0p77_rxp,XXPCIE_GEN4_6_RX_P
bscan_soc_pcie4_0p77_rxp,XXPCIE_GEN4_7_RX_P
bscan_soc_pcie4_0p77_rxp,XXPCIE_GEN4_8_RX_P
bscan_soc_pcie4_0p77_txn,XXPCIE_GEN4_1_LAN_0_TX_N
bscan_soc_pcie4_0p77_txn,XXPCIE_GEN4_2_TX_N
bscan_soc_pcie4_0p77_txn,XXPCIE_GEN4_3_TX_N
bscan_soc_pcie4_0p77_txn,XXPCIE_GEN4_4_TX_N
bscan_soc_pcie4_0p77_txn,XXPCIE_GEN4_5_TX_N
bscan_soc_pcie4_0p77_txn,XXPCIE_GEN4_6_TX_N
bscan_soc_pcie4_0p77_txn,XXPCIE_GEN4_7_TX_N
bscan_soc_pcie4_0p77_txn,XXPCIE_GEN4_8_TX_N
bscan_soc_pcie4_0p77_txp,XXPCIE_GEN4_1_LAN_0_TX_P
bscan_soc_pcie4_0p77_txp,XXPCIE_GEN4_2_TX_P
bscan_soc_pcie4_0p77_txp,XXPCIE_GEN4_3_TX_P
bscan_soc_pcie4_0p77_txp,XXPCIE_GEN4_4_TX_P
bscan_soc_pcie4_0p77_txp,XXPCIE_GEN4_5_TX_P
bscan_soc_pcie4_0p77_txp,XXPCIE_GEN4_6_TX_P
bscan_soc_pcie4_0p77_txp,XXPCIE_GEN4_7_TX_P
bscan_soc_pcie4_0p77_txp,XXPCIE_GEN4_8_TX_P
bscan_soc_pcie5_0p77_rxn,XXPCIE_GEN5_1_RX_N
bscan_soc_pcie5_0p77_rxn,XXPCIE_GEN5_2_RX_N
bscan_soc_pcie5_0p77_rxn,XXPCIE_GEN5_3_RX_N
bscan_soc_pcie5_0p77_rxn,XXPCIE_GEN5_4_RX_N
bscan_soc_pcie5_0p77_rxp,XXPCIE_GEN5_1_RX_P
bscan_soc_pcie5_0p77_rxp,XXPCIE_GEN5_2_RX_P
bscan_soc_pcie5_0p77_rxp,XXPCIE_GEN5_3_RX_P
bscan_soc_pcie5_0p77_rxp,XXPCIE_GEN5_4_RX_P
bscan_soc_pcie5_0p77_txn,XXPCIE_GEN5_1_TX_N
bscan_soc_pcie5_0p77_txn,XXPCIE_GEN5_2_TX_N
bscan_soc_pcie5_0p77_txn,XXPCIE_GEN5_3_TX_N
bscan_soc_pcie5_0p77_txn,XXPCIE_GEN5_4_TX_N
bscan_soc_pcie5_0p77_txp,XXPCIE_GEN5_1_TX_P
bscan_soc_pcie5_0p77_txp,XXPCIE_GEN5_2_TX_P
bscan_soc_pcie5_0p77_txp,XXPCIE_GEN5_3_TX_P
bscan_soc_pcie5_0p77_txp,XXPCIE_GEN5_4_TX_P
lvl_ssn_1p8_pcd_ec,XXSSN_IN_CLK__EC
lvl_ssn_1p8_pcd_ec,XXSSN_OUTIN_CLK__EC
soc_edp_aux_all,XXDDI_A_AUX_N
soc_edp_aux_all,XXDDI_A_AUX_P
soc_pcie4_rx_0p77,XXPCIE_GEN4_1_LAN_0_RX_N
soc_pcie4_rx_0p77,XXPCIE_GEN4_1_LAN_0_RX_P
soc_pcie4_tx_0p77,XXPCIE_GEN4_1_LAN_0_TX_N
soc_pcie4_tx_0p77,XXPCIE_GEN4_1_LAN_0_TX_P
hptp_pcd_tx,XXHPTP_PCD_TX_0
hptp_pcd_tx,XXHPTP_PCD_TX_1
hptp_pcd_tx,XXHPTP_PCD_TX_2
hptp_pcd_tx,XXHPTP_PCD_TX_3
hptp_pcd_tx,XXHPTP_PCD_TX_4
hptp_pcd_tx,XXHPTP_PCD_TX_5
hptp_pcd_tx,XXHPTP_PCD_TX_6
hptp_pcd_tx,XXHPTP_PCD_TX_7
soc_bscan_sys_iod,XXPRDY_B
soc_bscan_sys_od,XXPREQ_B
bscan_soc_cnvi_tx_1p25,XXCNV_WR_Y_WT_CLK_N
bscan_soc_cnvi_tx_1p25,XXCNV_WR_Y_WT_CLK_P
bscan_soc_cnvi_tx_1p25,XXCNV_WR_Y_WT_D0_N
bscan_soc_cnvi_tx_1p25,XXCNV_WR_Y_WT_D0_P
bscan_soc_cnvi_tx_1p25,XXCNV_WR_Y_WT_D1_N
bscan_soc_cnvi_tx_1p25,XXCNV_WR_Y_WT_D1_P
mbp,XXMBPB_0
mbp,XXMBPB_1
mbp,XXMBPB_2
mbp,XXMBPB_3
clkout_src,XXCLKOUT_SOC_0_N_DP
clkout_src,XXCLKOUT_SOC_0_P_DP
clkout_src,XXCLKOUT_SOC_1_N_DP
clkout_src,XXCLKOUT_SOC_1_P_DP
clkout_src,XXCLKOUT_SOC_2_N_DP
clkout_src,XXCLKOUT_SOC_2_P_DP
clkout_src,XXCLKOUT_SOC_3_N_DP
clkout_src,XXCLKOUT_SOC_3_P_DP
clkout_src,XXCLKOUT_SOC_4_N_DP
clkout_src,XXCLKOUT_SOC_4_P_DP
clkout_src,XXCLKOUT_SOC_5_N_DP
clkout_src,XXCLKOUT_SOC_5_P_DP
tpc_tbt_pab_txrx_pins,XXTYPEC_0_TXRX0_N
tpc_tbt_pab_txrx_pins,XXTYPEC_0_TXRX0_P
tpc_tbt_pab_txrx_pins,XXTYPEC_0_TXRX1_N
tpc_tbt_pab_txrx_pins,XXTYPEC_0_TXRX1_P
tpc_tbt_pab_txrx_pins,XXTYPEC_1_TXRX0_N
tpc_tbt_pab_txrx_pins,XXTYPEC_1_TXRX0_P
tpc_tbt_pab_txrx_pins,XXTYPEC_1_TXRX1_N
tpc_tbt_pab_txrx_pins,XXTYPEC_1_TXRX1_P
tpc_tbt_pab_txrx_pins,XXTYPEC_2_TXRX0_N
tpc_tbt_pab_txrx_pins,XXTYPEC_2_TXRX0_P
tpc_tbt_pab_txrx_pins,XXTYPEC_2_TXRX1_N
tpc_tbt_pab_txrx_pins,XXTYPEC_2_TXRX1_P
tpc_tbt_pab_txrx_pins,XXTYPEC_3_TXRX0_N
tpc_tbt_pab_txrx_pins,XXTYPEC_3_TXRX0_P
tpc_tbt_pab_txrx_pins,XXTYPEC_3_TXRX1_N
tpc_tbt_pab_txrx_pins,XXTYPEC_3_TXRX1_P
tpc_tbt_pab_txn_pins,XXTYPEC_0_TX0_N
tpc_tbt_pab_txn_pins,XXTYPEC_0_TX1_N
tpc_tbt_pab_txn_pins,XXTYPEC_1_TX0_N
tpc_tbt_pab_txn_pins,XXTYPEC_1_TX1_N
tpc_tbt_pab_txn_pins,XXTYPEC_2_TX0_N
tpc_tbt_pab_txn_pins,XXTYPEC_2_TX1_N
tpc_tbt_pab_txn_pins,XXTYPEC_3_TX0_N
tpc_tbt_pab_txn_pins,XXTYPEC_3_TX1_N
tpc_tbt_pab_txp_pins,XXTYPEC_0_TX0_P
tpc_tbt_pab_txp_pins,XXTYPEC_0_TX1_P
tpc_tbt_pab_txp_pins,XXTYPEC_1_TX0_P
tpc_tbt_pab_txp_pins,XXTYPEC_1_TX1_P
tpc_tbt_pab_txp_pins,XXTYPEC_2_TX0_P
tpc_tbt_pab_txp_pins,XXTYPEC_2_TX1_P
tpc_tbt_pab_txp_pins,XXTYPEC_3_TX0_P
tpc_tbt_pab_txp_pins,XXTYPEC_3_TX1_P
tpc_tbt_pab_aux_pins,XXTYPEC_0_AUXPAD_N
tpc_tbt_pab_aux_pins,XXTYPEC_0_AUXPAD_P
tpc_tbt_pab_aux_pins,XXTYPEC_1_AUXPAD_N
tpc_tbt_pab_aux_pins,XXTYPEC_1_AUXPAD_P
tpc_tbt_pab_aux_pins,XXTYPEC_2_AUXPAD_N
tpc_tbt_pab_aux_pins,XXTYPEC_2_AUXPAD_P
tpc_tbt_pab_aux_pins,XXTYPEC_3_AUXPAD_N
tpc_tbt_pab_aux_pins,XXTYPEC_3_AUXPAD_P
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_4_CNV_RF_RESET_B
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_5_CRF_CLKREQ
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_6_CNV_PA_BLANKING
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_20
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_V_13_CATERR_B
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_V_14_FORCEPR_B
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_V_16_VCCST_EN
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_C_6_SML1CLK
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_all_s1_s3_s4_s5,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_4_CNV_RF_RESET_B
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_5_CRF_CLKREQ
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_6_CNV_PA_BLANKING
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_20
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_all_s1_s4_s5,XXGPP_V_13_CATERR_B
bscan_shops_mux_all_s1_s4_s5,XXGPP_V_14_FORCEPR_B
bscan_shops_mux_all_s1_s4_s5,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_all_s1_s4_s5,XXGPP_V_16_VCCST_EN
bscan_shops_mux_all_s1_s4_s5,XXGPP_C_6_SML1CLK
bscan_shops_mux_all_s1_s4_s5,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s1_s4_s5,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_all_s1_s4_s5,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_shops_mux_s3_0p825,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_s3_0p825,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_s3_0p825,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_shops_mux_s3_0p825,XXGPP_F_4_CNV_RF_RESET_B
bscan_shops_mux_s3_0p825,XXGPP_F_5_CRF_CLKREQ
bscan_shops_mux_s3_0p825,XXGPP_F_6_CNV_PA_BLANKING
bscan_shops_mux_s3_0p825,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_s3_0p825,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_s3_0p825,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_s3_0p825,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_s3_0p825,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_shops_mux_s3_0p825,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_s3_0p825,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_s3_0p825,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_shops_mux_s3_0p825,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_shops_mux_s3_0p825,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_s3_0p825,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_s3_0p825,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_s3_0p825,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_shops_mux_s3_1p8,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_s3_1p8,XXGPP_V_13_CATERR_B
bscan_shops_mux_s3_1p8,XXGPP_V_14_FORCEPR_B
bscan_shops_mux_s3_1p8,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_s3_1p8,XXGPP_C_6_SML1CLK
bscan_shops_mux_s3_1p8,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_s3_1p8,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_s3_1p3125,XXGPP_F_20
bscan_shops_mux_all_s2,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_all_s2,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_all_s2,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_shops_mux_all_s2,XXGPP_F_4_CNV_RF_RESET_B
bscan_shops_mux_all_s2,XXGPP_F_5_CRF_CLKREQ
bscan_shops_mux_all_s2,XXGPP_F_6_CNV_PA_BLANKING
bscan_shops_mux_all_s2,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_all_s2,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_all_s2,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_all_s2,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_all_s2,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_shops_mux_all_s2,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_all_s2,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_all_s2,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_shops_mux_all_s2,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_all_s2,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_all_s2,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_all_s2,XXGPP_F_20
bscan_shops_mux_all_s2,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_all_s2,XXGPP_V_13_CATERR_B
bscan_shops_mux_all_s2,XXGPP_V_14_FORCEPR_B
bscan_shops_mux_all_s2,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_all_s2,XXGPP_V_16_VCCST_EN
bscan_shops_mux_all_s2,XXGPP_C_6_SML1CLK
bscan_shops_mux_all_s2,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s2,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_all_s2_1p8,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_all_s2_1p8,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_all_s2_1p8,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_shops_mux_all_s2_1p8,XXGPP_F_4_CNV_RF_RESET_B
bscan_shops_mux_all_s2_1p8,XXGPP_F_5_CRF_CLKREQ
bscan_shops_mux_all_s2_1p8,XXGPP_F_6_CNV_PA_BLANKING
bscan_shops_mux_all_s2_1p8,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_all_s2_1p8,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_all_s2_1p8,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_all_s2_1p8,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_all_s2_1p8,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_shops_mux_all_s2_1p8,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_all_s2_1p8,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_all_s2_1p8,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_shops_mux_all_s2_1p8,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_all_s2_1p8,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_all_s2_1p8,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_all_s2_1p8,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_all_s2_1p8,XXGPP_V_16_VCCST_EN
bscan_shops_mux_all_s2_1p8,XXGPP_C_6_SML1CLK
bscan_shops_mux_all_s2_1p8,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s2_1p8,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_all_s2_1p3125,XXGPP_F_20
bscan_shops_mux_all_s2_1p3125,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_all_s2_1p3125,XXGPP_V_13_CATERR_B
bscan_shops_mux_all_s2_1p3125,XXGPP_V_14_FORCEPR_B
bscan_prdy_preq,XXPRDY_B
bscan_prdy_preq,XXPREQ_B
bscan_shops_mux_all_s6,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_all_s6,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_all_s6,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_shops_mux_all_s6,XXGPP_F_4_CNV_RF_RESET_B
bscan_shops_mux_all_s6,XXGPP_F_5_CRF_CLKREQ
bscan_shops_mux_all_s6,XXGPP_F_6_CNV_PA_BLANKING
bscan_shops_mux_all_s6,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_all_s6,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_all_s6,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_all_s6,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_all_s6,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_shops_mux_all_s6,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_all_s6,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_all_s6,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_shops_mux_all_s6,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_all_s6,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_all_s6,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_all_s6,XXGPP_F_20
bscan_shops_mux_all_s6,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_all_s6,XXGPP_V_13_CATERR_B
bscan_shops_mux_all_s6,XXGPP_V_14_FORCEPR_B
bscan_shops_mux_all_s6,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_all_s6,XXGPP_V_16_VCCST_EN
bscan_shops_mux_all_s6,XXGPP_C_6_SML1CLK
bscan_shops_mux_all_s6,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s6,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_all_s6,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_shops_mux_all_s7,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_all_s7,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_all_s7,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_all_s7,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_all_s7,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_all_s7,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_all_s7,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_shops_mux_all_s7,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_all_s7,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_all_s7,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_shops_mux_all_s7,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_shops_mux_all_s7,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_all_s7,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_all_s7,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_all_s7,XXGPP_F_20
bscan_shops_mux_all_s7,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_all_s7,XXGPP_V_13_CATERR_B
bscan_shops_mux_all_s7,XXGPP_V_14_FORCEPR_B
bscan_shops_mux_all_s7,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_all_s7,XXGPP_V_16_VCCST_EN
bscan_shops_mux_all_s7,XXGPP_C_6_SML1CLK
bscan_shops_mux_all_s7,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s7,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_all_s7_1p8,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_all_s7_1p8,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_all_s7_1p8,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_all_s7_1p8,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_all_s7_1p8,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_all_s7_1p8,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_all_s7_1p8,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_shops_mux_all_s7_1p8,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_all_s7_1p8,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_all_s7_1p8,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_shops_mux_all_s7_1p8,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_shops_mux_all_s7_1p8,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_all_s7_1p8,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_all_s7_1p8,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_all_s7_1p8,XXGPP_F_20
bscan_shops_mux_all_s7_1p8,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_all_s7_1p8,XXGPP_V_13_CATERR_B
bscan_shops_mux_all_s7_1p8,XXGPP_V_14_FORCEPR_B
bscan_shops_mux_all_s7_1p8,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_all_s7_1p8,XXGPP_V_16_VCCST_EN
bscan_shops_mux_all_s7_1p8,XXGPP_C_6_SML1CLK
bscan_shops_mux_all_s7_1p8,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_all_s7_1p3125,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s7_1p31,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s1_1p8,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_all_s1_1p8,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_all_s1_1p8,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_shops_mux_all_s1_1p8,XXGPP_F_4_CNV_RF_RESET_B
bscan_shops_mux_all_s1_1p8,XXGPP_F_5_CRF_CLKREQ
bscan_shops_mux_all_s1_1p8,XXGPP_F_6_CNV_PA_BLANKING
bscan_shops_mux_all_s1_1p8,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_all_s1_1p8,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_all_s1_1p8,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_all_s1_1p8,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_all_s1_1p8,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_shops_mux_all_s1_1p8,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_all_s1_1p8,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_all_s1_1p8,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_shops_mux_all_s1_1p8,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_shops_mux_all_s1_1p8,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_all_s1_1p8,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_all_s1_1p8,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_all_s1_1p8,XXGPP_F_20
bscan_shops_mux_all_s1_1p8,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_all_s1_1p8,XXGPP_V_13_CATERR_B
bscan_shops_mux_all_s1_1p8,XXGPP_V_14_FORCEPR_B
bscan_shops_mux_all_s1_1p8,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_all_s1_1p8,XXGPP_V_16_VCCST_EN
bscan_shops_mux_all_s1_1p8,XXGPP_C_6_SML1CLK
bscan_shops_mux_all_s1_1p8,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s1_1p8,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_all_s1_1p8,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_shops_mux_all_s1_1p575,XXRTCX1__DP
bscan_shops_mux_all_s1_1p575,XXRTCX2
bscan_rtcx1_1p575,XXRTCX1__DP
bscan_rtcx2_1p575,XXRTCX2
bscan_shops_mux_all_s3_1p8,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_all_s3_1p8,XXGPP_V_13_CATERR_B
bscan_shops_mux_all_s3_1p8,XXGPP_V_14_FORCEPR_B
bscan_shops_mux_all_s3_1p8,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_all_s3_1p8,XXGPP_C_6_SML1CLK
bscan_shops_mux_all_s3_1p8,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s3_1p8,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_all_s3_1p8,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_all_s3_1p3125,XXGPP_F_20
bscan_shops_mux_all_s3_1p3125,XXGPP_V_16_VCCST_EN
bscan_shops_mux_all_s3_0p825,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_all_s3_0p825,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_all_s3_0p825,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_shops_mux_all_s3_0p825,XXGPP_F_4_CNV_RF_RESET_B
bscan_shops_mux_all_s3_0p825,XXGPP_F_5_CRF_CLKREQ
bscan_shops_mux_all_s3_0p825,XXGPP_F_6_CNV_PA_BLANKING
bscan_shops_mux_all_s3_0p825,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_all_s3_0p825,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_all_s3_0p825,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_all_s3_0p825,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_all_s3_0p825,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_shops_mux_all_s3_0p825,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_all_s3_0p825,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_all_s3_0p825,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_shops_mux_all_s3_0p825,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_shops_mux_all_s3_0p825,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_all_s3_0p825,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_all_s3_0p825,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_shops_mux_all_s4_1p8,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_all_s4_1p8,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_all_s4_1p8,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_shops_mux_all_s4_1p8,XXGPP_F_4_CNV_RF_RESET_B
bscan_shops_mux_all_s4_1p8,XXGPP_F_5_CRF_CLKREQ
bscan_shops_mux_all_s4_1p8,XXGPP_F_6_CNV_PA_BLANKING
bscan_shops_mux_all_s4_1p8,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_all_s4_1p8,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_all_s4_1p8,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_all_s4_1p8,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_all_s4_1p8,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_all_s4_1p8,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_all_s4_1p8,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_all_s4_1p8,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_all_s4_1p8,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_all_s4_1p8,XXGPP_F_20
bscan_shops_mux_all_s4_1p8,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_all_s4_1p8,XXGPP_V_13_CATERR_B
bscan_shops_mux_all_s4_1p8,XXGPP_V_14_FORCEPR_B
bscan_shops_mux_all_s4_1p8,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_all_s4_1p8,XXGPP_V_16_VCCST_EN
bscan_shops_mux_all_s4_1p8,XXGPP_C_6_SML1CLK
bscan_shops_mux_all_s4_1p8,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s4_1p8,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_all_s4_1p8,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_shops_mux_all_s5_1p8,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_all_s5_1p8,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_all_s5_1p8,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_shops_mux_all_s5_1p8,XXGPP_F_4_CNV_RF_RESET_B
bscan_shops_mux_all_s5_1p8,XXGPP_F_6_CNV_PA_BLANKING
bscan_shops_mux_all_s5_1p8,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_all_s5_1p8,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_all_s5_1p8,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_all_s5_1p8,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_all_s5_1p8,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_shops_mux_all_s5_1p8,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_all_s5_1p8,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_all_s5_1p8,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_shops_mux_all_s5_1p8,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_shops_mux_all_s5_1p8,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_all_s5_1p8,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_all_s5_1p8,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_all_s5_1p8,XXGPP_F_20
bscan_shops_mux_all_s5_1p8,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_all_s5_1p8,XXGPP_V_13_CATERR_B
bscan_shops_mux_all_s5_1p8,XXGPP_V_14_FORCEPR_B
bscan_shops_mux_all_s5_1p8,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_all_s5_1p8,XXGPP_V_16_VCCST_EN
bscan_shops_mux_all_s5_1p8,XXGPP_C_6_SML1CLK
bscan_shops_mux_all_s5_1p8,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s5_1p8,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_all_s5_1p8,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_shops_mux_all_s6_1p8,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_shops_mux_all_s6_1p8,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_shops_mux_all_s6_1p8,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_shops_mux_all_s6_1p8,XXGPP_F_4_CNV_RF_RESET_B
bscan_shops_mux_all_s6_1p8,XXGPP_F_5_CRF_CLKREQ
bscan_shops_mux_all_s6_1p8,XXGPP_F_6_CNV_PA_BLANKING
bscan_shops_mux_all_s6_1p8,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_shops_mux_all_s6_1p8,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_shops_mux_all_s6_1p8,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_shops_mux_all_s6_1p8,XXGPP_F_10_A_ISH_GP_6
bscan_shops_mux_all_s6_1p8,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_shops_mux_all_s6_1p8,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_shops_mux_all_s6_1p8,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_shops_mux_all_s6_1p8,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_shops_mux_all_s6_1p8,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_shops_mux_all_s6_1p8,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_shops_mux_all_s6_1p8,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_shops_mux_all_s6_1p8,XXGPP_F_20
bscan_shops_mux_all_s6_1p8,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_shops_mux_all_s6_1p8,XXGPP_V_13_CATERR_B
bscan_shops_mux_all_s6_1p8,XXGPP_V_14_FORCEPR_B
bscan_shops_mux_all_s6_1p8,XXGPP_V_15_THERMTRIP_B
bscan_shops_mux_all_s6_1p8,XXGPP_V_16_VCCST_EN
bscan_shops_mux_all_s6_1p8,XXGPP_C_6_SML1CLK
bscan_shops_mux_all_s6_1p8,XXGPP_E_7_DDPA_CTRLCLK
bscan_shops_mux_all_s6_1p8,XXGPP_E_8_DDPA_CTRLDATA
bscan_shops_mux_all_s6_1p8,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_mux1_gpp_grp1,XXGPP_B_23_TIME_SYNC_1_ISH_GP_6
bscan_mux1_gpp_grp1,XXGPP_B_4_BK_0_SBK_0_ISH_GP_0
bscan_mux1_gpp_grp1,XXGPP_C_0_SMBCLK
bscan_mux1_gpp_grp1,XXGPP_C_1_SMBDATA
bscan_mux1_gpp_grp1,XXGPP_C_10_SRCCLKREQ1_B
bscan_mux1_gpp_grp1,XXGPP_C_15
bscan_mux1_gpp_grp1,XXGPP_C_2_SMBALERT_B
bscan_mux1_gpp_grp1,XXGPP_C_3_SML0CLK
bscan_mux1_gpp_grp1,XXGPP_C_4_SML0DATA
bscan_mux1_gpp_grp1,XXGPP_C_5_SML0ALERT_B
bscan_mux1_gpp_grp1,XXGPP_C_6_SML1CLK
bscan_mux1_gpp_grp1,XXGPP_E_10
bscan_mux1_gpp_grp1,XXGPP_E_6
bscan_mux1_gpp_grp1,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux1_gpp_grp1,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux1_gpp_grp1,XXGPP_E_9_USB2_OC0_B
bscan_mux1_gpp_grp1,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux1_gpp_grp1,XXGPP_F_10_A_ISH_GP_6
bscan_mux1_gpp_grp1,XXGPP_F_19
bscan_mux1_gpp_grp1,XXGPP_F_20
bscan_mux1_gpp_grp1,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_mux1_gpp_grp1,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_mux1_gpp_grp1,XXGPP_F_4_CNV_RF_RESET_B
bscan_mux1_gpp_grp1,XXGPP_F_5_CRF_CLKREQ
bscan_mux1_gpp_grp1,XXGPP_F_6_CNV_PA_BLANKING
bscan_mux1_gpp_grp1,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux1_gpp_grp1,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux1_gpp_grp1,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_mux1_gpp_grp1,XXGPP_H_2
bscan_mux1_gpp_grp1,XXGPP_V_0_BATLOW_B
bscan_mux1_gpp_grp1,XXGPP_V_1_AC_PRESENT
bscan_mux1_gpp_grp1,XXGPP_V_10_LANPHYPC
bscan_mux1_gpp_grp1,XXGPP_V_12_WAKE_B
bscan_mux1_gpp_grp1,XXGPP_V_13_CATERR_B
bscan_mux1_gpp_grp1,XXGPP_V_14_FORCEPR_B
bscan_mux1_gpp_grp1,XXGPP_V_15_THERMTRIP_B
bscan_mux1_gpp_grp1,XXGPP_V_16_VCCST_EN
bscan_mux1_gpp_grp1,XXGPP_V_2_SOC_WAKE_B
bscan_mux1_gpp_grp1,XXGPP_V_3_PWRBTN_B
bscan_mux1_gpp_grp1,XXGPP_V_4_SLP_S3_B
bscan_mux1_gpp_grp1,XXGPP_V_5_SLP_S4_B
bscan_mux1_gpp_grp1,XXGPP_V_6_SLP_A_B
bscan_mux1_gpp_grp1,XXGPP_V_7_SUSCLK
bscan_mux1_gpp_grp1,XXGPP_V_8_SLP_WLAN_B
bscan_mux1_gpp_grp1,XXGPP_V_9_SLP_S5_B
bscan_mux1_gpp_grp2,XXGPP_A_3_ESPI_IO_3_PRIACK_B
bscan_mux1_gpp_grp2,XXGPP_D_22_BPKI3C_SDA
bscan_mux1_gpp_grp2,XXGPP_D_23_BPKI3C_SCL
bscan_mux1_gpp_grp2,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux1_gpp_grp2,XXGPP_F_2_CNV_RGI_DT_UART2_TXD
bscan_mux1_gpp_grp2,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_mux1_gpp_grp2,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux1_gpp_grp2,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux1_gpp_grp2,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_mux1_gpp_grp2,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_mux1_gpp_grp2,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux1_gpp_grp2,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux1_gpp_grp2,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux1_gpp_grp2,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux1_cnv_clk,XXCNV_WR_Y_WT_CLK_N
bscan_mux1_cnv_clk,XXCNV_WR_Y_WT_CLK_P
bscan_mux1_cnv_dpin_n,XXCNV_WR_Y_WT_D0_N
bscan_mux1_cnv_dpin_n,XXCNV_WR_Y_WT_D1_N
bscan_mux1_cnv_dpin_p,XXCNV_WR_Y_WT_D0_P
bscan_mux1_cnv_dpin_p,XXCNV_WR_Y_WT_D1_P
bscan_mux1_csi_ck_n,XXCSI_A_C1_CK_N
bscan_mux1_csi_ck_n,XXCSI_B_C1_CK_N
bscan_mux1_csi_ck_n,XXCSI_C_C1_CK_N
bscan_mux1_csi_ck_p,XXCSI_A_C0_CK_P
bscan_mux1_csi_ck_p,XXCSI_B_C0_CK_P
bscan_mux1_csi_ck_p,XXCSI_C_C0_CK_P
bscan_mux1_csi_n,XXCSI_A_B0_D0_N
bscan_mux1_csi_n,XXCSI_A_B1_D1_N
bscan_mux1_csi_n,XXCSI_B_B0_D0_N
bscan_mux1_csi_n,XXCSI_B_B1_D1_N
bscan_mux1_csi_n,XXCSI_C_B0_D0_N
bscan_mux1_csi_n,XXCSI_C_B1_D1_N
bscan_mux1_csi_p,XXCSI_A_A0_D0_P
bscan_mux1_csi_p,XXCSI_A_A1_D1_P
bscan_mux1_csi_p,XXCSI_B_A0_D0_P
bscan_mux1_csi_p,XXCSI_B_A1_D1_P
bscan_mux1_csi_p,XXCSI_C_A0_D0_P
bscan_mux1_csi_p,XXCSI_C_A1_D1_P
bscan_mux1_ddi_aux,XXDDI_A_AUX_N
bscan_mux1_ddi_aux,XXDDI_A_AUX_P
bscan_mux1_ddi_n,XXDDI_A_TX_0_N
bscan_mux1_ddi_n,XXDDI_A_TX_1_N
bscan_mux1_ddi_n,XXDDI_A_TX_2_N
bscan_mux1_ddi_n,XXDDI_A_TX_3_N
bscan_mux1_ddi_p,XXDDI_A_TX_0_P
bscan_mux1_ddi_p,XXDDI_A_TX_1_P
bscan_mux1_ddi_p,XXDDI_A_TX_2_P
bscan_mux1_ddi_p,XXDDI_A_TX_3_P
bscan_mux1_pcie4_rxn,XXPCIE_GEN4_1_LAN_0_RX_N
bscan_mux1_pcie4_rxn,XXPCIE_GEN4_2_RX_N
bscan_mux1_pcie4_rxn,XXPCIE_GEN4_3_RX_N
bscan_mux1_pcie4_rxn,XXPCIE_GEN4_4_RX_N
bscan_mux1_pcie4_rxn,XXPCIE_GEN4_5_RX_N
bscan_mux1_pcie4_rxn,XXPCIE_GEN4_6_RX_N
bscan_mux1_pcie4_rxn,XXPCIE_GEN4_7_RX_N
bscan_mux1_pcie4_rxn,XXPCIE_GEN4_8_RX_N
bscan_mux1_pcie4_rxp,XXPCIE_GEN4_1_LAN_0_RX_P
bscan_mux1_pcie4_rxp,XXPCIE_GEN4_2_RX_P
bscan_mux1_pcie4_rxp,XXPCIE_GEN4_3_RX_P
bscan_mux1_pcie4_rxp,XXPCIE_GEN4_4_RX_P
bscan_mux1_pcie4_rxp,XXPCIE_GEN4_5_RX_P
bscan_mux1_pcie4_rxp,XXPCIE_GEN4_6_RX_P
bscan_mux1_pcie4_rxp,XXPCIE_GEN4_7_RX_P
bscan_mux1_pcie4_rxp,XXPCIE_GEN4_8_RX_P
bscan_mux1_pcie4_txn,XXPCIE_GEN4_1_LAN_0_TX_N
bscan_mux1_pcie4_txn,XXPCIE_GEN4_2_TX_N
bscan_mux1_pcie4_txn,XXPCIE_GEN4_3_TX_N
bscan_mux1_pcie4_txn,XXPCIE_GEN4_4_TX_N
bscan_mux1_pcie4_txn,XXPCIE_GEN4_5_TX_N
bscan_mux1_pcie4_txn,XXPCIE_GEN4_6_TX_N
bscan_mux1_pcie4_txn,XXPCIE_GEN4_7_TX_N
bscan_mux1_pcie4_txn,XXPCIE_GEN4_8_TX_N
bscan_mux1_pcie4_txp,XXPCIE_GEN4_1_LAN_0_TX_P
bscan_mux1_pcie4_txp,XXPCIE_GEN4_2_TX_P
bscan_mux1_pcie4_txp,XXPCIE_GEN4_3_TX_P
bscan_mux1_pcie4_txp,XXPCIE_GEN4_4_TX_P
bscan_mux1_pcie4_txp,XXPCIE_GEN4_5_TX_P
bscan_mux1_pcie4_txp,XXPCIE_GEN4_6_TX_P
bscan_mux1_pcie4_txp,XXPCIE_GEN4_7_TX_P
bscan_mux1_pcie4_txp,XXPCIE_GEN4_8_TX_P
bscan_mux1_pcie5_rxn,XXPCIE_GEN5_1_RX_N
bscan_mux1_pcie5_rxn,XXPCIE_GEN5_2_RX_N
bscan_mux1_pcie5_rxn,XXPCIE_GEN5_3_RX_N
bscan_mux1_pcie5_rxn,XXPCIE_GEN5_4_RX_N
bscan_mux1_pcie5_rxp,XXPCIE_GEN5_1_RX_P
bscan_mux1_pcie5_rxp,XXPCIE_GEN5_2_RX_P
bscan_mux1_pcie5_rxp,XXPCIE_GEN5_3_RX_P
bscan_mux1_pcie5_rxp,XXPCIE_GEN5_4_RX_P
bscan_mux1_pcie5_txn,XXPCIE_GEN5_1_TX_N
bscan_mux1_pcie5_txn,XXPCIE_GEN5_2_TX_N
bscan_mux1_pcie5_txn,XXPCIE_GEN5_3_TX_N
bscan_mux1_pcie5_txn,XXPCIE_GEN5_4_TX_N
bscan_mux1_pcie5_txp,XXPCIE_GEN5_1_TX_P
bscan_mux1_pcie5_txp,XXPCIE_GEN5_2_TX_P
bscan_mux1_pcie5_txp,XXPCIE_GEN5_3_TX_P
bscan_mux1_pcie5_txp,XXPCIE_GEN5_4_TX_P
bscan_mux1_prdy_preq,XXPRDY_B
bscan_mux1_prdy_preq,XXPREQ_B
RTC1,XXRTCX1__DP
RTC2,XXRTCX2
bscan_mux1_rtcx1,XXRTCX1__DP
bscan_mux1_rtcx2,XXRTCX2
bscan_mux1_typec_auxpad,XXTYPEC_0_AUXPAD_N
bscan_mux1_typec_auxpad,XXTYPEC_0_AUXPAD_P
bscan_mux1_typec_auxpad,XXTYPEC_1_AUXPAD_N
bscan_mux1_typec_auxpad,XXTYPEC_1_AUXPAD_P
bscan_mux1_typec_auxpad,XXTYPEC_2_AUXPAD_N
bscan_mux1_typec_auxpad,XXTYPEC_2_AUXPAD_P
bscan_mux1_typec_auxpad,XXTYPEC_3_AUXPAD_N
bscan_mux1_typec_auxpad,XXTYPEC_3_AUXPAD_P
bscan_mux1_typec_rxn,XXTYPEC_0_TXRX0_N
bscan_mux1_typec_rxn,XXTYPEC_0_TXRX1_N
bscan_mux1_typec_rxn,XXTYPEC_1_TXRX0_N
bscan_mux1_typec_rxn,XXTYPEC_1_TXRX1_N
bscan_mux1_typec_rxn,XXTYPEC_2_TXRX0_N
bscan_mux1_typec_rxn,XXTYPEC_2_TXRX1_N
bscan_mux1_typec_rxn,XXTYPEC_3_TXRX0_N
bscan_mux1_typec_rxn,XXTYPEC_3_TXRX1_N
bscan_mux1_typec_rxp,XXTYPEC_0_TXRX0_P
bscan_mux1_typec_rxp,XXTYPEC_0_TXRX1_P
bscan_mux1_typec_rxp,XXTYPEC_1_TXRX0_P
bscan_mux1_typec_rxp,XXTYPEC_1_TXRX1_P
bscan_mux1_typec_rxp,XXTYPEC_2_TXRX0_P
bscan_mux1_typec_rxp,XXTYPEC_2_TXRX1_P
bscan_mux1_typec_rxp,XXTYPEC_3_TXRX0_P
bscan_mux1_typec_rxp,XXTYPEC_3_TXRX1_P
bscan_mux1_typec_txn,XXTYPEC_0_TX0_N
bscan_mux1_typec_txn,XXTYPEC_0_TX1_N
bscan_mux1_typec_txn,XXTYPEC_1_TX0_N
bscan_mux1_typec_txn,XXTYPEC_1_TX1_N
bscan_mux1_typec_txn,XXTYPEC_2_TX0_N
bscan_mux1_typec_txn,XXTYPEC_2_TX1_N
bscan_mux1_typec_txn,XXTYPEC_3_TX0_N
bscan_mux1_typec_txn,XXTYPEC_3_TX1_N
bscan_mux1_typec_txp,XXTYPEC_0_TX0_P
bscan_mux1_typec_txp,XXTYPEC_0_TX1_P
bscan_mux1_typec_txp,XXTYPEC_1_TX0_P
bscan_mux1_typec_txp,XXTYPEC_1_TX1_P
bscan_mux1_typec_txp,XXTYPEC_2_TX0_P
bscan_mux1_typec_txp,XXTYPEC_2_TX1_P
bscan_mux1_typec_txp,XXTYPEC_3_TX0_P
bscan_mux1_typec_txp,XXTYPEC_3_TX1_P
bscan_mux1_ufs_n,XXUFS_0_RX_Y_TX_N
bscan_mux1_ufs_n,XXUFS_1_RX_Y_TX_N
bscan_mux1_ufs_p,XXUFS_0_RX_Y_TX_P
bscan_mux1_ufs_p,XXUFS_1_RX_Y_TX_P
bscan_mux1_usb2_n,XXUSB2_1_N
bscan_mux1_usb2_n,XXUSB2_2_N
bscan_mux1_usb2_n,XXUSB2_3_N
bscan_mux1_usb2_n,XXUSB2_4_N
bscan_mux1_usb2_n,XXUSB2_5_N
bscan_mux1_usb2_n,XXUSB2_6_N
bscan_mux1_usb2_n,XXUSB2_7_N
bscan_mux1_usb2_n,XXUSB2_8_N
bscan_mux1_usb2_p,XXUSB2_1_P
bscan_mux1_usb2_p,XXUSB2_2_P
bscan_mux1_usb2_p,XXUSB2_3_P
bscan_mux1_usb2_p,XXUSB2_4_P
bscan_mux1_usb2_p,XXUSB2_5_P
bscan_mux1_usb2_p,XXUSB2_6_P
bscan_mux1_usb2_p,XXUSB2_7_P
bscan_mux1_usb2_p,XXUSB2_8_P
bscan_mux1_usb3_rxn,XXUSB3_1_RX_N
bscan_mux1_usb3_rxn,XXUSB3_2_RX_N
bscan_mux1_usb3_rxp,XXUSB3_1_RX_P
bscan_mux1_usb3_rxp,XXUSB3_2_RX_P
bscan_mux1_usb3_txn,XXUSB3_1_TX_N
bscan_mux1_usb3_txn,XXUSB3_2_TX_N
bscan_mux1_usb3_txp,XXUSB3_1_TX_P
bscan_mux1_usb3_txp,XXUSB3_2_TX_P
bscan_mux1_spi_io,XXSPI0_IO_2
bscan_mux1_spi_io,XXSPI0_IO_3
bscan_mux1_intruder,XXINTRUDER_B
bscan_mux2_gpp_grp1,XXGPP_C_6_SML1CLK
bscan_mux2_gpp_grp1,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux2_gpp_grp1,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux2_gpp_grp1,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux2_gpp_grp1,XXGPP_F_10_A_ISH_GP_6
bscan_mux2_gpp_grp1,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_mux2_gpp_grp1,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux2_gpp_grp1,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux2_gpp_grp1,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_mux2_gpp_grp1,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux2_gpp_grp1,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux2_gpp_grp1,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux2_gpp_grp1,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_mux2_gpp_grp1,XXGPP_F_4_CNV_RF_RESET_B
bscan_mux2_gpp_grp1,XXGPP_F_5_CRF_CLKREQ
bscan_mux2_gpp_grp1,XXGPP_F_6_CNV_PA_BLANKING
bscan_mux2_gpp_grp1,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux2_gpp_grp1,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux2_gpp_grp1,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_mux2_gpp_grp1,XXGPP_V_16_VCCST_EN
bscan_mux2_gpp_grp2,XXGPP_V_15_THERMTRIP_B
bscan_mux2_jtag_mbpb,XXGPP_F_20
bscan_mux2_jtag_mbpb,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux2_jtag_mbpb,XXGPP_V_13_CATERR_B
bscan_mux2_jtag_mbpb,XXGPP_V_14_FORCEPR_B
bscan_mux2_mlk_rst_b,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux3_gpp_grp1,XXGPP_C_6_SML1CLK
bscan_mux3_gpp_grp1,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux3_gpp_grp1,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux3_gpp_grp1,XXGPP_V_13_CATERR_B
bscan_mux3_gpp_grp1,XXGPP_V_14_FORCEPR_B
bscan_mux3_gpp_grp1,XXGPP_V_15_THERMTRIP_B
bscan_mux3_gpp_grp2,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux3_gpp_grp2,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux3_isclk_p,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux3_isclk_p,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_mux3_isclk_p,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux3_isclk_p,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_mux3_isclk_p,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux3_isclk_p,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_mux3_isclk_p,XXGPP_F_5_CRF_CLKREQ
bscan_mux3_isclk_p,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux3_isclk_p,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_mux3_isclk_n,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux3_isclk_n,XXGPP_F_10_A_ISH_GP_6
bscan_mux3_isclk_n,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux3_isclk_n,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_mux3_isclk_n,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux3_isclk_n,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_mux3_isclk_n,XXGPP_F_4_CNV_RF_RESET_B
bscan_mux3_isclk_n,XXGPP_F_6_CNV_PA_BLANKING
bscan_mux3_isclk_n,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux3_mlk_clk,XXGPP_F_20
bscan_mux3_ddsp_hpda,XXGPP_V_16_VCCST_EN
bscan_mux4_gpp_grp1,XXGPP_C_6_SML1CLK
bscan_mux4_gpp_grp1,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux4_gpp_grp1,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux4_gpp_grp1,XXGPP_F_10_A_ISH_GP_6
bscan_mux4_gpp_grp1,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux4_gpp_grp1,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux4_gpp_grp1,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux4_gpp_grp1,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux4_gpp_grp1,XXGPP_F_20
bscan_mux4_gpp_grp1,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux4_gpp_grp1,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_mux4_gpp_grp1,XXGPP_F_6_CNV_PA_BLANKING
bscan_mux4_gpp_grp1,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux4_gpp_grp1,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_mux4_gpp_grp1,XXGPP_V_13_CATERR_B
bscan_mux4_gpp_grp1,XXGPP_V_14_FORCEPR_B
bscan_mux4_gpp_grp1,XXGPP_V_15_THERMTRIP_B
bscan_mux4_gpp_grp1,XXGPP_V_16_VCCST_EN
bscan_mux4_gpp_grp2,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux4_gpp_grp2,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux4_gpp_grp2,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux4_gpp_grp2,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_mux4_gpp_grp2,XXGPP_F_4_CNV_RF_RESET_B
bscan_mux4_gpp_grp2,XXGPP_F_5_CRF_CLKREQ
bscan_mux4_gpp_grp2,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux5_gpp_grp1,XXGPP_C_6_SML1CLK
bscan_mux5_gpp_grp1,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux5_gpp_grp1,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux5_gpp_grp1,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux5_gpp_grp1,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux5_gpp_grp1,XXGPP_F_10_A_ISH_GP_6
bscan_mux5_gpp_grp1,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_mux5_gpp_grp1,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux5_gpp_grp1,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux5_gpp_grp1,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_mux5_gpp_grp1,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_mux5_gpp_grp1,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux5_gpp_grp1,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux5_gpp_grp1,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux5_gpp_grp1,XXGPP_F_20
bscan_mux5_gpp_grp1,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_mux5_gpp_grp1,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_mux5_gpp_grp1,XXGPP_F_4_CNV_RF_RESET_B
bscan_mux5_gpp_grp1,XXGPP_F_6_CNV_PA_BLANKING
bscan_mux5_gpp_grp1,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux5_gpp_grp1,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux5_gpp_grp1,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_mux5_gpp_grp1,XXGPP_V_13_CATERR_B
bscan_mux5_gpp_grp1,XXGPP_V_14_FORCEPR_B
bscan_mux5_gpp_grp1,XXGPP_V_15_THERMTRIP_B
bscan_mux5_gpp_grp1,XXGPP_V_16_VCCST_EN
bscan_mux5_gpp_grp2,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux6_gpp_grp1,XXGPP_C_6_SML1CLK
bscan_mux6_gpp_grp1,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux6_gpp_grp1,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux6_gpp_grp1,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux6_gpp_grp1,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux6_gpp_grp1,XXGPP_F_10_A_ISH_GP_6
bscan_mux6_gpp_grp1,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_mux6_gpp_grp1,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux6_gpp_grp1,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux6_gpp_grp1,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_mux6_gpp_grp1,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux6_gpp_grp1,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux6_gpp_grp1,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux6_gpp_grp1,XXGPP_F_20
bscan_mux6_gpp_grp1,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux6_gpp_grp1,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_mux6_gpp_grp1,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_mux6_gpp_grp1,XXGPP_F_4_CNV_RF_RESET_B
bscan_mux6_gpp_grp1,XXGPP_F_5_CRF_CLKREQ
bscan_mux6_gpp_grp1,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux6_gpp_grp1,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux6_gpp_grp1,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_mux6_gpp_grp1,XXGPP_V_14_FORCEPR_B
bscan_mux6_gpp_grp1,XXGPP_V_15_THERMTRIP_B
bscan_mux6_gpp_grp1,XXGPP_V_16_VCCST_EN
bscan_mux6_gpp_grp2,XXGPP_V_13_CATERR_B
bscan_mux6_spi0,XXGPP_F_6_CNV_PA_BLANKING
bscan_mux7_gpp_grp1,XXGPP_C_6_SML1CLK
bscan_mux7_gpp_grp1,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_mux7_gpp_grp1,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_mux7_gpp_grp1,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_mux7_gpp_grp1,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_mux7_gpp_grp1,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_mux7_gpp_grp1,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_mux7_gpp_grp1,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_mux7_gpp_grp1,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_mux7_gpp_grp1,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_mux7_gpp_grp1,XXGPP_F_20
bscan_mux7_gpp_grp1,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_mux7_gpp_grp1,XXGPP_V_13_CATERR_B
bscan_mux7_gpp_grp1,XXGPP_V_14_FORCEPR_B
bscan_mux7_gpp_grp1,XXGPP_V_15_THERMTRIP_B
bscan_mux7_gpp_grp1,XXGPP_V_16_VCCST_EN
bscan_mux7_gpp_grp2,XXGPP_E_8_DDPA_CTRLDATA
bscan_mux7_mlk_data,XXGPP_E_7_DDPA_CTRLCLK
bscan_mux7_spi0,XXGPP_F_10_A_ISH_GP_6
bscan_mux7_spi0,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_mux7_spi0,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_mux7_spi0,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_mux7_spi0,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_soc_gppf_0,XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B
bscan_soc_gppf_1,XXGPP_F_1_CNV_BRI_RSP_UART2_RXD
bscan_soc_gppf_3,XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B
bscan_soc_gppf_4,XXGPP_F_4_CNV_RF_RESET_B
bscan_soc_gppf_5,XXGPP_F_5_CRF_CLKREQ
bscan_soc_gppf_6,XXGPP_F_6_CNV_PA_BLANKING
bscan_soc_gppf_7,XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2
bscan_soc_gppf_8,XXGPP_F_8_FUSA_DIAGTEST_MODE
bscan_soc_gppf_9,XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B
bscan_soc_gppf_10,XXGPP_F_10_A_ISH_GP_6
bscan_soc_gppf_11,XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK
bscan_soc_gppf_12,XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL
bscan_soc_gppf_13,XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA
bscan_soc_gppf_14,XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI
bscan_soc_gppf_15,XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO
bscan_soc_gppf_16,XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK
bscan_soc_gppf_17,XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B
bscan_soc_gppf_18,XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B
bscan_soc_gppf_20,XXGPP_F_20
bscan_soc_gppf_22,XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8
bscan_soc_gppf_23,XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9
bscan_soc_gppv_13,XXGPP_V_13_CATERR_B
bscan_soc_gppv_14,XXGPP_V_14_FORCEPR_B
bscan_soc_gppv_15,XXGPP_V_15_THERMTRIP_B
bscan_soc_gppv_16,XXGPP_V_16_VCCST_EN
bscan_soc_gppe_7,XXGPP_E_7_DDPA_CTRLCLK
bscan_soc_gppe_8,XXGPP_E_8_DDPA_CTRLDATA
bscan_soc_gppc_6,XXGPP_C_6_SML1CLK
bscan_soc_cnv,XXCNV_WR_Y_WT_CLK_N
bscan_soc_cnv,XXCNV_WR_Y_WT_CLK_P
bscan_soc_cnv,XXCNV_WR_Y_WT_D0_N
bscan_soc_cnv,XXCNV_WR_Y_WT_D0_P
bscan_soc_cnv,XXCNV_WR_Y_WT_D1_N
bscan_soc_cnv,XXCNV_WR_Y_WT_D1_P
bscan_soc_ddi,XXDDI_A_TX_0_N
bscan_soc_ddi,XXDDI_A_TX_0_P
bscan_soc_ddi,XXDDI_A_TX_1_N
bscan_soc_ddi,XXDDI_A_TX_1_P
bscan_soc_ddi,XXDDI_A_TX_3_N
bscan_soc_ddi,XXDDI_A_TX_3_P
bscan_soc_ddi,XXDDI_A_TX_2_N
bscan_soc_ddi,XXDDI_A_TX_2_P
cdie_bscan_leakage_legacy_pins,XXVIDSCK
cdie_bscan_leakage_legacy_pins,XXVIDALERT_B
cdie_bscan_leakage_legacy_pins,XXVIDSOUT
cdie_bscan_leakage_legacy_pins,XXPECI
cdie_bscan_vix_legacy_pins,XXVIDALERT_B
cdie_bscan_vix_legacy_pins,XXVIDSOUT
cdie_bscan_vix_legacy_pins,XXPECI
cdie_bscan_vox_legacy_pins,XXVIDSCK
cdie_bscan_vox_legacy_pins,XXVIDSOUT
cdie_bscan_vox_legacy_pins,XXPECI
csi_all_pins,XXCSI_A_A0_D0_P
csi_all_pins,XXCSI_A_A1_D1_P
csi_all_pins,XXCSI_A_B0_D0_N
csi_all_pins,XXCSI_A_B1_D1_N
csi_all_pins,XXCSI_A_C0_CK_P
csi_all_pins,XXCSI_A_C1_CK_N
csi_all_pins,XXCSI_B_A0_D0_P
csi_all_pins,XXCSI_B_A1_D1_P
csi_all_pins,XXCSI_B_B0_D0_N
csi_all_pins,XXCSI_B_B1_D1_N
csi_all_pins,XXCSI_B_C0_CK_P
csi_all_pins,XXCSI_B_C1_CK_N
csi_all_pins,XXCSI_C_A0_D0_P
csi_all_pins,XXCSI_C_A1_D1_P
csi_all_pins,XXCSI_C_B0_D0_N
csi_all_pins,XXCSI_C_B1_D1_N
csi_all_pins,XXCSI_C_C0_CK_P
csi_all_pins,XXCSI_C_C1_CK_N
csi_pabc_all_p_pins,XXCSI_A_A0_D0_P
csi_pabc_all_p_pins,XXCSI_A_A1_D1_P
csi_pabc_all_p_pins,XXCSI_A_C0_CK_P
csi_pabc_all_p_pins,XXCSI_B_A0_D0_P
csi_pabc_all_p_pins,XXCSI_B_A1_D1_P
csi_pabc_all_p_pins,XXCSI_B_C0_CK_P
csi_pabc_all_p_pins,XXCSI_C_A0_D0_P
csi_pabc_all_p_pins,XXCSI_C_A1_D1_P
csi_pabc_all_p_pins,XXCSI_C_C0_CK_P
csi_pabc_all_n_pins,XXCSI_A_B0_D0_N
csi_pabc_all_n_pins,XXCSI_A_B1_D1_N
csi_pabc_all_n_pins,XXCSI_A_C1_CK_N
csi_pabc_all_n_pins,XXCSI_B_B0_D0_N
csi_pabc_all_n_pins,XXCSI_B_B1_D1_N
csi_pabc_all_n_pins,XXCSI_B_C1_CK_N
csi_pabc_all_n_pins,XXCSI_C_B0_D0_N
csi_pabc_all_n_pins,XXCSI_C_B1_D1_N
csi_pabc_all_n_pins,XXCSI_C_C1_CK_N
csi_pa_all_p_pins,XXCSI_A_A0_D0_P
csi_pa_all_p_pins,XXCSI_A_A1_D1_P
csi_pa_all_p_pins,XXCSI_A_C0_CK_P
csi_pa_all_n_pins,XXCSI_A_B0_D0_N
csi_pa_all_n_pins,XXCSI_A_B1_D1_N
csi_pa_all_n_pins,XXCSI_A_C1_CK_N
csi_pb_all_p_pins,XXCSI_B_A0_D0_P
csi_pb_all_p_pins,XXCSI_B_A1_D1_P
csi_pb_all_p_pins,XXCSI_B_C0_CK_P
csi_pb_all_n_pins,XXCSI_B_B0_D0_N
csi_pb_all_n_pins,XXCSI_B_B1_D1_N
csi_pb_all_n_pins,XXCSI_B_C1_CK_N
csi_pc_all_p_pins,XXCSI_C_A0_D0_P
csi_pc_all_p_pins,XXCSI_C_A1_D1_P
csi_pc_all_p_pins,XXCSI_C_C0_CK_P
csi_pc_all_n_pins,XXCSI_C_B0_D0_N
csi_pc_all_n_pins,XXCSI_C_B1_D1_N
csi_pc_all_n_pins,XXCSI_C_C1_CK_N
csi_pabc_all_data_p_pins,XXCSI_A_A0_D0_P
csi_pabc_all_data_p_pins,XXCSI_A_A1_D1_P
csi_pabc_all_data_p_pins,XXCSI_B_A0_D0_P
csi_pabc_all_data_p_pins,XXCSI_B_A1_D1_P
csi_pabc_all_data_p_pins,XXCSI_C_A0_D0_P
csi_pabc_all_data_p_pins,XXCSI_C_A1_D1_P
csi_pabc_all_data_n_pins,XXCSI_A_B0_D0_N
csi_pabc_all_data_n_pins,XXCSI_A_B1_D1_N
csi_pabc_all_data_n_pins,XXCSI_B_B0_D0_N
csi_pabc_all_data_n_pins,XXCSI_B_B1_D1_N
csi_pabc_all_data_n_pins,XXCSI_C_B0_D0_N
csi_pabc_all_data_n_pins,XXCSI_C_B1_D1_N
csi_pa_all_data_p_pins,XXCSI_A_A0_D0_P
csi_pa_all_data_p_pins,XXCSI_A_A1_D1_P
csi_pa_all_data_n_pins,XXCSI_A_B0_D0_N
csi_pa_all_data_n_pins,XXCSI_A_B1_D1_N
csi_pb_all_data_p_pins,XXCSI_B_A0_D0_P
csi_pb_all_data_p_pins,XXCSI_B_A1_D1_P
csi_pb_all_data_n_pins,XXCSI_B_B0_D0_N
csi_pb_all_data_n_pins,XXCSI_B_B1_D1_N
csi_pc_all_data_p_pins,XXCSI_C_A0_D0_P
csi_pc_all_data_p_pins,XXCSI_C_A1_D1_P
csi_pc_all_data_n_pins,XXCSI_C_B0_D0_N
csi_pc_all_data_n_pins,XXCSI_C_B1_D1_N
csi_pabc_all_trio_0_pins,XXCSI_A_A0_D0_P
csi_pabc_all_trio_0_pins,XXCSI_A_B0_D0_N
csi_pabc_all_trio_0_pins,XXCSI_A_C0_CK_P
csi_pabc_all_trio_0_pins,XXCSI_B_A0_D0_P
csi_pabc_all_trio_0_pins,XXCSI_B_B0_D0_N
csi_pabc_all_trio_0_pins,XXCSI_B_C0_CK_P
csi_pabc_all_trio_0_pins,XXCSI_C_A0_D0_P
csi_pabc_all_trio_0_pins,XXCSI_C_B0_D0_N
csi_pabc_all_trio_0_pins,XXCSI_C_C0_CK_P
csi_pabc_all_trio_1_pins,XXCSI_A_A1_D1_P
csi_pabc_all_trio_1_pins,XXCSI_A_B1_D1_N
csi_pabc_all_trio_1_pins,XXCSI_A_C1_CK_N
csi_pabc_all_trio_1_pins,XXCSI_B_A1_D1_P
csi_pabc_all_trio_1_pins,XXCSI_B_B1_D1_N
csi_pabc_all_trio_1_pins,XXCSI_B_C1_CK_N
csi_pabc_all_trio_1_pins,XXCSI_C_A1_D1_P
csi_pabc_all_trio_1_pins,XXCSI_C_B1_D1_N
csi_pabc_all_trio_1_pins,XXCSI_C_C1_CK_N
csi_pa_all_trio_0_pins,XXCSI_A_A0_D0_P
csi_pa_all_trio_0_pins,XXCSI_A_B0_D0_N
csi_pa_all_trio_0_pins,XXCSI_A_C0_CK_P
csi_pa_all_trio_1_pins,XXCSI_A_A1_D1_P
csi_pa_all_trio_1_pins,XXCSI_A_B1_D1_N
csi_pa_all_trio_1_pins,XXCSI_A_C1_CK_N
csi_pb_all_trio_0_pins,XXCSI_B_A0_D0_P
csi_pb_all_trio_0_pins,XXCSI_B_B0_D0_N
csi_pb_all_trio_0_pins,XXCSI_B_C0_CK_P
csi_pb_all_trio_1_pins,XXCSI_B_A1_D1_P
csi_pb_all_trio_1_pins,XXCSI_B_B1_D1_N
csi_pb_all_trio_1_pins,XXCSI_B_C1_CK_N
csi_pc_all_trio_0_pins,XXCSI_C_A0_D0_P
csi_pc_all_trio_0_pins,XXCSI_C_B0_D0_N
csi_pc_all_trio_0_pins,XXCSI_C_C0_CK_P
csi_pc_all_trio_1_pins,XXCSI_C_A1_D1_P
csi_pc_all_trio_1_pins,XXCSI_C_B1_D1_N
csi_pc_all_trio_1_pins,XXCSI_C_C1_CK_N
reserved_lvl,XXGCD_RESERVED_0
reserved_lvl,XXGCD_RESERVED_1
tp_data_out_lvl,XXGCD_TP_DATA_OUT_0
tp_data_out_lvl,XXGCD_TP_DATA_OUT_1
tp_data_out_lvl,XXGCD_TP_DATA_OUT_2
tp_data_out_lvl,XXGCD_TP_DATA_OUT_3
tp_data_out_lvl,XXGCD_TP_DATA_OUT_4
tp_data_out_lvl,XXGCD_TP_DATA_OUT_5
tp_data_out_lvl,XXGCD_TP_DATA_OUT_6
tp_data_out_lvl,XXGCD_TP_DATA_OUT_7
tp_data_in_lvl,XXGCD_TP_DATA_IN_0
tp_data_in_lvl,XXGCD_TP_DATA_IN_1
tp_data_in_lvl,XXGCD_TP_DATA_IN_2
tp_data_in_lvl,XXGCD_TP_DATA_IN_3
tp_data_in_lvl,XXGCD_TP_DATA_IN_4
tp_data_in_lvl,XXGCD_TP_DATA_IN_5
tp_data_in_lvl,XXGCD_TP_DATA_IN_6
tp_data_in_lvl,XXGCD_TP_DATA_IN_7
view_dig_out_lvl,XXGCD_VIEW_DIG_OUT_0
view_dig_out_lvl,XXGCD_VIEW_DIG_OUT_1
view_dig_out_lvl,XXGCD_VIEW_DIG_OUT_2
vtarget_gcd_group,XXGCD_VIEW_ANA_IN_1
vref_gcd_group,XXGCD_VIEW_ANA_IN_2
TDAUAllPinGroup,TDAU_CH_PCD
TDAUAllPinGroup,TDAU_CH_GT
mzt_pwr_gt,TDYN_9_GT
mzt_dps_gt,VCCGT_HC
mzt_uei_gt,UEISLAVE_GT
dts_virtualscs_gcd,G00
dts_virtualscs_gcd,G100
dts_virtualscs_gcd,G101
dts_virtualscs_gcd,G102
dts_virtualscs_gcd,G103
dts_virtualscs_gcd,G104
dts_virtualscs_gcd,G105
dts_virtualscs_gcd,G106
dts_virtualscs_gcd,G107
dts_virtualscs_gcd,G108
dts_virtualscs_gcd,G109
dts_virtualscs_gcd,G110
dts_virtualscs_gcd,G111
dts_virtualscs_gcd,G200
dts_virtualscs_gcd,G201
dts_virtualscs_gcd,G202
dts_virtualscs_gcd,G203
dts_virtualscs_gcd,G204
dts_virtualscs_gcd,G205
dts_virtualscs_gcd,G206
dts_virtualscs_gcd,G207
dts_virtualscs_gcd,G208
dts_virtualscs_gcd,G209
