verilog xil_defaultlib --include "../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../OV7670.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/1eed/hdl/verilog/axi_stream_to_vga.v" \
"../../../bd/design_1/ip/design_1_axi_stream_to_vga_0_1/sim/design_1_axi_stream_to_vga_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/303d/hdl/verilog/LF_valid_to_AXIS.v" \
"../../../bd/design_1/ip/design_1_LF_valid_to_AXIS_0_0/sim/design_1_LF_valid_to_AXIS_0_0.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/7417/hdl/verilog/ov7670_interface.v" \
"../../../bd/design_1/ip/design_1_ov7670_interface_0_1/sim/design_1_ov7670_interface_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_1/sim/design_1_xlconcat_0_1.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/f201/hdl/verilog/axis_to_ddr_writebkb.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/f201/hdl/verilog/axis_to_ddr_writecud.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/f201/hdl/verilog/axis_to_ddr_writer_AXILiteS_s_axi.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/f201/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/f201/hdl/verilog/axis_to_ddr_writer.v" \
"../../../bd/design_1/ip/design_1_axis_to_ddr_writer_0_0/sim/design_1_axis_to_ddr_writer_0_0.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/7dfa/hdl/verilog/ddr_to_axis_reader.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/7dfa/hdl/verilog/ddr_to_axis_reader_AXILiteS_s_axi.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/7dfa/hdl/verilog/ddr_to_axis_reader_base_ddr_addr_m_axi.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/7dfa/hdl/verilog/ddr_to_axis_reader_buffer.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/7dfa/hdl/verilog/ddr_to_axis_reader_mul_8ns_32ns_40_3.v" \
"../../../bd/design_1/ip/design_1_ddr_to_axis_reader_0_1/sim/design_1_ddr_to_axis_reader_0_1.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/80a8/hdl/verilog/ov7670_LUMA_CHROMA.v" \
"../../../bd/design_1/ip/design_1_ov7670_LUMA_CHROMA_0_0/sim/design_1_ov7670_LUMA_CHROMA_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_to_ddr_writer_1_0/sim/design_1_axis_to_ddr_writer_1_0.v" \
"../../../bd/design_1/ip/design_1_axis_to_ddr_writer_2_0/sim/design_1_axis_to_ddr_writer_2_0.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_2/sim/design_1_axis_data_fifo_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_1_2/sim/design_1_axis_data_fifo_1_2.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/2bed/hdl/verilog/ddr_to_axis_reader_SD.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/2bed/hdl/verilog/ddr_to_axis_reader_SD_AXILiteS_s_axi.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/2bed/hdl/verilog/ddr_to_axis_reader_SD_base_ddr_addr_m_axi.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/2bed/hdl/verilog/ddr_to_axis_reader_SD_buffer.v" \
"../../../bd/design_1/ip/design_1_ddr_to_axis_reader_SD_0_0/sim/design_1_ddr_to_axis_reader_SD_0_0.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/7059/hdl/verilog/mux_sd_ov.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/7059/hdl/verilog/mux_sd_ov_AXILiteS_s_axi.v" \
"../../../bd/design_1/ip/design_1_mux_sd_ov_1_0/sim/design_1_mux_sd_ov_1_0.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/a302/hdl/verilog/convolution_filter.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/a302/hdl/verilog/convolution_filter_AXILiteS_s_axi.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/a302/hdl/verilog/convolution_filter_line_buffer_V_0.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/a302/hdl/verilog/convolution_filter_mul_8s_8ns_16_1.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/a302/hdl/verilog/convolution_filter_sdiv_23s_8s_23_27.v" \
"../../../bd/design_1/ip/design_1_convolution_filter_0_0/sim/design_1_convolution_filter_0_0.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/5e59/hdl/verilog/sep_convolution_filter.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/5e59/hdl/verilog/sep_convolution_filter_AXILiteS_s_axi.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/5e59/hdl/verilog/sep_convolution_filter_line_buffer_V_0.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/5e59/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_27s_27_1.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/5e59/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_27s_28_1.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/5e59/hdl/verilog/sep_convolution_filter_mac_muladd_19s_8s_28s_28_1.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/5e59/hdl/verilog/sep_convolution_filter_mac_muladd_8s_8ns_16s_17_1.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/5e59/hdl/verilog/sep_convolution_filter_mac_muladd_8s_8ns_17s_18_1.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/5e59/hdl/verilog/sep_convolution_filter_mul_mul_19s_8s_27_1.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/5e59/hdl/verilog/sep_convolution_filter_sdiv_30s_8s_30_34.v" \
"../../../bd/design_1/ip/design_1_sep_convolution_filter_0_0/sim/design_1_sep_convolution_filter_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_6/sim/design_1_xbar_6.v" \
"../../../bd/design_1/ip/design_1_xbar_4/sim/design_1_xbar_4.v" \
"../../../bd/design_1/ip/design_1_xbar_5/sim/design_1_xbar_5.v" \
"../../../bd/design_1/ip/design_1_xbar_7/sim/design_1_xbar_7.v" \
"../../../bd/design_1/ip/design_1_stream_aligner_new_f_0_0/sim/design_1_stream_aligner_new_f_0_0.v" \
"../../../bd/design_1/ip/design_1_pixel_counter_v1_0_0/sim/design_1_pixel_counter_v1_0_0.v" \
"../../../../OV7670.srcs/sources_1/bd/design_1/ipshared/3c3c/hdl/verilog/Background_subtractor.v" \
"../../../bd/design_1/ip/design_1_Background_subtractor_0_0/sim/design_1_Background_subtractor_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_3/sim/design_1_xlconstant_0_3.v" \
"../../../bd/design_1/ip/design_1_pixel_counter_v1_0_1/sim/design_1_pixel_counter_v1_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_8/sim/design_1_xbar_8.v" \
"../../../bd/design_1/ip/design_1_ddr_to_axis_reader_0_2/sim/design_1_ddr_to_axis_reader_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_reader_to_vga_0/sim/design_1_axis_data_fifo_reader_to_vga_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_4/sim/design_1_xlconstant_0_4.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
