Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 14:17:04 2020
| Host         : SKY-20200721FNZ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.788    -1720.173                   1439                 6732        0.015        0.000                      0                 6732       -0.155       -0.155                       1                  2872  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                     ------------         ----------      --------------
dphy_hs_clock_p                                           {0.000 2.380}        4.761           210.040         
  pclk                                                    {0.000 9.522}        19.044          52.510          
sys_clk_pin                                               {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_1                             {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_wiz_0_1                             {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_1/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
    system_i/rgb2dvi_0/U0/SerialClk                       {0.000 1.000}        2.000           500.000         
  clk_out2_system_clk_wiz_1_0                             {0.000 1.000}        2.000           500.000         
  clkfbout_system_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dphy_hs_clock_p                                                                                                                                                                                             2.606        0.000                       0                     9  
  pclk                                                          8.179        0.000                      0                  450        0.055        0.000                      0                  450        9.022        0.000                       0                   265  
sys_clk_pin                                                     5.811        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_1                                  -3.811    -1698.602                   1437                 4874        0.015        0.000                      0                 4874        0.264        0.000                       0                  1757  
  clkfbout_system_clk_wiz_0_1                                                                                                                                                                               7.845        0.000                       0                     3  
system_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_1_0                                   0.293        0.000                      0                 1008        0.049        0.000                      0                 1008        4.020        0.000                       0                   484  
    system_i/rgb2dvi_0/U0/SerialClk                                                                                                                                                                         0.333        0.000                       0                     8  
  clk_out2_system_clk_wiz_1_0                                                                                                                                                                              -0.155       -0.155                       1                     2  
  clkfbout_system_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.441        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   233  
system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.427        0.000                      0                   46        0.270        0.000                      0                   46       16.166        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk                         clk_out1_system_clk_wiz_0_1      -10.784      -10.784                      1                    1        2.679        0.000                      0                    1  
pclk                         clk_out1_system_clk_wiz_1_0      -10.788      -10.788                      1                    1        2.666        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { clk_rxp_0 }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y8  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y8  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   system_i/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   system_i/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    system_i/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    system_i/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.042ns  (logic 0.422ns (40.517%)  route 0.620ns (59.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.422    21.259 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.620    21.879    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X0Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.518    29.108    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.225    30.333    
                         clock uncertainty           -0.035    30.298    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)       -0.240    30.058    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.058    
                         arrival time                         -21.879    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.902ns  (logic 0.422ns (46.779%)  route 0.480ns (53.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.422    21.259 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.480    21.739    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X0Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.518    29.108    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.225    30.333    
                         clock uncertainty           -0.035    30.298    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)       -0.256    30.042    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.042    
                         arrival time                         -21.739    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.074ns  (logic 0.459ns (42.753%)  route 0.615ns (57.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.615    21.911    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[12]
    SLICE_X1Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.518    29.108    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.225    30.333    
                         clock uncertainty           -0.035    30.298    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)       -0.067    30.231    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.231    
                         arrival time                         -21.911    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.078ns  (logic 0.459ns (42.595%)  route 0.619ns (57.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.619    21.915    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X0Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.518    29.108    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.225    30.333    
                         clock uncertainty           -0.035    30.298    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)       -0.061    30.237    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.237    
                         arrival time                         -21.915    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.325ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.900ns  (logic 0.422ns (46.901%)  route 0.478ns (53.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.422    21.259 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[14]/Q
                         net (fo=1, routed)           0.478    21.737    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[14]
    SLICE_X1Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.518    29.108    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]/C
                         clock pessimism              1.225    30.333    
                         clock uncertainty           -0.035    30.298    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)       -0.236    30.062    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.062    
                         arrival time                         -21.737    
  -------------------------------------------------------------------
                         slack                                  8.325    

Slack (MET) :             8.325ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.078ns  (logic 0.459ns (42.589%)  route 0.619ns (57.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[11]/Q
                         net (fo=1, routed)           0.619    21.915    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[11]
    SLICE_X0Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.518    29.108    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[3]/C
                         clock pessimism              1.225    30.333    
                         clock uncertainty           -0.035    30.298    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)       -0.058    30.240    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.240    
                         arrival time                         -21.915    
  -------------------------------------------------------------------
                         slack                                  8.325    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.042ns  (logic 0.459ns (44.065%)  route 0.583ns (55.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.055ns = ( 29.099 - 19.044 ) 
    Source Clock Delay      (SCD):    11.306ns = ( 20.828 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.630    20.828    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y17          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.459    21.287 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.583    21.870    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[2]
    SLICE_X0Y18          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.509    29.099    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y18          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.225    30.324    
                         clock uncertainty           -0.035    30.289    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.093    30.196    system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.196    
                         arrival time                         -21.870    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.904ns  (logic 0.422ns (46.657%)  route 0.482ns (53.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.422    21.259 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.482    21.742    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X1Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.518    29.108    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.225    30.333    
                         clock uncertainty           -0.035    30.298    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)       -0.230    30.068    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.068    
                         arrival time                         -21.742    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.029ns  (logic 0.459ns (44.593%)  route 0.570ns (55.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.055ns = ( 29.099 - 19.044 ) 
    Source Clock Delay      (SCD):    11.306ns = ( 20.828 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.630    20.828    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y17          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.459    21.287 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[0]/Q
                         net (fo=1, routed)           0.570    21.857    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[0]
    SLICE_X0Y18          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.509    29.099    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y18          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]/C
                         clock pessimism              1.225    30.324    
                         clock uncertainty           -0.035    30.289    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.095    30.194    system_i/csi2_d_phy_rx_0/U0/dl0_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.194    
                         arrival time                         -21.857    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.444ns  (required time - arrival time)
  Source:                 system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.936ns  (logic 0.459ns (49.042%)  route 0.477ns (50.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.064ns = ( 29.108 - 19.044 ) 
    Source Clock Delay      (SCD):    11.315ns = ( 20.837 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     9.522    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567    13.726    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.822 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.965    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.068 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.407    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.389 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.102    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.198 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.639    20.837    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X0Y5           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.459    21.296 r  system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.477    21.773    system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X1Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000    19.044    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.590 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.518    29.108    system_i/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X1Y8           FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.225    30.333    
                         clock uncertainty           -0.035    30.298    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)       -0.081    30.217    system_i/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.217    
                         arrival time                         -21.773    
  -------------------------------------------------------------------
                         slack                                  8.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.748%)  route 0.259ns (61.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    1.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.556     3.491    system_i/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X26Y20         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.164     3.655 r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[3]/Q
                         net (fo=1, routed)           0.259     3.914    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.862     4.955    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.391     3.563    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     3.859    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.859    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/csi2dvp_0/inst/addra_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.093%)  route 0.172ns (54.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    1.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.556     3.491    system_i/csi2dvp_0/inst/s_axis_aclk
    SLICE_X31Y21         FDRE                                         r  system_i/csi2dvp_0/inst/addra_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     3.632 r  system_i/csi2dvp_0/inst/addra_r_reg[5]/Q
                         net (fo=3, routed)           0.172     3.804    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.862     4.955    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.410     3.544    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.727    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.727    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.526%)  route 0.298ns (64.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    1.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.556     3.491    system_i/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X26Y20         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.164     3.655 r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[2]/Q
                         net (fo=1, routed)           0.298     3.952    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.862     4.955    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.391     3.563    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.859    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.859    
                         arrival time                           3.952    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.193%)  route 0.246ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    1.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.556     3.491    system_i/csi_to_axis_0/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X15Y20         FDRE                                         r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.128     3.619 r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[13]/Q
                         net (fo=4, routed)           0.246     3.865    system_i/csi_to_axis_0/U0/parser_inst/D[13]
    SLICE_X18Y21         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.819     4.911    system_i/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y21         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/C
                         clock pessimism             -1.162     3.749    
    SLICE_X18Y21         FDRE (Hold_fdre_C_D)        -0.002     3.747    system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.811%)  route 0.317ns (69.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    1.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.558     3.493    system_i/csi_to_axis_0/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X11Y19         FDRE                                         r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     3.634 r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[12]/Q
                         net (fo=4, routed)           0.317     3.950    system_i/csi_to_axis_0/U0/parser_inst/D[12]
    SLICE_X18Y21         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.819     4.911    system_i/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y21         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]/C
                         clock pessimism             -1.162     3.749    
    SLICE_X18Y21         FDRE (Hold_fdre_C_D)         0.059     3.808    system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           3.950    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/lane_merge_inst/data_dl_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    1.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.560     3.495    system_i/csi_to_axis_0/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X7Y19          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_dl_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     3.636 r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_dl_reg[14]/Q
                         net (fo=1, routed)           0.091     3.727    system_i/csi_to_axis_0/U0/lane_merge_inst/data_dl[14]
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.045     3.772 r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_out[14]_i_1/O
                         net (fo=1, routed)           0.000     3.772    system_i/csi_to_axis_0/U0/lane_merge_inst/data_out[14]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.828     4.920    system_i/csi_to_axis_0/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X6Y19          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[14]/C
                         clock pessimism             -1.412     3.508    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.121     3.629    system_i/csi_to_axis_0/U0/lane_merge_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/csi2dvp_0/inst/addra_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.100%)  route 0.250ns (63.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    1.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.556     3.491    system_i/csi2dvp_0/inst/s_axis_aclk
    SLICE_X31Y21         FDRE                                         r  system_i/csi2dvp_0/inst/addra_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     3.632 r  system_i/csi2dvp_0/inst/addra_r_reg[1]/Q
                         net (fo=7, routed)           0.250     3.881    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.862     4.955    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.410     3.544    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.727    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.727    
                         arrival time                           3.881    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.822%)  route 0.368ns (69.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    1.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.552     3.487    system_i/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y22         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDRE (Prop_fdre_C_Q)         0.164     3.651 r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[7]/Q
                         net (fo=1, routed)           0.368     4.019    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.862     4.955    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.391     3.563    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     3.859    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.859    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.764%)  route 0.369ns (69.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    1.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.552     3.487    system_i/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y21         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.164     3.651 r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/Q
                         net (fo=1, routed)           0.369     4.020    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.862     4.955    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.391     3.563    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     3.859    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.859    
                         arrival time                           4.020    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.957%)  route 0.366ns (69.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    1.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.556     3.491    system_i/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X26Y20         FDRE                                         r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.164     3.655 r  system_i/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[10]/Q
                         net (fo=1, routed)           0.366     4.021    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.226     1.797    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.826 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.833    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.868 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.378    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.809 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.064    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.093 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.862     4.955    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.391     3.563    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     3.859    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.859    
                         arrival time                           4.021    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y8    system_i/csi2dvp_0/inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y3  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   system_i/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y2    system_i/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X17Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X17Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X16Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X16Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X16Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X16Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y5     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y5     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y5     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y5     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y5     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y5     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y5     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y5     system_i/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y25    system_i/csi2_d_phy_rx_0/U0/raw_fe_valid_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X17Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X17Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X17Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X16Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X16Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X16Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X16Y21   system_i/csi_to_axis_0/U0/parser_inst/packet_id_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X13Y22   system_i/csi_to_axis_0/U0/parser_inst/packet_size_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X15Y22   system_i/csi_to_axis_0/U0/parser_inst/start_of_frame_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X14Y22   system_i/csi_to_axis_0/U0/parser_inst/transfer_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X14Y22   system_i/csi_to_axis_0/U0/parser_inst/transfer_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 1.420ns (41.533%)  route 1.999ns (58.467%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.617     5.134    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y34         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.726    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.850 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.850    system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_i_3_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.628 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.925     8.553    system_i/SPI_DEMO_0/inst/En_Generator/Count0
    SLICE_X28Y37         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.499    14.837    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y37         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[24]/C
                         clock pessimism              0.275    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X28Y37         FDRE (Setup_fdre_C_R)       -0.713    14.364    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 1.420ns (41.533%)  route 1.999ns (58.467%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.617     5.134    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y34         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.726    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.850 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.850    system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_i_3_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.628 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.925     8.553    system_i/SPI_DEMO_0/inst/En_Generator/Count0
    SLICE_X28Y37         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.499    14.837    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y37         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[25]/C
                         clock pessimism              0.275    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X28Y37         FDRE (Setup_fdre_C_R)       -0.713    14.364    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 1.420ns (41.533%)  route 1.999ns (58.467%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.617     5.134    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y34         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.726    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.850 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.850    system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_i_3_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.628 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.925     8.553    system_i/SPI_DEMO_0/inst/En_Generator/Count0
    SLICE_X28Y37         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.499    14.837    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y37         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[26]/C
                         clock pessimism              0.275    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X28Y37         FDRE (Setup_fdre_C_R)       -0.713    14.364    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 1.420ns (41.533%)  route 1.999ns (58.467%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.617     5.134    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y34         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.726    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.850 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.850    system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_i_3_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.628 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.925     8.553    system_i/SPI_DEMO_0/inst/En_Generator/Count0
    SLICE_X28Y37         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.499    14.837    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y37         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[27]/C
                         clock pessimism              0.275    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X28Y37         FDRE (Setup_fdre_C_R)       -0.713    14.364    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.472ns (43.042%)  route 1.948ns (56.958%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.605     5.122    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y21         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]/Q
                         net (fo=2, routed)           0.813     6.391    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]
    SLICE_X20Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.515 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.515    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry_i_3__0_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.065 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.065    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.188    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry__0_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.416 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.126     8.542    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0
    SLICE_X21Y27         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.485    14.823    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y27         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[28]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X21Y27         FDRE (Setup_fdre_C_R)       -0.618    14.429    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.472ns (43.042%)  route 1.948ns (56.958%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.605     5.122    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y21         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]/Q
                         net (fo=2, routed)           0.813     6.391    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]
    SLICE_X20Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.515 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.515    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry_i_3__0_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.065 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.065    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.188    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry__0_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.416 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.126     8.542    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0
    SLICE_X21Y27         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.485    14.823    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y27         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[29]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X21Y27         FDRE (Setup_fdre_C_R)       -0.618    14.429    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.472ns (43.042%)  route 1.948ns (56.958%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.605     5.122    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y21         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]/Q
                         net (fo=2, routed)           0.813     6.391    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]
    SLICE_X20Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.515 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.515    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry_i_3__0_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.065 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.065    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.188    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry__0_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.416 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.126     8.542    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0
    SLICE_X21Y27         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.485    14.823    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y27         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[30]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X21Y27         FDRE (Setup_fdre_C_R)       -0.618    14.429    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.472ns (43.042%)  route 1.948ns (56.958%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.605     5.122    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y21         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]/Q
                         net (fo=2, routed)           0.813     6.391    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[5]
    SLICE_X20Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.515 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.515    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry_i_3__0_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.065 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.065    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.188    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry__0_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.416 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.126     8.542    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count0
    SLICE_X21Y27         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.485    14.823    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y27         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[31]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X21Y27         FDRE (Setup_fdre_C_R)       -0.618    14.429    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.420ns (42.660%)  route 1.909ns (57.340%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.617     5.134    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y34         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.726    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.850 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.850    system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_i_3_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.628 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.835     8.463    system_i/SPI_DEMO_0/inst/En_Generator/Count0
    SLICE_X28Y31         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493    14.831    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y31         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[0]/C
                         clock pessimism              0.275    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X28Y31         FDRE (Setup_fdre_C_R)       -0.713    14.358    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.420ns (42.660%)  route 1.909ns (57.340%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.617     5.134    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y34         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.726    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]
    SLICE_X29Y34         LUT3 (Prop_lut3_I0_O)        0.124     6.850 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.850    system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_i_3_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.400    system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.628 r  system_i/SPI_DEMO_0/inst/En_Generator/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.835     8.463    system_i/SPI_DEMO_0/inst/En_Generator/Count0
    SLICE_X28Y31         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.493    14.831    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y31         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[1]/C
                         clock pessimism              0.275    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X28Y31         FDRE (Setup_fdre_C_R)       -0.713    14.358    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  5.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     1.404    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y24         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.664    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[19]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.772 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.772    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[16]_i_1__0_n_4
    SLICE_X21Y24         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.914    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y24         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[19]/C
                         clock pessimism             -0.510     1.404    
    SLICE_X21Y24         FDRE (Hold_fdre_C_D)         0.105     1.509    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/SPI_DEMO_0/inst/En_Generator/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/En_Generator/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.418    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X30Y37         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.582 r  system_i/SPI_DEMO_0/inst/En_Generator/Clk_reg/Q
                         net (fo=3, routed)           0.175     1.757    system_i/SPI_DEMO_0/inst/En_Generator/Clk
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.802 r  system_i/SPI_DEMO_0/inst/En_Generator/Clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.802    system_i/SPI_DEMO_0/inst/En_Generator/Clk_i_1__0_n_0
    SLICE_X30Y37         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.831     1.930    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X30Y37         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Clk_reg/C
                         clock pessimism             -0.512     1.418    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.120     1.538    system_i/SPI_DEMO_0/inst/En_Generator/Clk_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.552     1.407    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y22         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.668    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[11]
    SLICE_X21Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.776 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.776    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[8]_i_1__0_n_4
    SLICE_X21Y22         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.818     1.917    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y22         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[11]/C
                         clock pessimism             -0.510     1.407    
    SLICE_X21Y22         FDRE (Hold_fdre_C_D)         0.105     1.512    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     1.404    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y25         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     1.545 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.665    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[23]
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.773 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.773    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[20]_i_1__0_n_4
    SLICE_X21Y25         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.914    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y25         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[23]/C
                         clock pessimism             -0.510     1.404    
    SLICE_X21Y25         FDRE (Hold_fdre_C_D)         0.105     1.509    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.553     1.408    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y20         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.669    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[3]
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.777 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.777    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[0]_i_1__0_n_4
    SLICE_X21Y20         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.820     1.919    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y20         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[3]/C
                         clock pessimism             -0.511     1.408    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)         0.105     1.513    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.550     1.405    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y23         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.666    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[15]
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.774 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.774    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[12]_i_1__0_n_4
    SLICE_X21Y23         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.816     1.915    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y23         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[15]/C
                         clock pessimism             -0.510     1.405    
    SLICE_X21Y23         FDRE (Hold_fdre_C_D)         0.105     1.510    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.550     1.405    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y26         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.666    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[27]
    SLICE_X21Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.774 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.774    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[24]_i_1__0_n_4
    SLICE_X21Y26         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.816     1.915    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y26         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[27]/C
                         clock pessimism             -0.510     1.405    
    SLICE_X21Y26         FDRE (Hold_fdre_C_D)         0.105     1.510    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.552     1.407    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y21         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.668    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[7]
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.776 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.776    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[4]_i_1__0_n_4
    SLICE_X21Y21         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.819     1.918    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y21         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[7]/C
                         clock pessimism             -0.511     1.407    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.105     1.512    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.552     1.407    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y27         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[31]/Q
                         net (fo=2, routed)           0.120     1.668    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[31]
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.776 r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.776    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[28]_i_1__0_n_4
    SLICE_X21Y27         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.818     1.917    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/clk_100MHz
    SLICE_X21Y27         FDRE                                         r  system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[31]/C
                         clock pessimism             -0.510     1.407    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.105     1.512    system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.562     1.417    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y34         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.164     1.581 r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.707    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[14]
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.817 r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[12]_i_1_n_5
    SLICE_X28Y34         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_in1_0_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_in1_0_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.829     1.928    system_i/SPI_DEMO_0/inst/En_Generator/clk_100MHz
    SLICE_X28Y34         FDRE                                         r  system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[14]/C
                         clock pessimism             -0.511     1.417    
    SLICE_X28Y34         FDRE (Hold_fdre_C_D)         0.134     1.551    system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  clk_in1_0_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y37   system_i/SPI_DEMO_0/inst/En_Generator/Clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y31   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y33   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y33   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y34   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y34   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y34   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y34   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y35   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y32   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y32   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y32   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y32   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y23   system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y23   system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y23   system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y23   system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y26   system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y26   system_i/SPI_DEMO_0/inst/SPI_Master0/SCK_Generator/Count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y34   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y34   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y34   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y34   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y35   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y35   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y35   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y35   system_i/SPI_DEMO_0/inst/En_Generator/Count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_1
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :         1437  Failing Endpoints,  Worst Slack       -3.811ns,  Total Violation    -1698.602ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.811ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 0.456ns (5.568%)  route 7.734ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 6.498 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.631     1.631    system_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X8Y12          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=639, routed)         7.734     9.821    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X20Y8          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.491     6.491    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     3.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     4.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.498     6.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X20Y8          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[14]/C
                         clock pessimism              0.008     6.506    
                         clock uncertainty           -0.067     6.439    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429     6.010    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.010    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                 -3.811    

Slack (VIOLATED) :        -3.516ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 0.456ns (5.772%)  route 7.444ns (94.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 6.503 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.631     1.631    system_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X8Y12          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=639, routed)         7.444     9.531    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X25Y5          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.491     6.491    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     3.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     4.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.503     6.503    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X25Y5          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[21]/C
                         clock pessimism              0.008     6.511    
                         clock uncertainty           -0.067     6.444    
    SLICE_X25Y5          FDRE (Setup_fdre_C_R)       -0.429     6.015    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.015    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 -3.516    

Slack (VIOLATED) :        -3.516ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 0.456ns (5.772%)  route 7.444ns (94.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 6.503 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.631     1.631    system_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X8Y12          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=639, routed)         7.444     9.531    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X25Y5          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.491     6.491    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     3.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     4.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.503     6.503    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X25Y5          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[19]/C
                         clock pessimism              0.008     6.511    
                         clock uncertainty           -0.067     6.444    
    SLICE_X25Y5          FDRE (Setup_fdre_C_R)       -0.429     6.015    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[19]
  -------------------------------------------------------------------
                         required time                          6.015    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 -3.516    

Slack (VIOLATED) :        -3.445ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 0.456ns (5.829%)  route 7.367ns (94.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 6.498 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.631     1.631    system_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X8Y12          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=639, routed)         7.367     9.455    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X20Y7          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.491     6.491    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     3.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     4.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.498     6.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X20Y7          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]/C
                         clock pessimism              0.008     6.506    
                         clock uncertainty           -0.067     6.439    
    SLICE_X20Y7          FDRE (Setup_fdre_C_R)       -0.429     6.010    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[17]
  -------------------------------------------------------------------
                         required time                          6.010    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                 -3.445    

Slack (VIOLATED) :        -3.445ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 0.456ns (5.829%)  route 7.367ns (94.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 6.498 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.631     1.631    system_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X8Y12          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=639, routed)         7.367     9.455    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X20Y7          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.491     6.491    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     3.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     4.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.498     6.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X20Y7          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[14]/C
                         clock pessimism              0.008     6.506    
                         clock uncertainty           -0.067     6.439    
    SLICE_X20Y7          FDRE (Setup_fdre_C_R)       -0.429     6.010    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[14]
  -------------------------------------------------------------------
                         required time                          6.010    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                 -3.445    

Slack (VIOLATED) :        -3.378ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 0.456ns (5.875%)  route 7.305ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 6.503 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.631     1.631    system_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X8Y12          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=639, routed)         7.305     9.393    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/sync_reset
    SLICE_X25Y4          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.491     6.491    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     3.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     4.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.503     6.503    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X25Y4          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.008     6.511    
                         clock uncertainty           -0.067     6.444    
    SLICE_X25Y4          FDRE (Setup_fdre_C_R)       -0.429     6.015    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          6.015    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                 -3.378    

Slack (VIOLATED) :        -3.378ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 0.456ns (5.875%)  route 7.305ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 6.503 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.631     1.631    system_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X8Y12          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=639, routed)         7.305     9.393    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/sync_reset
    SLICE_X25Y4          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.491     6.491    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     3.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     4.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.503     6.503    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X25Y4          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.008     6.511    
                         clock uncertainty           -0.067     6.444    
    SLICE_X25Y4          FDRE (Setup_fdre_C_R)       -0.429     6.015    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          6.015    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                 -3.378    

Slack (VIOLATED) :        -3.285ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 0.456ns (5.949%)  route 7.209ns (94.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 6.499 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.631     1.631    system_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X8Y12          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=639, routed)         7.209     9.296    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X20Y5          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.491     6.491    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     3.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     4.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.499     6.499    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X20Y5          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
                         clock pessimism              0.008     6.507    
                         clock uncertainty           -0.067     6.440    
    SLICE_X20Y5          FDRE (Setup_fdre_C_R)       -0.429     6.011    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                 -3.285    

Slack (VIOLATED) :        -3.191ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 0.456ns (6.021%)  route 7.117ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 6.502 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.631     1.631    system_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X8Y12          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=639, routed)         7.117     9.205    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X23Y3          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.491     6.491    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     3.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     4.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.502     6.502    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X23Y3          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[18]/C
                         clock pessimism              0.008     6.510    
                         clock uncertainty           -0.067     6.443    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429     6.014    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[18]
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                 -3.191    

Slack (VIOLATED) :        -3.191ns  (required time - arrival time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_1 rise@5.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 0.456ns (6.021%)  route 7.117ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 6.502 - 5.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.392    -1.780 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -0.096    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.631     1.631    system_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X8Y12          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.456     2.087 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=639, routed)         7.117     9.205    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/sync_reset
    SLICE_X23Y3          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.491     6.491    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     3.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     4.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.502     6.502    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X23Y3          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[19]/C
                         clock pessimism              0.008     6.510    
                         clock uncertainty           -0.067     6.443    
    SLICE_X23Y3          FDRE (Setup_fdre_C_R)       -0.429     6.014    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[19]
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                 -3.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.126%)  route 0.210ns (59.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.548     0.548    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.563     0.563    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X20Y1          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/Q
                         net (fo=14, routed)          0.210     0.914    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[6]
    SLICE_X16Y2          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     0.815    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.834     0.834    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X16Y2          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[6]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X16Y2          FDSE (Hold_fdse_C_D)         0.070     0.899    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.548     0.548    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.569     0.569    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X5Y1           FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     0.710 r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.101     0.811    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_2[0]
    SLICE_X6Y0           SRL16E                                       r  system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     0.815    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.839     0.839    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X6Y0           SRL16E                                       r  system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.254     0.585    
    SLICE_X6Y0           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.768    system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.403%)  route 0.246ns (63.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.548     0.548    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.562     0.562    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X19Y4          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[22]/Q
                         net (fo=9, routed)           0.246     0.949    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[9]
    SLICE_X17Y1          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     0.815    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.834     0.834    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X17Y1          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[9]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X17Y1          FDSE (Hold_fdse_C_D)         0.076     0.905    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.098%)  route 0.220ns (60.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.548     0.548    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.562     0.562    system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X21Y5          FDRE                                         r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1]/Q
                         net (fo=1, routed)           0.220     0.922    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[0]
    SLICE_X17Y4          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     0.815    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.833     0.833    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y4          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X17Y4          FDRE (Hold_fdre_C_D)         0.046     0.874    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.457%)  route 0.181ns (58.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.548     0.548    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.563     0.563    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X20Y1          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[29]/Q
                         net (fo=16, routed)          0.181     0.871    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[2]
    SLICE_X17Y1          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     0.815    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.834     0.834    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X17Y1          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[2]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)        -0.007     0.822    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.094%)  route 0.183ns (58.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.548     0.548    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.563     0.563    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X20Y1          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]/Q
                         net (fo=17, routed)          0.183     0.874    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[0]
    SLICE_X17Y1          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     0.815    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.834     0.834    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X17Y1          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[0]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X17Y1          FDSE (Hold_fdse_C_D)        -0.007     0.822    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.213%)  route 0.259ns (64.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.548     0.548    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.562     0.562    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X19Y4          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[26]/Q
                         net (fo=14, routed)          0.259     0.962    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[5]
    SLICE_X14Y3          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     0.815    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.835     0.835    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X14Y3          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[5]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X14Y3          FDSE (Hold_fdse_C_D)         0.053     0.883    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.052%)  route 0.256ns (57.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.548     0.548    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.562     0.562    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X19Y4          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[0]/Q
                         net (fo=1, routed)           0.256     0.959    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X15Y4          LUT4 (Prop_lut4_I0_O)        0.045     1.004 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ipif_glbl_irpt_enable_reg_i_1/O
                         net (fo=1, routed)           0.000     1.004    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_reg_0
    SLICE_X15Y4          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     0.815    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.835     0.835    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X15Y4          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_reg/C
                         clock pessimism             -0.005     0.830    
    SLICE_X15Y4          FDRE (Hold_fdre_C_D)         0.091     0.921    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.916%)  route 0.275ns (66.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.548     0.548    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.563     0.563    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X20Y1          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]/Q
                         net (fo=9, routed)           0.275     0.978    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[8]
    SLICE_X14Y3          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     0.815    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.835     0.835    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X14Y3          FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[8]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X14Y3          FDRE (Hold_fdre_C_D)         0.064     0.894    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.580%)  route 0.305ns (68.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.548     0.548    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.058    -0.511 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.562     0.562    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X19Y4          FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[26]/Q
                         net (fo=14, routed)          0.305     1.008    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[5]
    SLICE_X12Y1          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     0.815    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.836     0.836    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X12Y1          FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[5]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X12Y1          FDSE (Hold_fdse_C_D)         0.070     0.901    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  system_i/csi2_d_phy_rx_0/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y0      system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y0      system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y1      system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y1      system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X11Y12     system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X21Y9      system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  system_i/csi2_d_phy_rx_0/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X24Y2      system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X24Y2      system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X24Y2      system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X24Y2      system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X24Y2      system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X24Y2      system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X24Y2      system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X24Y2      system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X26Y1      system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X26Y1      system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y11     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y11     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y11     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y11     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y11     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y11     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y11     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X22Y11     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X24Y11     system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_1
  To Clock:  clkfbout_system_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_1/inst/clk_in1
  To Clock:  system_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_1_0
  To Clock:  clk_out1_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 system_i/bayer2rgb_0/inst/color_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/rgb2gray/Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 6.089ns (63.349%)  route 3.523ns (36.651%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.617     1.617    system_i/bayer2rgb_0/inst/clk
    SLICE_X30Y15         FDRE                                         r  system_i/bayer2rgb_0/inst/color_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.518     2.135 r  system_i/bayer2rgb_0/inst/color_b_reg[3]/Q
                         net (fo=1, routed)           0.397     2.532    system_i/rgb_test_0/inst/rgb2gray/RGB24[9]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[2])
                                                      3.841     6.373 r  system_i/rgb_test_0/inst/rgb2gray/Gy/P[2]
                         net (fo=2, routed)           1.142     7.515    system_i/rgb_test_0/inst/rgb2gray/Gy[2]
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.153     7.668 r  system_i/rgb_test_0/inst/rgb2gray/Y2__0_carry_i_1/O
                         net (fo=2, routed)           0.708     8.376    system_i/rgb_test_0/inst/rgb2gray/Y2__0_carry_i_1_n_0
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.331     8.707 r  system_i/rgb_test_0/inst/rgb2gray/Y2__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.707    system_i/rgb_test_0/inst/rgb2gray/Y2__0_carry_i_4_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.083 r  system_i/rgb_test_0/inst/rgb2gray/Y2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    system_i/rgb_test_0/inst/rgb2gray/Y2__0_carry_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.200 r  system_i/rgb_test_0/inst/rgb2gray/Y2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.200    system_i/rgb_test_0/inst/rgb2gray/Y2__0_carry__0_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.523 r  system_i/rgb_test_0/inst/rgb2gray/Y2__0_carry__1/O[1]
                         net (fo=1, routed)           0.981    10.504    system_i/rgb_test_0/inst/rgb2gray/Y2[9]
    SLICE_X29Y18         LUT6 (Prop_lut6_I2_O)        0.306    10.810 r  system_i/rgb_test_0/inst/rgb2gray/Y[0]_i_2/O
                         net (fo=1, routed)           0.295    11.105    system_i/rgb_test_0/inst/rgb2gray/Y[0]_i_2_n_0
    SLICE_X29Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.229 r  system_i/rgb_test_0/inst/rgb2gray/Y[0]_i_1/O
                         net (fo=1, routed)           0.000    11.229    system_i/rgb_test_0/inst/rgb2gray/p_0_in
    SLICE_X29Y19         FDRE                                         r  system_i/rgb_test_0/inst/rgb2gray/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.492    11.492    system_i/rgb_test_0/inst/rgb2gray/PClk
    SLICE_X29Y19         FDRE                                         r  system_i/rgb_test_0/inst/rgb2gray/Y_reg[0]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.029    11.522    system_i/rgb_test_0/inst/rgb2gray/Y_reg[0]
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 system_i/bayer2rgb_0/inst/line1_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bayer2rgb_0/inst/color_g_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 1.984ns (32.637%)  route 4.095ns (67.363%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.691     1.691    system_i/bayer2rgb_0/inst/clk
    SLICE_X32Y15         FDRE                                         r  system_i/bayer2rgb_0/inst/line1_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419     2.110 r  system_i/bayer2rgb_0/inst/line1_reg[0][3]/Q
                         net (fo=6, routed)           1.310     3.420    system_i/bayer2rgb_0/inst/p_1_in[4]
    SLICE_X37Y19         LUT3 (Prop_lut3_I1_O)        0.299     3.719 r  system_i/bayer2rgb_0/inst/color_g[7]_i_14/O
                         net (fo=2, routed)           0.451     4.170    system_i/bayer2rgb_0/inst/color_g[7]_i_14_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.124     4.294 r  system_i/bayer2rgb_0/inst/color_g[7]_i_6/O
                         net (fo=2, routed)           0.587     4.881    system_i/bayer2rgb_0/inst/color_g[7]_i_6_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.005 r  system_i/bayer2rgb_0/inst/color_g[7]_i_10/O
                         net (fo=1, routed)           0.000     5.005    system_i/bayer2rgb_0/inst/color_g[7]_i_10_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.537 r  system_i/bayer2rgb_0/inst/color_g_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.537    system_i/bayer2rgb_0/inst/color_g_reg[7]_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.694 r  system_i/bayer2rgb_0/inst/color_g_reg[9]_i_2/CO[1]
                         net (fo=1, routed)           0.976     6.670    system_i/bayer2rgb_0/inst/in9[9]
    SLICE_X32Y18         LUT5 (Prop_lut5_I4_O)        0.329     6.999 r  system_i/bayer2rgb_0/inst/color_g[9]_i_1/O
                         net (fo=1, routed)           0.771     7.770    system_i/bayer2rgb_0/inst/color_g[9]
    SLICE_X29Y21         FDRE                                         r  system_i/bayer2rgb_0/inst/color_g_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.491    11.491    system_i/bayer2rgb_0/inst/clk
    SLICE_X29Y21         FDRE                                         r  system_i/bayer2rgb_0/inst/color_g_reg[9]/C
                         clock pessimism              0.075    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)       -0.081    11.411    system_i/bayer2rgb_0/inst/color_g_reg[9]
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 system_i/csi2dvp_0/inst/vdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bayer2rgb_0/inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.196ns (21.440%)  route 4.382ns (78.560%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.681     1.681    system_i/csi2dvp_0/inst/vid_clk
    SLICE_X35Y27         FDRE                                         r  system_i/csi2dvp_0/inst/vdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.419     2.100 f  system_i/csi2dvp_0/inst/vdata_reg[7]/Q
                         net (fo=14, routed)          0.880     2.980    system_i/csi2dvp_0/inst/vdata[7]
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.327     3.307 r  system_i/csi2dvp_0/inst/vid_vsync_INST_0_i_2/O
                         net (fo=4, routed)           1.119     4.427    system_i/csi2dvp_0/inst/vid_vsync_INST_0_i_2_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.326     4.753 r  system_i/csi2dvp_0/inst/vid_active_video_INST_0/O
                         net (fo=18, routed)          1.592     6.345    system_i/bayer2rgb_0/inst/de_in
    SLICE_X32Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.469 r  system_i/bayer2rgb_0/inst/bram1_i_1/O
                         net (fo=1, routed)           0.791     7.260    system_i/bayer2rgb_0/inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/bayer2rgb_0/inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.538    11.538    system_i/bayer2rgb_0/inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  system_i/bayer2rgb_0/inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.075    11.613    
                         clock uncertainty           -0.074    11.538    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.095    system_i/bayer2rgb_0/inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.095    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 system_i/csi2dvp_0/inst/vdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 1.014ns (17.279%)  route 4.854ns (82.721%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.681     1.681    system_i/csi2dvp_0/inst/vid_clk
    SLICE_X34Y27         FDRE                                         r  system_i/csi2dvp_0/inst/vdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     2.199 f  system_i/csi2dvp_0/inst/vdata_reg[10]/Q
                         net (fo=15, routed)          0.861     3.061    system_i/rgb_test_0/inst/num_show/VtcVCnt[10]
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.185 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_6/O
                         net (fo=2, routed)           0.958     4.142    system_i/rgb_test_0/inst/num_show/VtcVCnt_9_sn_1
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.266 r  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9/O
                         net (fo=1, routed)           0.551     4.817    system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.941 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_3/O
                         net (fo=5, routed)           0.820     5.762    system_i/rgb_test_0/inst/num_show/VtcVCnt_5_sn_1
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.886 r  system_i/rgb_test_0/inst/num_show/rom_addr1[9]_i_1/O
                         net (fo=126, routed)         1.664     7.550    system_i/rgb_test_0/inst/num_show/rom_addr1_0
    SLICE_X32Y41         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.578    11.578    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X32Y41         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__3/C
                         clock pessimism              0.089    11.667    
                         clock uncertainty           -0.074    11.593    
    SLICE_X32Y41         FDRE (Setup_fdre_C_CE)      -0.205    11.388    system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__3
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 system_i/csi2dvp_0/inst/vdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 1.014ns (17.279%)  route 4.854ns (82.721%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.681     1.681    system_i/csi2dvp_0/inst/vid_clk
    SLICE_X34Y27         FDRE                                         r  system_i/csi2dvp_0/inst/vdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     2.199 f  system_i/csi2dvp_0/inst/vdata_reg[10]/Q
                         net (fo=15, routed)          0.861     3.061    system_i/rgb_test_0/inst/num_show/VtcVCnt[10]
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.185 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_6/O
                         net (fo=2, routed)           0.958     4.142    system_i/rgb_test_0/inst/num_show/VtcVCnt_9_sn_1
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.266 r  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9/O
                         net (fo=1, routed)           0.551     4.817    system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.941 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_3/O
                         net (fo=5, routed)           0.820     5.762    system_i/rgb_test_0/inst/num_show/VtcVCnt_5_sn_1
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.886 r  system_i/rgb_test_0/inst/num_show/rom_addr1[9]_i_1/O
                         net (fo=126, routed)         1.664     7.550    system_i/rgb_test_0/inst/num_show/rom_addr1_0
    SLICE_X32Y41         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.578    11.578    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X32Y41         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__4/C
                         clock pessimism              0.089    11.667    
                         clock uncertainty           -0.074    11.593    
    SLICE_X32Y41         FDRE (Setup_fdre_C_CE)      -0.205    11.388    system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__4
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 system_i/csi2dvp_0/inst/vdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__7/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 1.014ns (17.279%)  route 4.854ns (82.721%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.681     1.681    system_i/csi2dvp_0/inst/vid_clk
    SLICE_X34Y27         FDRE                                         r  system_i/csi2dvp_0/inst/vdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     2.199 f  system_i/csi2dvp_0/inst/vdata_reg[10]/Q
                         net (fo=15, routed)          0.861     3.061    system_i/rgb_test_0/inst/num_show/VtcVCnt[10]
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.185 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_6/O
                         net (fo=2, routed)           0.958     4.142    system_i/rgb_test_0/inst/num_show/VtcVCnt_9_sn_1
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.266 r  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9/O
                         net (fo=1, routed)           0.551     4.817    system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.941 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_3/O
                         net (fo=5, routed)           0.820     5.762    system_i/rgb_test_0/inst/num_show/VtcVCnt_5_sn_1
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.886 r  system_i/rgb_test_0/inst/num_show/rom_addr1[9]_i_1/O
                         net (fo=126, routed)         1.664     7.550    system_i/rgb_test_0/inst/num_show/rom_addr1_0
    SLICE_X32Y41         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.578    11.578    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X32Y41         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__7/C
                         clock pessimism              0.089    11.667    
                         clock uncertainty           -0.074    11.593    
    SLICE_X32Y41         FDRE (Setup_fdre_C_CE)      -0.205    11.388    system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__7
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 system_i/csi2dvp_0/inst/vdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__8/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 1.014ns (17.279%)  route 4.854ns (82.721%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.681     1.681    system_i/csi2dvp_0/inst/vid_clk
    SLICE_X34Y27         FDRE                                         r  system_i/csi2dvp_0/inst/vdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     2.199 f  system_i/csi2dvp_0/inst/vdata_reg[10]/Q
                         net (fo=15, routed)          0.861     3.061    system_i/rgb_test_0/inst/num_show/VtcVCnt[10]
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.185 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_6/O
                         net (fo=2, routed)           0.958     4.142    system_i/rgb_test_0/inst/num_show/VtcVCnt_9_sn_1
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.266 r  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9/O
                         net (fo=1, routed)           0.551     4.817    system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.941 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_3/O
                         net (fo=5, routed)           0.820     5.762    system_i/rgb_test_0/inst/num_show/VtcVCnt_5_sn_1
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.886 r  system_i/rgb_test_0/inst/num_show/rom_addr1[9]_i_1/O
                         net (fo=126, routed)         1.664     7.550    system_i/rgb_test_0/inst/num_show/rom_addr1_0
    SLICE_X32Y41         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__8/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.578    11.578    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X32Y41         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__8/C
                         clock pessimism              0.089    11.667    
                         clock uncertainty           -0.074    11.593    
    SLICE_X32Y41         FDRE (Setup_fdre_C_CE)      -0.205    11.388    system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__8
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 system_i/csi2dvp_0/inst/vdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[1]__4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 1.014ns (17.606%)  route 4.745ns (82.394%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.681     1.681    system_i/csi2dvp_0/inst/vid_clk
    SLICE_X34Y27         FDRE                                         r  system_i/csi2dvp_0/inst/vdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     2.199 f  system_i/csi2dvp_0/inst/vdata_reg[10]/Q
                         net (fo=15, routed)          0.861     3.061    system_i/rgb_test_0/inst/num_show/VtcVCnt[10]
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.185 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_6/O
                         net (fo=2, routed)           0.958     4.142    system_i/rgb_test_0/inst/num_show/VtcVCnt_9_sn_1
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.266 r  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9/O
                         net (fo=1, routed)           0.551     4.817    system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.941 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_3/O
                         net (fo=5, routed)           0.820     5.762    system_i/rgb_test_0/inst/num_show/VtcVCnt_5_sn_1
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.886 r  system_i/rgb_test_0/inst/num_show/rom_addr1[9]_i_1/O
                         net (fo=126, routed)         1.555     7.441    system_i/rgb_test_0/inst/num_show/rom_addr1_0
    SLICE_X33Y45         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[1]__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.579    11.579    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X33Y45         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[1]__4/C
                         clock pessimism              0.089    11.668    
                         clock uncertainty           -0.074    11.594    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205    11.389    system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[1]__4
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 system_i/csi2dvp_0/inst/vdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[1]__8/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 1.014ns (17.606%)  route 4.745ns (82.394%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.681     1.681    system_i/csi2dvp_0/inst/vid_clk
    SLICE_X34Y27         FDRE                                         r  system_i/csi2dvp_0/inst/vdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     2.199 f  system_i/csi2dvp_0/inst/vdata_reg[10]/Q
                         net (fo=15, routed)          0.861     3.061    system_i/rgb_test_0/inst/num_show/VtcVCnt[10]
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.185 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_6/O
                         net (fo=2, routed)           0.958     4.142    system_i/rgb_test_0/inst/num_show/VtcVCnt_9_sn_1
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.266 r  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9/O
                         net (fo=1, routed)           0.551     4.817    system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.941 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_3/O
                         net (fo=5, routed)           0.820     5.762    system_i/rgb_test_0/inst/num_show/VtcVCnt_5_sn_1
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.886 r  system_i/rgb_test_0/inst/num_show/rom_addr1[9]_i_1/O
                         net (fo=126, routed)         1.555     7.441    system_i/rgb_test_0/inst/num_show/rom_addr1_0
    SLICE_X33Y45         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[1]__8/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.579    11.579    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X33Y45         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[1]__8/C
                         clock pessimism              0.089    11.668    
                         clock uncertainty           -0.074    11.594    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205    11.389    system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[1]__8
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 system_i/csi2dvp_0/inst/vdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[2]__4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_1_0 rise@10.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 1.014ns (17.606%)  route 4.745ns (82.394%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.549     1.549    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.681     1.681    system_i/csi2dvp_0/inst/vid_clk
    SLICE_X34Y27         FDRE                                         r  system_i/csi2dvp_0/inst/vdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518     2.199 f  system_i/csi2dvp_0/inst/vdata_reg[10]/Q
                         net (fo=15, routed)          0.861     3.061    system_i/rgb_test_0/inst/num_show/VtcVCnt[10]
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124     3.185 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_6/O
                         net (fo=2, routed)           0.958     4.142    system_i/rgb_test_0/inst/num_show/VtcVCnt_9_sn_1
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.266 r  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9/O
                         net (fo=1, routed)           0.551     4.817    system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_9_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.941 f  system_i/rgb_test_0/inst/num_show/RGB_render[23]_i_3/O
                         net (fo=5, routed)           0.820     5.762    system_i/rgb_test_0/inst/num_show/VtcVCnt_5_sn_1
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.886 r  system_i/rgb_test_0/inst/num_show/rom_addr1[9]_i_1/O
                         net (fo=126, routed)         1.555     7.441    system_i/rgb_test_0/inst/num_show/rom_addr1_0
    SLICE_X33Y45         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[2]__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430    11.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.579    11.579    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X33Y45         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[2]__4/C
                         clock pessimism              0.089    11.668    
                         clock uncertainty           -0.074    11.594    
    SLICE_X33Y45         FDRE (Setup_fdre_C_CE)      -0.205    11.389    system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[2]__4
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  3.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/num0_inst/q_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.803%)  route 0.148ns (51.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.553     0.553    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X31Y24         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[9]__0/Q
                         net (fo=1, routed)           0.148     0.842    system_i/rgb_test_0/inst/num_show/num0_inst/q_reg_0[9]
    RAMB18_X0Y9          RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num0_inst/q_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.862     0.862    system_i/rgb_test_0/inst/num_show/num0_inst/PClk
    RAMB18_X0Y9          RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num0_inst/q_reg/CLKARDCLK
                         clock pessimism             -0.253     0.609    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.792    system_i/rgb_test_0/inst/num_show/num0_inst/q_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[4]__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/num6_inst/q_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.708%)  route 0.148ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.556     0.556    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X31Y27         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[4]__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[4]__6/Q
                         net (fo=1, routed)           0.148     0.845    system_i/rgb_test_0/inst/num_show/num6_inst/Q[4]
    RAMB18_X0Y11         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num6_inst/q_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.865     0.865    system_i/rgb_test_0/inst/num_show/num6_inst/PClk
    RAMB18_X0Y11         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num6_inst/q_reg/CLKARDCLK
                         clock pessimism             -0.253     0.612    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.795    system_i/rgb_test_0/inst/num_show/num6_inst/q_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/num5_inst/q_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.541%)  route 0.149ns (51.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.556     0.556    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X31Y27         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__5/Q
                         net (fo=1, routed)           0.149     0.846    system_i/rgb_test_0/inst/num_show/num5_inst/Q[7]
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num5_inst/q_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.865     0.865    system_i/rgb_test_0/inst/num_show/num5_inst/PClk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num5_inst/q_reg/CLKARDCLK
                         clock pessimism             -0.253     0.612    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.795    system_i/rgb_test_0/inst/num_show/num5_inst/q_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/num0_inst/q_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.541%)  route 0.149ns (51.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.553     0.553    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X31Y24         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[7]__0/Q
                         net (fo=1, routed)           0.149     0.843    system_i/rgb_test_0/inst/num_show/num0_inst/q_reg_0[7]
    RAMB18_X0Y9          RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num0_inst/q_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.862     0.862    system_i/rgb_test_0/inst/num_show/num0_inst/PClk
    RAMB18_X0Y9          RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num0_inst/q_reg/CLKARDCLK
                         clock pessimism             -0.253     0.609    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.792    system_i/rgb_test_0/inst/num_show/num0_inst/q_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[1]__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/num6_inst/q_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.025%)  route 0.151ns (47.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.556     0.556    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X30Y27         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[1]__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[1]__6/Q
                         net (fo=1, routed)           0.151     0.871    system_i/rgb_test_0/inst/num_show/num6_inst/Q[1]
    RAMB18_X0Y11         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num6_inst/q_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.865     0.865    system_i/rgb_test_0/inst/num_show/num6_inst/PClk
    RAMB18_X0Y11         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num6_inst/q_reg/CLKARDCLK
                         clock pessimism             -0.253     0.612    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.795    system_i/rgb_test_0/inst/num_show/num6_inst/q_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[8]__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/num5_inst/q_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.064%)  route 0.202ns (58.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.553     0.553    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X31Y25         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[8]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[8]__5/Q
                         net (fo=1, routed)           0.202     0.896    system_i/rgb_test_0/inst/num_show/num5_inst/Q[8]
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num5_inst/q_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.865     0.865    system_i/rgb_test_0/inst/num_show/num5_inst/PClk
    RAMB18_X0Y10         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num5_inst/q_reg/CLKARDCLK
                         clock pessimism             -0.253     0.612    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.795    system_i/rgb_test_0/inst/num_show/num5_inst/q_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[8]__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/num2_inst/q_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.711%)  route 0.205ns (59.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.557     0.557    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X31Y29         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[8]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[8]__2/Q
                         net (fo=1, routed)           0.205     0.903    system_i/rgb_test_0/inst/num_show/num2_inst/Q[8]
    RAMB18_X0Y12         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num2_inst/q_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.870     0.870    system_i/rgb_test_0/inst/num_show/num2_inst/PClk
    RAMB18_X0Y12         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num2_inst/q_reg/CLKARDCLK
                         clock pessimism             -0.253     0.617    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.800    system_i/rgb_test_0/inst/num_show/num2_inst/q_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[8]__9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/num9_inst/q_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.711%)  route 0.205ns (59.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.562     0.562    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X31Y34         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[8]__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[8]__9/Q
                         net (fo=1, routed)           0.205     0.908    system_i/rgb_test_0/inst/num_show/num9_inst/Q[8]
    RAMB18_X0Y14         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num9_inst/q_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.875     0.875    system_i/rgb_test_0/inst/num_show/num9_inst/PClk
    RAMB18_X0Y14         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num9_inst/q_reg/CLKARDCLK
                         clock pessimism             -0.253     0.622    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.805    system_i/rgb_test_0/inst/num_show/num9_inst/q_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[9]__9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/num9_inst/q_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.396%)  route 0.208ns (59.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.562     0.562    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X31Y35         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[9]__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[9]__9/Q
                         net (fo=1, routed)           0.208     0.911    system_i/rgb_test_0/inst/num_show/num9_inst/Q[9]
    RAMB18_X0Y14         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num9_inst/q_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.875     0.875    system_i/rgb_test_0/inst/num_show/num9_inst/PClk
    RAMB18_X0Y14         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num9_inst/q_reg/CLKARDCLK
                         clock pessimism             -0.253     0.622    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.805    system_i/rgb_test_0/inst/num_show/num9_inst/q_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[8]__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_test_0/inst/num_show/num6_inst/q_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - clk_out1_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.504%)  route 0.207ns (59.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.524     0.524    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.553     0.553    system_i/rgb_test_0/inst/num_show/PClk
    SLICE_X31Y25         FDRE                                         r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[8]__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  system_i/rgb_test_0/inst/num_show/rom_addr1_reg_rep[8]__6/Q
                         net (fo=1, routed)           0.207     0.901    system_i/rgb_test_0/inst/num_show/num6_inst/Q[8]
    RAMB18_X0Y11         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num6_inst/q_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.865     0.865    system_i/rgb_test_0/inst/num_show/num6_inst/PClk
    RAMB18_X0Y11         RAMB18E1                                     r  system_i/rgb_test_0/inst/num_show/num6_inst/q_reg/CLKARDCLK
                         clock pessimism             -0.253     0.612    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.795    system_i/rgb_test_0/inst/num_show/num6_inst/q_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9      system_i/rgb_test_0/inst/num_show/num0_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13     system_i/rgb_test_0/inst/num_show/num10_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15     system_i/rgb_test_0/inst/num_show/num1_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12     system_i/rgb_test_0/inst/num_show/num2_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17     system_i/rgb_test_0/inst/num_show/num3_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18     system_i/rgb_test_0/inst/num_show/num4_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10     system_i/rgb_test_0/inst/num_show/num5_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11     system_i/rgb_test_0/inst/num_show/num6_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16     system_i/rgb_test_0/inst/num_show/num7_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y19     system_i/rgb_test_0/inst/num_show/num8_inst/q_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y16     system_i/bayer2rgb_0/inst/data_in_r2_reg[4]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/rgb2dvi_0/U0/SerialClk
  To Clock:  system_i/rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { system_i/rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y26  system_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y25  system_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y32  system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y31  system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y30  system_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y29  system_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y28  system_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.000       0.333      OLOGIC_X1Y27  system_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_1_0
  To Clock:  clk_out2_system_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_clk_wiz_1_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y2    system_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.000       0.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_1_0
  To Clock:  clkfbout_system_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.441ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.866ns  (logic 0.733ns (25.579%)  route 2.133ns (74.421%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 36.542 - 33.333 ) 
    Source Clock Delay      (SCD):    3.574ns = ( 20.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.851    18.518    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.614 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626    20.240    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X9Y17          FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.459    20.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.983    21.682    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.806 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.768    22.573    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y15         LUT5 (Prop_lut5_I4_O)        0.150    22.723 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.382    23.106    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X17Y15         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.613    34.946    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.037 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.504    36.542    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y15         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.323    36.865    
                         clock uncertainty           -0.035    36.829    
    SLICE_X17Y15         FDCE (Setup_fdce_C_D)       -0.283    36.546    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.546    
                         arrival time                         -23.106    
  -------------------------------------------------------------------
                         slack                                 13.441    

Slack (MET) :             13.499ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.704ns (24.319%)  route 2.191ns (75.681%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 19.879 - 16.667 ) 
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.851     1.851    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.947 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.623     3.571    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X12Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.456     4.027 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           1.414     5.441    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[7]
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.565 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.264     5.830    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.954 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.512     6.466    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X9Y17          FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.613    18.280    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.371 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508    19.879    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X9Y17          FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.323    20.202    
                         clock uncertainty           -0.035    20.167    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.202    19.965    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                 13.499    

Slack (MET) :             13.851ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.788ns  (logic 0.733ns (26.295%)  route 2.055ns (73.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 36.544 - 33.333 ) 
    Source Clock Delay      (SCD):    3.574ns = ( 20.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.851    18.518    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.614 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626    20.240    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X9Y17          FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.459    20.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.983    21.682    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.806 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.072    22.878    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y12         LUT4 (Prop_lut4_I3_O)        0.150    23.028 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.028    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X16Y12         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.613    34.946    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.037 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.506    36.544    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y12         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.323    36.867    
                         clock uncertainty           -0.035    36.831    
    SLICE_X16Y12         FDCE (Setup_fdce_C_D)        0.047    36.878    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.878    
                         arrival time                         -23.028    
  -------------------------------------------------------------------
                         slack                                 13.851    

Slack (MET) :             13.872ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.750ns  (logic 0.707ns (25.705%)  route 2.043ns (74.295%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 36.544 - 33.333 ) 
    Source Clock Delay      (SCD):    3.574ns = ( 20.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.851    18.518    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.614 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626    20.240    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X9Y17          FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.459    20.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.983    21.682    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.806 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.061    22.867    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y12         LUT2 (Prop_lut2_I0_O)        0.124    22.991 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.991    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X16Y12         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.613    34.946    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.037 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.506    36.544    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y12         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.323    36.867    
                         clock uncertainty           -0.035    36.831    
    SLICE_X16Y12         FDCE (Setup_fdce_C_D)        0.031    36.862    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.862    
                         arrival time                         -22.991    
  -------------------------------------------------------------------
                         slack                                 13.872    

Slack (MET) :             13.890ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.776ns  (logic 0.733ns (26.401%)  route 2.043ns (73.599%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 36.544 - 33.333 ) 
    Source Clock Delay      (SCD):    3.574ns = ( 20.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.851    18.518    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.614 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626    20.240    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X9Y17          FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.459    20.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.983    21.682    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.806 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.061    22.867    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X16Y12         LUT3 (Prop_lut3_I2_O)        0.150    23.017 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.017    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X16Y12         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.613    34.946    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.037 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.506    36.544    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y12         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.323    36.867    
                         clock uncertainty           -0.035    36.831    
    SLICE_X16Y12         FDCE (Setup_fdce_C_D)        0.075    36.906    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.906    
                         arrival time                         -23.017    
  -------------------------------------------------------------------
                         slack                                 13.890    

Slack (MET) :             13.926ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.695ns  (logic 0.707ns (26.232%)  route 1.988ns (73.768%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 36.542 - 33.333 ) 
    Source Clock Delay      (SCD):    3.574ns = ( 20.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.851    18.518    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.614 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626    20.240    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X9Y17          FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.459    20.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.983    21.682    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.806 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.006    22.811    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y15         LUT3 (Prop_lut3_I2_O)        0.124    22.935 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.935    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X17Y15         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.613    34.946    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.037 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.504    36.542    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y15         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.323    36.865    
                         clock uncertainty           -0.035    36.829    
    SLICE_X17Y15         FDCE (Setup_fdce_C_D)        0.032    36.861    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.861    
                         arrival time                         -22.935    
  -------------------------------------------------------------------
                         slack                                 13.926    

Slack (MET) :             14.126ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.497ns  (logic 0.707ns (28.310%)  route 1.790ns (71.690%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 36.545 - 33.333 ) 
    Source Clock Delay      (SCD):    3.574ns = ( 20.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.851    18.518    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.614 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626    20.240    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X9Y17          FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.459    20.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.983    21.682    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.806 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.808    22.614    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X15Y14         LUT3 (Prop_lut3_I2_O)        0.124    22.738 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.738    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X15Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.613    34.946    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.037 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.545    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.323    36.868    
                         clock uncertainty           -0.035    36.832    
    SLICE_X15Y14         FDCE (Setup_fdce_C_D)        0.031    36.863    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.863    
                         arrival time                         -22.738    
  -------------------------------------------------------------------
                         slack                                 14.126    

Slack (MET) :             14.141ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.526ns  (logic 0.736ns (29.133%)  route 1.790ns (70.867%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 36.545 - 33.333 ) 
    Source Clock Delay      (SCD):    3.574ns = ( 20.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.851    18.518    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.614 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626    20.240    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X9Y17          FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.459    20.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.983    21.682    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.806 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.808    22.614    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X15Y14         LUT4 (Prop_lut4_I3_O)        0.153    22.767 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.767    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X15Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.613    34.946    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.037 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.545    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.323    36.868    
                         clock uncertainty           -0.035    36.832    
    SLICE_X15Y14         FDCE (Setup_fdce_C_D)        0.075    36.907    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.907    
                         arrival time                         -22.767    
  -------------------------------------------------------------------
                         slack                                 14.141    

Slack (MET) :             14.447ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.173ns  (logic 0.707ns (32.533%)  route 1.466ns (67.467%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 36.542 - 33.333 ) 
    Source Clock Delay      (SCD):    3.574ns = ( 20.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.851    18.518    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.614 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626    20.240    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X9Y17          FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.459    20.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.983    21.682    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124    21.806 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.484    22.289    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y15         LUT6 (Prop_lut6_I5_O)        0.124    22.413 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.413    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X17Y15         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.613    34.946    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.037 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.504    36.542    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y15         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.323    36.865    
                         clock uncertainty           -0.035    36.829    
    SLICE_X17Y15         FDCE (Setup_fdce_C_D)        0.031    36.860    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                         -22.413    
  -------------------------------------------------------------------
                         slack                                 14.447    

Slack (MET) :             14.486ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.153ns  (logic 0.707ns (32.833%)  route 1.446ns (67.167%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 36.547 - 33.333 ) 
    Source Clock Delay      (SCD):    3.574ns = ( 20.240 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.851    18.518    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.614 f  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.626    20.240    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X9Y17          FDRE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.459    20.699 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.603    21.302    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.426 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.844    22.270    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.124    22.394 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.394    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X9Y16          FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.613    34.946    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    35.037 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.509    36.547    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X9Y16          FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.337    36.884    
                         clock uncertainty           -0.035    36.848    
    SLICE_X9Y16          FDCE (Setup_fdce_C_D)        0.031    36.879    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.879    
                         arrival time                         -22.394    
  -------------------------------------------------------------------
                         slack                                 14.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.824     0.824    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.850 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.411    system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X7Y18          FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.608    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X7Y18          FDPE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.930     0.930    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.959 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.788    system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X7Y18          FDPE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.377     1.411    
    SLICE_X7Y18          FDPE (Hold_fdpe_C_D)         0.075     1.486    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.824     0.824    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.850 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.414    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X7Y15          FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.108     1.663    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][10]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.708 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.708    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X6Y14          FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.930     0.930    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.959 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.792    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X6Y14          FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.363     1.429    
    SLICE_X6Y14          FDCE (Hold_fdce_C_D)         0.121     1.550    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.824     0.824    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.850 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.409    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X17Y15         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDCE (Prop_fdce_C_Q)         0.128     1.537 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.065     1.602    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X16Y15         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.930     0.930    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.959 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.786    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y15         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.364     1.422    
    SLICE_X16Y15         FDCE (Hold_fdce_C_D)         0.017     1.439    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.824     0.824    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.850 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.593     1.443    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y3          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.113     1.697    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X36Y3          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.930     0.930    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.959 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.864     1.823    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y3          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.367     1.456    
    SLICE_X36Y3          FDCE (Hold_fdce_C_D)         0.078     1.534    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.824     0.824    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.850 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.411    system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X7Y18          FDPE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDPE (Prop_fdpe_C_Q)         0.128     1.539 r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.656    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X6Y18          SRL16E                                       r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.930     0.930    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.959 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.788    system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X6Y18          SRL16E                                       r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.364     1.424    
    SLICE_X6Y18          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.487    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.824     0.824    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.850 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.593     1.443    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.115     1.699    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X33Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.930     0.930    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.959 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.822    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.363     1.459    
    SLICE_X33Y4          FDCE (Hold_fdce_C_D)         0.066     1.525    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.824     0.824    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.850 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.593     1.443    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y3          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.122     1.706    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X36Y3          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.930     0.930    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.959 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.864     1.823    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y3          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.367     1.456    
    SLICE_X36Y3          FDCE (Hold_fdce_C_D)         0.070     1.526    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.973%)  route 0.119ns (42.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.824     0.824    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.850 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.411    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X14Y15         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.164     1.575 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.119     1.694    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X16Y15         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.930     0.930    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.959 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.786    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y15         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.343     1.443    
    SLICE_X16Y15         FDCE (Hold_fdce_C_D)         0.070     1.513    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.037%)  route 0.147ns (50.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.824     0.824    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.850 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.589     1.439    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.147     1.727    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X36Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.930     0.930    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.959 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.859     1.818    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
                         clock pessimism             -0.343     1.475    
    SLICE_X36Y14         FDCE (Hold_fdce_C_D)         0.070     1.545    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.824     0.824    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.850 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.593     1.443    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.120     1.704    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X34Y3          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.930     0.930    system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.959 r  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.822    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y3          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.363     1.459    
    SLICE_X34Y3          FDCE (Hold_fdce_C_D)         0.063     1.522    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X9Y17    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X12Y15   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X6Y13    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X7Y15    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X7Y15    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X7Y15    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X7Y15    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X7Y15    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X7Y15    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X10Y14   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X10Y14   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X10Y14   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X10Y14   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y18    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y18    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y18    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y18    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y18    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y18    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X10Y14   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X10Y14   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X10Y14   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X10Y14   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X10Y14   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X10Y14   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X10Y14   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X10Y14   system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X6Y18    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X6Y18    system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.427ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.173ns  (logic 0.734ns (17.589%)  route 3.439ns (82.411%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 34.210 - 33.333 ) 
    Source Clock Delay      (SCD):    1.679ns = ( 18.345 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.679    18.345    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.362    18.707 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.839    19.546    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.124    19.670 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    20.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.124    20.622 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.698    21.320    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.444 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.074    22.518    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.877    34.210    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.065    34.275    
                         clock uncertainty           -0.035    34.240    
    SLICE_X22Y14         FDCE (Setup_fdce_C_CE)      -0.295    33.945    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.945    
                         arrival time                         -22.518    
  -------------------------------------------------------------------
                         slack                                 11.427    

Slack (MET) :             11.427ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.173ns  (logic 0.734ns (17.589%)  route 3.439ns (82.411%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 34.210 - 33.333 ) 
    Source Clock Delay      (SCD):    1.679ns = ( 18.345 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.679    18.345    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.362    18.707 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.839    19.546    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.124    19.670 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    20.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.124    20.622 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.698    21.320    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.444 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.074    22.518    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.877    34.210    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.065    34.275    
                         clock uncertainty           -0.035    34.240    
    SLICE_X22Y14         FDCE (Setup_fdce_C_CE)      -0.295    33.945    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         33.945    
                         arrival time                         -22.518    
  -------------------------------------------------------------------
                         slack                                 11.427    

Slack (MET) :             11.427ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.173ns  (logic 0.734ns (17.589%)  route 3.439ns (82.411%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 34.210 - 33.333 ) 
    Source Clock Delay      (SCD):    1.679ns = ( 18.345 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.679    18.345    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.362    18.707 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.839    19.546    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.124    19.670 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    20.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.124    20.622 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.698    21.320    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.444 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.074    22.518    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.877    34.210    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.065    34.275    
                         clock uncertainty           -0.035    34.240    
    SLICE_X22Y14         FDCE (Setup_fdce_C_CE)      -0.295    33.945    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         33.945    
                         arrival time                         -22.518    
  -------------------------------------------------------------------
                         slack                                 11.427    

Slack (MET) :             11.427ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.173ns  (logic 0.734ns (17.589%)  route 3.439ns (82.411%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.877ns = ( 34.210 - 33.333 ) 
    Source Clock Delay      (SCD):    1.679ns = ( 18.345 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.679    18.345    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.362    18.707 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.839    19.546    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.124    19.670 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    20.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.124    20.622 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.698    21.320    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.444 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.074    22.518    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.877    34.210    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.065    34.275    
                         clock uncertainty           -0.035    34.240    
    SLICE_X22Y14         FDCE (Setup_fdce_C_CE)      -0.295    33.945    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         33.945    
                         arrival time                         -22.518    
  -------------------------------------------------------------------
                         slack                                 11.427    

Slack (MET) :             11.547ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.360ns  (logic 0.734ns (16.833%)  route 3.626ns (83.167%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 34.518 - 33.333 ) 
    Source Clock Delay      (SCD):    1.679ns = ( 18.345 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.679    18.345    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.362    18.707 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.839    19.546    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.124    19.670 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    20.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.124    20.622 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.698    21.320    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.444 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.262    22.705    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y17         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.185    34.518    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y17         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.065    34.583    
                         clock uncertainty           -0.035    34.547    
    SLICE_X24Y17         FDCE (Setup_fdce_C_CE)      -0.295    34.252    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.252    
                         arrival time                         -22.705    
  -------------------------------------------------------------------
                         slack                                 11.547    

Slack (MET) :             11.706ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.054ns  (logic 0.734ns (18.105%)  route 3.320ns (81.895%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.038ns = ( 34.371 - 33.333 ) 
    Source Clock Delay      (SCD):    1.679ns = ( 18.345 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.679    18.345    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.362    18.707 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.839    19.546    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.124    19.670 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    20.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.124    20.622 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.698    21.320    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.444 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.955    22.399    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y17         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.038    34.371    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y17         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.065    34.436    
                         clock uncertainty           -0.035    34.400    
    SLICE_X22Y17         FDCE (Setup_fdce_C_CE)      -0.295    34.105    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.105    
                         arrival time                         -22.399    
  -------------------------------------------------------------------
                         slack                                 11.706    

Slack (MET) :             12.274ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.614ns  (logic 0.734ns (20.309%)  route 2.880ns (79.691%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 34.469 - 33.333 ) 
    Source Clock Delay      (SCD):    1.679ns = ( 18.345 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.679    18.345    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.362    18.707 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.839    19.546    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.124    19.670 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    20.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.124    20.622 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.698    21.320    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.444 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.515    21.959    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X18Y16         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.136    34.469    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y16         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.094    34.563    
                         clock uncertainty           -0.035    34.528    
    SLICE_X18Y16         FDCE (Setup_fdce_C_CE)      -0.295    34.233    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.233    
                         arrival time                         -21.959    
  -------------------------------------------------------------------
                         slack                                 12.274    

Slack (MET) :             12.987ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.608ns  (logic 0.734ns (20.345%)  route 2.874ns (79.655%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns = ( 35.133 - 33.333 ) 
    Source Clock Delay      (SCD):    1.679ns = ( 18.345 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.679    18.345    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.362    18.707 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.839    19.546    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.124    19.670 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    20.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.124    20.622 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.667    21.288    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X12Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.412 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.540    21.953    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X13Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.800    35.133    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.140    35.273    
                         clock uncertainty           -0.035    35.238    
    SLICE_X13Y14         FDCE (Setup_fdce_C_CE)      -0.298    34.940    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.940    
                         arrival time                         -21.953    
  -------------------------------------------------------------------
                         slack                                 12.987    

Slack (MET) :             12.987ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.608ns  (logic 0.734ns (20.345%)  route 2.874ns (79.655%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns = ( 35.133 - 33.333 ) 
    Source Clock Delay      (SCD):    1.679ns = ( 18.345 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.679    18.345    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.362    18.707 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.839    19.546    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.124    19.670 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    20.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.124    20.622 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.667    21.288    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X12Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.412 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.540    21.953    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X13Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.800    35.133    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.140    35.273    
                         clock uncertainty           -0.035    35.238    
    SLICE_X13Y14         FDCE (Setup_fdce_C_CE)      -0.298    34.940    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.940    
                         arrival time                         -21.953    
  -------------------------------------------------------------------
                         slack                                 12.987    

Slack (MET) :             12.998ns  (required time - arrival time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.719ns  (logic 0.734ns (19.738%)  route 2.985ns (80.262%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 35.255 - 33.333 ) 
    Source Clock Delay      (SCD):    1.679ns = ( 18.345 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.679    18.345    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.362    18.707 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.839    19.546    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.124    19.670 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.827    20.498    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.124    20.622 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.698    21.320    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.444 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.620    22.064    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.922    35.255    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y14         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.140    35.395    
                         clock uncertainty           -0.035    35.360    
    SLICE_X17Y14         FDCE (Setup_fdce_C_CE)      -0.298    35.062    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.062    
                         arrival time                         -22.064    
  -------------------------------------------------------------------
                         slack                                 12.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.157ns (48.263%)  route 0.168ns (51.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.774     0.774    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y15         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.112     0.886 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.054    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X11Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.099 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.099    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X11Y15         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.873     0.873    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y15         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.099     0.774    
    SLICE_X11Y15         FDCE (Hold_fdce_C_D)         0.055     0.829    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.461ns  (logic 0.163ns (35.328%)  route 0.298ns (64.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns = ( 17.646 - 16.667 ) 
    Source Clock Delay      (SCD):    0.676ns = ( 17.343 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.676    17.343    system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y18         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDCE (Prop_fdce_C_Q)         0.118    17.461 f  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.127    17.587    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X14Y18         LUT5 (Prop_lut5_I3_O)        0.045    17.632 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.172    17.804    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y16         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.979    17.646    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y16         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.049    17.597    
    SLICE_X12Y16         FDCE (Hold_fdce_C_CE)       -0.075    17.522    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.522    
                         arrival time                          17.804    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.201ns (55.468%)  route 0.161ns (44.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.774     0.774    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y15         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.099     0.873 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.161     1.034    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X11Y15         LUT3 (Prop_lut3_I2_O)        0.102     1.136 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.136    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X11Y15         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.873     0.873    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y15         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.099     0.774    
    SLICE_X11Y15         FDCE (Hold_fdce_C_D)         0.071     0.845    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.361ns  (logic 0.163ns (45.093%)  route 0.198ns (54.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 17.527 - 16.667 ) 
    Source Clock Delay      (SCD):    0.768ns = ( 17.434 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.768    17.434    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.118    17.552 f  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.198    17.750    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.045    17.795 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    17.795    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.861    17.527    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X10Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.093    17.434    
    SLICE_X10Y17         FDCE (Hold_fdce_C_D)         0.063    17.497    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.497    
                         arrival time                          17.795    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.157ns (43.508%)  route 0.204ns (56.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.730     0.730    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y16         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.112     0.842 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.204     1.046    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X11Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.091 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.091    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X11Y16         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.819     0.819    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y16         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.089     0.730    
    SLICE_X11Y16         FDCE (Hold_fdce_C_D)         0.055     0.785    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.409ns  (logic 0.163ns (39.826%)  route 0.246ns (60.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 17.271 - 16.667 ) 
    Source Clock Delay      (SCD):    0.676ns = ( 17.343 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.676    17.343    system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y18         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDCE (Prop_fdce_C_Q)         0.118    17.461 f  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.127    17.587    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X14Y18         LUT5 (Prop_lut5_I3_O)        0.045    17.632 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.120    17.752    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.604    17.271    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.049    17.222    
    SLICE_X15Y17         FDCE (Hold_fdce_C_CE)       -0.075    17.147    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.147    
                         arrival time                          17.752    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.409ns  (logic 0.163ns (39.826%)  route 0.246ns (60.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 17.271 - 16.667 ) 
    Source Clock Delay      (SCD):    0.676ns = ( 17.343 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.676    17.343    system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y18         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDCE (Prop_fdce_C_Q)         0.118    17.461 f  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.127    17.587    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X14Y18         LUT5 (Prop_lut5_I3_O)        0.045    17.632 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.120    17.752    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.604    17.271    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.049    17.222    
    SLICE_X15Y17         FDCE (Hold_fdce_C_CE)       -0.075    17.147    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.147    
                         arrival time                          17.752    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.409ns  (logic 0.163ns (39.826%)  route 0.246ns (60.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 17.271 - 16.667 ) 
    Source Clock Delay      (SCD):    0.676ns = ( 17.343 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.676    17.343    system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y18         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDCE (Prop_fdce_C_Q)         0.118    17.461 f  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.127    17.587    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X14Y18         LUT5 (Prop_lut5_I3_O)        0.045    17.632 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.120    17.752    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.604    17.271    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.049    17.222    
    SLICE_X15Y17         FDCE (Hold_fdce_C_CE)       -0.075    17.147    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.147    
                         arrival time                          17.752    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.572ns  (logic 0.163ns (28.493%)  route 0.409ns (71.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 17.271 - 16.667 ) 
    Source Clock Delay      (SCD):    0.676ns = ( 17.343 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.676    17.343    system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y18         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDCE (Prop_fdce_C_Q)         0.118    17.461 f  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.127    17.587    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X14Y18         LUT5 (Prop_lut5_I3_O)        0.045    17.632 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.283    17.915    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.604    17.271    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.049    17.222    
    SLICE_X14Y17         FDCE (Hold_fdce_C_CE)       -0.073    17.149    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.149    
                         arrival time                          17.915    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.572ns  (logic 0.163ns (28.493%)  route 0.409ns (71.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 17.271 - 16.667 ) 
    Source Clock Delay      (SCD):    0.676ns = ( 17.343 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.676    17.343    system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y18         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDCE (Prop_fdce_C_Q)         0.118    17.461 f  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.127    17.587    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X14Y18         LUT5 (Prop_lut5_I3_O)        0.045    17.632 r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.283    17.915    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.604    17.271    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y17         FDCE                                         r  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.049    17.222    
    SLICE_X14Y17         FDCE (Hold_fdce_C_CE)       -0.073    17.149    system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.149    
                         arrival time                          17.915    
  -------------------------------------------------------------------
                         slack                                  0.766    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X11Y15  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X11Y16  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X10Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X14Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X15Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X12Y16  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X15Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X15Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X14Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X14Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X11Y15  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X13Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X13Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X13Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X13Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X13Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X13Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X13Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X11Y15  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X13Y19  system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         16.666      16.166     SLICE_X12Y18  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X11Y15  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X11Y15  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X11Y16  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X11Y16  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X10Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X10Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X14Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X14Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X15Y17  system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack      -10.784ns,  Total Violation      -10.784ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.784ns  (required time - arrival time)
  Source:                 system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out1_system_clk_wiz_0_1 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -9.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 1296.510 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.306ns = ( 1306.298 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000  1294.992    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  1298.505    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.629 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567  1299.196    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.292 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.435    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.538 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1302.877    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.859 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.572    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1304.668 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.630  1306.298    system_i/csi_to_axis_0/U0/lane_align_inst/rxbyteclkhs
    SLICE_X5Y15          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456  1306.754 r  system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.331  1307.085    system_i/csi2_d_phy_rx_0/U0/trig_req
    SLICE_X4Y16          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                   1295.000  1295.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000  1295.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.491  1296.491    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187  1293.304 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605  1294.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1295.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        1.510  1296.510    system_i/csi2_d_phy_rx_0/U0/in_delay_clk
    SLICE_X4Y16          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1296.510    
                         clock uncertainty           -0.166  1296.344    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)       -0.043  1296.301    system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1296.301    
                         arrival time                       -1307.085    
  -------------------------------------------------------------------
                         slack                                -10.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.679ns  (arrival time - required time)
  Source:                 system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_1 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -2.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.564     3.499    system_i/csi_to_axis_0/U0/lane_align_inst/rxbyteclkhs
    SLICE_X5Y15          FDRE                                         r  system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  system_i/csi_to_axis_0/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.112     3.752    system_i/csi2_d_phy_rx_0/U0/trig_req
    SLICE_X4Y16          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  clk_in1_0_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.815     0.815    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.372    -0.558 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1755, routed)        0.831     0.831    system_i/csi2_d_phy_rx_0/U0/in_delay_clk
    SLICE_X4Y16          FDRE                                         r  system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.166     0.997    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.076     1.073    system_i/csi2_d_phy_rx_0/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           3.752    
  -------------------------------------------------------------------
                         slack                                  2.679    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out1_system_clk_wiz_1_0

Setup :            1  Failing Endpoint ,  Worst Slack      -10.788ns,  Total Violation      -10.788ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.788ns  (required time - arrival time)
  Source:                 system_i/csi2dvp_0/inst/frame_start_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/frame_start_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (clk_out1_system_clk_wiz_1_0 rise@2590.000ns - pclk rise@2589.984ns)
  Data Path Delay:        0.618ns  (logic 0.419ns (67.821%)  route 0.199ns (32.179%))
  Logic Levels:           0  
  Clock Path Skew:        -9.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 2591.496 - 2590.000 ) 
    Source Clock Delay      (SCD):    11.289ns = ( 2601.273 - 2589.984 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    2589.984  2589.984 r  
    G11                                               0.000  2589.984 f  clk_rxp_0 (IN)
                         net (fo=0)                   0.000  2589.984    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  2590.885 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  2590.885    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  2591.701 f  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  2593.497    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  2593.621 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.567  2594.188    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  2594.284 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  2596.426    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  2596.529 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  2597.868    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  2598.850 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  2599.563    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  2599.659 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.613  2601.272    system_i/csi2dvp_0/inst/s_axis_aclk
    SLICE_X17Y22         FDRE                                         r  system_i/csi2dvp_0/inst/frame_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.419  2601.691 r  system_i/csi2dvp_0/inst/frame_start_reg/Q
                         net (fo=2, routed)           0.199  2601.890    system_i/csi2dvp_0/inst/frame_start
    SLICE_X16Y22         FDRE                                         r  system_i/csi2dvp_0/inst/frame_start_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                   2590.000  2590.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2590.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         1.430  2591.430    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064  2588.366 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543  2589.909    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  2590.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         1.496  2591.497    system_i/csi2dvp_0/inst/vid_clk
    SLICE_X16Y22         FDRE                                         r  system_i/csi2dvp_0/inst/frame_start_r1_reg/C
                         clock pessimism              0.000  2591.497    
                         clock uncertainty           -0.173  2591.323    
    SLICE_X16Y22         FDRE (Setup_fdre_C_D)       -0.220  2591.104    system_i/csi2dvp_0/inst/frame_start_r1_reg
  -------------------------------------------------------------------
                         required time                       2591.103    
                         arrival time                       -2601.891    
  -------------------------------------------------------------------
                         slack                                -10.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.666ns  (arrival time - required time)
  Source:                 system_i/csi2dvp_0/inst/frame_start_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/csi2dvp_0/inst/frame_start_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_1_0 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        -2.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_rxp_0 (IN)
                         net (fo=0)                   0.000     0.000    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.935 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.553     3.488    system_i/csi2dvp_0/inst/s_axis_aclk
    SLICE_X17Y22         FDRE                                         r  system_i/csi2dvp_0/inst/frame_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.128     3.616 r  system_i/csi2dvp_0/inst/frame_start_reg/Q
                         net (fo=2, routed)           0.065     3.681    system_i/csi2dvp_0/inst/frame_start
    SLICE_X16Y22         FDRE                                         r  system_i/csi2dvp_0/inst/frame_start_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  system_i/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=262, routed)         0.790     0.790    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=482, routed)         0.820     0.820    system_i/csi2dvp_0/inst/vid_clk
    SLICE_X16Y22         FDRE                                         r  system_i/csi2dvp_0/inst/frame_start_r1_reg/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.173     0.993    
    SLICE_X16Y22         FDRE (Hold_fdre_C_D)         0.022     1.015    system_i/csi2dvp_0/inst/frame_start_r1_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  2.666    





