#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Mon Aug 21 16:32:10 2017
# Process ID: 4192
# Log file: F:/Ryuta/FPGA/KC705_V1.0/kc705_v1.0.runs/fifo_32x512_synth_1/fifo_32x512.vds
# Journal file: F:/Ryuta/FPGA/KC705_V1.0/kc705_v1.0.runs/fifo_32x512_synth_1\vivado.jou
#-----------------------------------------------------------
source fifo_32x512.tcl
