Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Oct  2 20:27:17 2024
| Host         : DESKTOP-6HQVPMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_wrapper_timing_summary_routed.rpt -pb sistema_wrapper_timing_summary_routed.pb -rpx sistema_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.605        0.000                      0                 1777        0.048        0.000                      0                 1777        4.020        0.000                       0                   795  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.605        0.000                      0                 1760        0.048        0.000                      0                 1760        4.020        0.000                       0                   795  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.411        0.000                      0                   17        0.489        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 3.185ns (55.033%)  route 2.602ns (44.967%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.676     2.984    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/Q
                         net (fo=2, routed)           0.478     3.918    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.592 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.592    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.706 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.706    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.820    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.934    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.048    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.162    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.496 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.815     6.311    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5_n_6
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     6.614 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.614    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.152 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.432     7.584    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.310     7.894 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.877     8.771    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.503    12.695    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[10]/C
                         clock pessimism              0.264    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    12.377    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[10]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 3.185ns (55.033%)  route 2.602ns (44.967%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.676     2.984    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/Q
                         net (fo=2, routed)           0.478     3.918    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.592 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.592    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.706 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.706    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.820    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.934    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.048    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.162    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.496 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.815     6.311    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5_n_6
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     6.614 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.614    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.152 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.432     7.584    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.310     7.894 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.877     8.771    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.503    12.695    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[11]/C
                         clock pessimism              0.264    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    12.377    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[11]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 3.185ns (55.033%)  route 2.602ns (44.967%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.676     2.984    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/Q
                         net (fo=2, routed)           0.478     3.918    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.592 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.592    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.706 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.706    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.820    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.934    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.048    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.162    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.496 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.815     6.311    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5_n_6
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     6.614 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.614    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.152 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.432     7.584    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.310     7.894 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.877     8.771    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.503    12.695    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[8]/C
                         clock pessimism              0.264    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    12.377    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[8]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 3.185ns (55.033%)  route 2.602ns (44.967%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.676     2.984    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/Q
                         net (fo=2, routed)           0.478     3.918    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.592 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.592    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.706 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.706    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.820    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.934    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.048    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.162    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.496 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.815     6.311    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5_n_6
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     6.614 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.614    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.152 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.432     7.584    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.310     7.894 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.877     8.771    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.503    12.695    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[9]/C
                         clock pessimism              0.264    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X9Y37          FDRE (Setup_fdre_C_R)       -0.429    12.377    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[9]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 3.185ns (55.842%)  route 2.519ns (44.158%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.676     2.984    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/Q
                         net (fo=2, routed)           0.478     3.918    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.592 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.592    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.706 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.706    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.820    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.934    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.048    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.162    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.496 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.815     6.311    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5_n_6
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     6.614 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.614    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.152 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.432     7.584    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.310     7.894 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.794     8.688    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.502    12.694    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y36          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[4]/C
                         clock pessimism              0.264    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    12.376    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 3.185ns (55.842%)  route 2.519ns (44.158%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.676     2.984    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/Q
                         net (fo=2, routed)           0.478     3.918    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.592 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.592    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.706 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.706    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.820    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.934    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.048    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.162    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.496 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.815     6.311    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5_n_6
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     6.614 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.614    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.152 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.432     7.584    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.310     7.894 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.794     8.688    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.502    12.694    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y36          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[5]/C
                         clock pessimism              0.264    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    12.376    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[5]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 3.185ns (55.842%)  route 2.519ns (44.158%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.676     2.984    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/Q
                         net (fo=2, routed)           0.478     3.918    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.592 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.592    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.706 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.706    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.820    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.934    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.048    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.162    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.496 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.815     6.311    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5_n_6
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     6.614 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.614    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.152 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.432     7.584    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.310     7.894 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.794     8.688    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.502    12.694    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y36          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[6]/C
                         clock pessimism              0.264    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    12.376    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[6]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 3.185ns (55.842%)  route 2.519ns (44.158%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.676     2.984    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/Q
                         net (fo=2, routed)           0.478     3.918    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.592 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.592    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.706 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.706    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.820    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.934    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.048    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.162    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.496 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.815     6.311    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5_n_6
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     6.614 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.614    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.152 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.432     7.584    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.310     7.894 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.794     8.688    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.502    12.694    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y36          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[7]/C
                         clock pessimism              0.264    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    12.376    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[7]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 3.185ns (56.004%)  route 2.502ns (43.996%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.676     2.984    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/Q
                         net (fo=2, routed)           0.478     3.918    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.592 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.592    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.706 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.706    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.820    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.934    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.048    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.162    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.496 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.815     6.311    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5_n_6
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     6.614 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.614    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.152 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.432     7.584    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.310     7.894 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.777     8.671    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X9Y39          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.505    12.697    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y39          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[16]/C
                         clock pessimism              0.264    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X9Y39          FDRE (Setup_fdre_C_R)       -0.429    12.379    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[16]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 3.185ns (56.004%)  route 2.502ns (43.996%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.676     2.984    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]/Q
                         net (fo=2, routed)           0.478     3.918    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[2]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.592 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.592    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.706 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.706    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.820 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.820    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.934 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.934    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.048 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.048    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.162 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.162    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.496 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.815     6.311    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_5_n_6
    SLICE_X8Y40          LUT3 (Prop_lut3_I0_O)        0.303     6.614 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.614    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     7.152 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.432     7.584    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.310     7.894 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.777     8.671    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X9Y39          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.505    12.697    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/s00_axi_aclk
    SLICE_X9Y39          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[17]/C
                         clock pessimism              0.264    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X9Y39          FDRE (Setup_fdre_C_R)       -0.429    12.379    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[17]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  3.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.436%)  route 0.217ns (60.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.217     1.282    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.176    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y51          SRL16E                                       r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.853     1.223    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y51          SRL16E                                       r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X4Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.121    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.730%)  route 0.186ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.582     0.923    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.186     1.237    sistema_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.786%)  route 0.232ns (62.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.582     0.923    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.232     1.296    sistema_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.960%)  route 0.192ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.582     0.923    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.192     1.243    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.116     1.205    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X4Y41          SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.852     1.222    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.779%)  route 0.154ns (52.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.583     0.924    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y39          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.154     1.219    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X4Y40          SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.852     1.222    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.251%)  route 0.225ns (63.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.225     1.278    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.268%)  route 0.225ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.225     1.278    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                     -0.054     1.180    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.434%)  route 0.268ns (65.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.268     1.334    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y35     sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y37     sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y37     sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y38     sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y38     sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y38     sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y38     sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y39     sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_genEna/aux_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y41     sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y49     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y49     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y49     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y49     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y49     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y48     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y48     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.456ns (23.169%)  route 1.512ns (76.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.727     3.035    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          1.512     5.003    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/Q[0]
    SLICE_X10Y41         FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.506    12.698    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/s00_axi_aclk
    SLICE_X10Y41         FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[3]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.361    12.414    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/current_bit_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.456ns (23.169%)  route 1.512ns (76.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.727     3.035    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          1.512     5.003    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/Q[0]
    SLICE_X10Y41         FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/current_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.506    12.698    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/s00_axi_aclk
    SLICE_X10Y41         FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/current_bit_reg/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.361    12.414    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/current_bit_reg
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.456ns (23.169%)  route 1.512ns (76.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.727     3.035    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          1.512     5.003    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/Q[0]
    SLICE_X10Y41         FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.506    12.698    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/s00_axi_aclk
    SLICE_X10Y41         FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[0]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.319    12.456    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.456ns (23.169%)  route 1.512ns (76.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.727     3.035    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          1.512     5.003    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/Q[0]
    SLICE_X10Y41         FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.506    12.698    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/s00_axi_aclk
    SLICE_X10Y41         FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[1]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.319    12.456    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.456ns (23.169%)  route 1.512ns (76.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.727     3.035    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          1.512     5.003    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/Q[0]
    SLICE_X10Y41         FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.506    12.698    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/s00_axi_aclk
    SLICE_X10Y41         FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[2]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X10Y41         FDCE (Recov_fdce_C_CLR)     -0.319    12.456    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/inst_serializar/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.456ns (26.593%)  route 1.259ns (73.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.727     3.035    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          1.259     4.750    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X5Y39          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.549    12.741    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X5Y39          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[10]/C
                         clock pessimism              0.267    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.405    12.450    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.456ns (26.593%)  route 1.259ns (73.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.727     3.035    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          1.259     4.750    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X5Y39          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.549    12.741    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X5Y39          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[6]/C
                         clock pessimism              0.267    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.405    12.450    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.456ns (26.593%)  route 1.259ns (73.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.727     3.035    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          1.259     4.750    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X5Y39          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.549    12.741    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X5Y39          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[8]/C
                         clock pessimism              0.267    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.405    12.450    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.456ns (26.593%)  route 1.259ns (73.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.727     3.035    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          1.259     4.750    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X5Y39          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.549    12.741    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X5Y39          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[9]/C
                         clock pessimism              0.267    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.405    12.450    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.456ns (27.695%)  route 1.190ns (72.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.727     3.035    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456     3.491 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          1.190     4.681    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X6Y39          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         1.504    12.696    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X6Y39          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[11]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X6Y39          FDCE (Recov_fdce_C_CLR)     -0.319    12.454    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  7.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.170%)  route 0.272ns (65.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          0.272     1.337    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X7Y42          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.833     1.203    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X7Y42          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[1]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X7Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.849    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.287%)  route 0.417ns (74.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          0.417     1.482    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X7Y40          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.833     1.203    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[3]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.092     0.849    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.287%)  route 0.417ns (74.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          0.417     1.482    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X7Y40          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.833     1.203    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[4]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.092     0.849    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.287%)  route 0.417ns (74.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          0.417     1.482    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X7Y40          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.833     1.203    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[5]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.092     0.849    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.287%)  route 0.417ns (74.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          0.417     1.482    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X7Y40          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.833     1.203    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[7]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.092     0.849    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.644%)  route 0.510ns (78.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          0.510     1.576    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X8Y39          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.832     1.202    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X8Y39          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[0]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y39          FDCE (Remov_fdce_C_CLR)     -0.067     0.873    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.644%)  route 0.510ns (78.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          0.510     1.576    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X8Y39          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.832     1.202    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X8Y39          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[2]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y39          FDCE (Remov_fdce_C_CLR)     -0.067     0.873    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.141ns (20.812%)  route 0.536ns (79.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          0.536     1.602    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X6Y39          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.832     1.202    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X6Y39          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[11]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X6Y39          FDCE (Remov_fdce_C_CLR)     -0.067     0.873    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.035%)  route 0.600ns (80.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          0.600     1.665    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X5Y39          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.851     1.221    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X5Y39          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[10]/C
                         clock pessimism             -0.281     0.940    
    SLICE_X5Y39          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.035%)  route 0.600ns (80.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.584     0.925    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y42          FDRE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=32, routed)          0.600     1.665    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/Q[0]
    SLICE_X5Y39          FDCE                                         f  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=795, routed)         0.851     1.221    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/s00_axi_aclk
    SLICE_X5Y39          FDCE                                         r  sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[6]/C
                         clock pessimism             -0.281     0.940    
    SLICE_X5Y39          FDCE (Remov_fdce_C_CLR)     -0.092     0.848    sistema_i/protocheck3_ip_0/U0/protocheck3_ip_v1_0_S00_AXI_inst/protocheck_inst/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.818    





