INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_5/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUand
INFO: [VRFC 10-311] analyzing module ALUor
INFO: [VRFC 10-311] analyzing module ALUadd
INFO: [VRFC 10-311] analyzing module ALUsub
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_5/ALU/ALU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/ALU_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ALU_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/INSTRREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRREG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/Jump_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jump_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/MCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/Main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/Mem_src_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_src_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/PC_src_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_src_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/REG_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/REG_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/SIGNEXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIGNEXT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/alu_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/alu_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/rd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sources_1/new/wd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/MCP/Assignment_1_MCP/project_1.srcs/sim_1/new/MCP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCP_tb
