# riscv-pipelined-processor
A 5-stage pipelined RISC-V processor implemented in Verilog
