

================================================================
== Vivado HLS Report for 'do_convolution'
================================================================
* Date:           Wed Dec 18 16:18:24 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        final_conv2d
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   47|   47|   47|   47|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- buf_x1       |    2|    2|         2|          1|          1|     2|    yes   |
        |- buf_x2       |    5|    5|         2|          1|          1|     5|    yes   |
        |- win_y_win_x  |    4|    4|         2|          1|          1|     4|    yes   |
        |- for_y_for_x  |   28|   28|         5|          1|          1|    25|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
  Pipeline-3 : II = 1, D = 5, States = { 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	16  / (exitcond_flatten9)
	14  / (!exitcond_flatten9)
14 --> 
	15  / true
15 --> 
	11  / true
16 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V), !map !28"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V), !map !34"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @do_convolution_str) nounwind"
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%line_buf_0 = alloca [5 x i32], align 4" [final_conv2d/conv_v2/conv_v2.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%line_buf_1 = alloca [5 x i32], align 4" [final_conv2d/conv_v2/conv_v2.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [final_conv2d/conv_v2/conv_v2.cpp:48]

 <State 2> : 1.65ns
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%x = phi i3 [ 3, %0 ], [ %x_1, %2 ]"
ST_2 : Operation 26 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %x, -3" [final_conv2d/conv_v2/conv_v2.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader21.0, label %2" [final_conv2d/conv_v2/conv_v2.cpp:48]
ST_2 : Operation 29 [1/1] (1.65ns)   --->   "%x_1 = add i3 %x, 1" [final_conv2d/conv_v2/conv_v2.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 5.96ns
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:50]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str2)" [final_conv2d/conv_v2/conv_v2.cpp:50]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:49]
ST_3 : Operation 33 [1/1] (3.63ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V)" [final_conv2d/conv_v2/conv_v2.cpp:50]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = zext i3 %x to i64" [final_conv2d/conv_v2/conv_v2.cpp:50]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%line_buf_0_addr = getelementptr [5 x i32]* %line_buf_0, i64 0, i64 %tmp_s" [final_conv2d/conv_v2/conv_v2.cpp:50]
ST_3 : Operation 36 [1/1] (2.32ns)   --->   "store i32 %tmp, i32* %line_buf_0_addr, align 4" [final_conv2d/conv_v2/conv_v2.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str2, i32 %tmp_2)" [final_conv2d/conv_v2/conv_v2.cpp:50]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [final_conv2d/conv_v2/conv_v2.cpp:48]

 <State 4> : 1.77ns
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str3)" [final_conv2d/conv_v2/conv_v2.cpp:52]
ST_4 : Operation 40 [1/1] (1.76ns)   --->   "br label %3" [final_conv2d/conv_v2/conv_v2.cpp:52]

 <State 5> : 1.65ns
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%x1 = phi i3 [ 0, %.preheader21.0 ], [ %x_2, %4 ]" [final_conv2d/conv_v2/conv_v2.cpp:52]
ST_5 : Operation 42 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %x1, -3" [final_conv2d/conv_v2/conv_v2.cpp:52]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"
ST_5 : Operation 44 [1/1] (1.65ns)   --->   "%x_2 = add i3 %x1, 1" [final_conv2d/conv_v2/conv_v2.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader21.1, label %4" [final_conv2d/conv_v2/conv_v2.cpp:52]

 <State 6> : 5.96ns
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:54]
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4)" [final_conv2d/conv_v2/conv_v2.cpp:54]
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:53]
ST_6 : Operation 49 [1/1] (3.63ns)   --->   "%tmp_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V)" [final_conv2d/conv_v2/conv_v2.cpp:54]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6 = zext i3 %x1 to i64" [final_conv2d/conv_v2/conv_v2.cpp:54]
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%line_buf_1_addr = getelementptr [5 x i32]* %line_buf_1, i64 0, i64 %tmp_6" [final_conv2d/conv_v2/conv_v2.cpp:54]
ST_6 : Operation 52 [1/1] (2.32ns)   --->   "store i32 %tmp_4, i32* %line_buf_1_addr, align 4" [final_conv2d/conv_v2/conv_v2.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_3)" [final_conv2d/conv_v2/conv_v2.cpp:54]
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "br label %3" [final_conv2d/conv_v2/conv_v2.cpp:52]

 <State 7> : 1.77ns
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str3, i32 %tmp_1)" [final_conv2d/conv_v2/conv_v2.cpp:54]
ST_7 : Operation 56 [1/1] (1.76ns)   --->   "br label %5" [final_conv2d/conv_v2/conv_v2.cpp:57]

 <State 8> : 5.92ns
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %.preheader21.1 ], [ %indvar_flatten_next, %.preheader20 ]"
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%y2 = phi i2 [ 1, %.preheader21.1 ], [ %tmp_9_mid2_v, %.preheader20 ]" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%window_2_2_1 = phi i32 [ undef, %.preheader21.1 ], [ %window_2_2_6, %.preheader20 ]"
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%window_2_1_1 = phi i32 [ undef, %.preheader21.1 ], [ %window_2_2_7, %.preheader20 ]"
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%window_1_2_1 = phi i32 [ undef, %.preheader21.1 ], [ %window_2_2_8, %.preheader20 ]"
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%window_1_1_1 = phi i32 [ undef, %.preheader21.1 ], [ %window_2_2_9, %.preheader20 ]"
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%x3 = phi i2 [ 1, %.preheader21.1 ], [ %x_3, %.preheader20 ]"
ST_8 : Operation 64 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i3 %indvar_flatten, -4"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (1.65ns)   --->   "%indvar_flatten_next = add i3 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader19.preheader.preheader, label %.preheader20"
ST_8 : Operation 67 [1/1] (1.56ns)   --->   "%y = add i2 1, %y2" [final_conv2d/conv_v2/conv_v2.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %x3, -1" [final_conv2d/conv_v2/conv_v2.cpp:58]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.99ns)   --->   "%x3_mid2 = select i1 %exitcond, i2 1, i2 %x3" [final_conv2d/conv_v2/conv_v2.cpp:58]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.99ns)   --->   "%tmp_9_mid2_v = select i1 %exitcond, i2 %y, i2 %y2" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i2 %tmp_9_mid2_v to i1" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_8 : Operation 72 [1/1] (0.95ns)   --->   "%cond_mid1 = icmp eq i2 %y2, 0" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.95ns)   --->   "%cond = icmp eq i2 %y2, 1" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.99ns)   --->   "%cond_mid2 = select i1 %exitcond, i1 %cond_mid1, i1 %cond" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%x3_cast = zext i2 %x3_mid2 to i3" [final_conv2d/conv_v2/conv_v2.cpp:58]
ST_8 : Operation 76 [1/1] (1.65ns)   --->   "%tmp_7 = add i3 2, %x3_cast" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_8 = zext i3 %tmp_7 to i64" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%line_buf_0_addr_1 = getelementptr [5 x i32]* %line_buf_0, i64 0, i64 %tmp_8" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%line_buf_1_addr_1 = getelementptr [5 x i32]* %line_buf_1, i64 0, i64 %tmp_8" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_8 : Operation 80 [2/2] (2.32ns)   --->   "%line_buf_0_load = load i32* %line_buf_0_addr_1, align 4" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 81 [2/2] (2.32ns)   --->   "%line_buf_1_load = load i32* %line_buf_1_addr_1, align 4" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 82 [1/1] (0.95ns)   --->   "%cond1 = icmp eq i2 %x3_mid2, 1" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (1.56ns)   --->   "%x_3 = add i2 1, %x3_mid2" [final_conv2d/conv_v2/conv_v2.cpp:58]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.72ns
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @win_y_win_x_str)"
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:59]
ST_9 : Operation 88 [1/2] (2.32ns)   --->   "%line_buf_0_load = load i32* %line_buf_0_addr_1, align 4" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 89 [1/2] (2.32ns)   --->   "%line_buf_1_load = load i32* %line_buf_1_addr_1, align 4" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 90 [1/1] (0.69ns)   --->   "%window_1_1_2 = select i1 %tmp_10, i32 %line_buf_0_load, i32 %line_buf_1_load" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node window_2_2_8)   --->   "%window_2_2_1_10 = select i1 %cond1, i32 %window_1_2_1, i32 %window_1_1_2" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node window_2_2_9)   --->   "%window_2_2_2 = select i1 %cond1, i32 %window_1_1_2, i32 %window_1_1_1" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node window_2_2_6)   --->   "%window_2_2_4 = select i1 %cond1, i32 %window_2_2_1, i32 %window_1_1_2" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node window_2_2_7)   --->   "%window_2_2_5 = select i1 %cond1, i32 %window_1_1_2, i32 %window_2_1_1" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.69ns) (out node of the LUT)   --->   "%window_2_2_6 = select i1 %cond_mid2, i32 %window_2_2_1, i32 %window_2_2_4" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.69ns) (out node of the LUT)   --->   "%window_2_2_7 = select i1 %cond_mid2, i32 %window_2_1_1, i32 %window_2_2_5" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.69ns) (out node of the LUT)   --->   "%window_2_2_8 = select i1 %cond_mid2, i32 %window_2_2_1_10, i32 %window_1_2_1" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.69ns) (out node of the LUT)   --->   "%window_2_2_9 = select i1 %cond_mid2, i32 %window_2_2_2, i32 %window_1_1_1" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_5)" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br label %5" [final_conv2d/conv_v2/conv_v2.cpp:58]

 <State 10> : 1.77ns
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%window_0_0_read_as = alloca i32"
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%window_0_0 = alloca i32"
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%window_0_1 = alloca i32"
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%window_1_0_read_as = alloca i32"
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%window_2_0_read_as = alloca i32"
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%read_count_1 = alloca i32"
ST_10 : Operation 107 [1/1] (1.76ns)   --->   "store i32 7, i32* %read_count_1"
ST_10 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader19.preheader" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]

 <State 11> : 4.43ns
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i5 [ %indvar_flatten_next8, %._crit_edge ], [ 0, %.preheader19.preheader.preheader ]"
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%y_assign = phi i3 [ %y_assign_mid2, %._crit_edge ], [ 0, %.preheader19.preheader.preheader ]" [final_conv2d/conv_v2/conv_v2.cpp:65]
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%x_assign = phi i3 [ %x_4, %._crit_edge ], [ 0, %.preheader19.preheader.preheader ]"
ST_11 : Operation 112 [1/1] (1.13ns)   --->   "%tmp_i_i = icmp ne i3 %y_assign, 0" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (1.65ns)   --->   "%y_1 = add i3 %y_assign, 1" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (1.13ns)   --->   "%tmp_i2_i = icmp ult i3 %y_1, -3" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (1.36ns)   --->   "%exitcond_flatten9 = icmp eq i5 %indvar_flatten7, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (1.78ns)   --->   "%indvar_flatten_next8 = add i5 %indvar_flatten7, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%read_count_1_load = load i32* %read_count_1" [final_conv2d/conv_v2/conv_v2.cpp:80]
ST_11 : Operation 118 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %x_assign, -3" [final_conv2d/conv_v2/conv_v2.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.98ns)   --->   "%x_assign_mid2 = select i1 %exitcond2, i3 0, i3 %x_assign" [final_conv2d/conv_v2/conv_v2.cpp:65]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (1.13ns)   --->   "%tmp_i_i_mid1 = icmp ne i3 %y_1, 0" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.99ns)   --->   "%tmp_i_i_mid2 = select i1 %exitcond2, i1 %tmp_i_i_mid1, i1 %tmp_i_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (1.65ns)   --->   "%y_assign_1_mid1 = add i3 2, %y_assign" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (1.13ns)   --->   "%tmp_i2_i_mid1 = icmp ult i3 %y_assign_1_mid1, -3" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.99ns)   --->   "%tmp_i2_i_mid2 = select i1 %exitcond2, i1 %tmp_i2_i_mid1, i1 %tmp_i2_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.98ns)   --->   "%y_assign_mid2 = select i1 %exitcond2, i3 %y_1, i3 %y_assign" [final_conv2d/conv_v2/conv_v2.cpp:65]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (1.13ns)   --->   "%tmp_14_i_i = icmp ne i3 %x_assign_mid2, 0" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (1.65ns)   --->   "%x_4 = add i3 1, %x_assign_mid2" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_12 = zext i3 %x_assign_mid2 to i64" [final_conv2d/conv_v2/conv_v2.cpp:74]
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%line_buf_0_addr_2 = getelementptr [5 x i32]* %line_buf_0, i64 0, i64 %tmp_12" [final_conv2d/conv_v2/conv_v2.cpp:74]
ST_11 : Operation 130 [2/2] (2.32ns)   --->   "%window_0_2 = load i32* %line_buf_0_addr_2, align 4" [final_conv2d/conv_v2/conv_v2.cpp:74]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%line_buf_1_addr_2 = getelementptr [5 x i32]* %line_buf_1, i64 0, i64 %tmp_12" [final_conv2d/conv_v2/conv_v2.cpp:74]
ST_11 : Operation 132 [1/1] (2.47ns)   --->   "%tmp_13 = icmp slt i32 %read_count_1_load, 25" [final_conv2d/conv_v2/conv_v2.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (1.76ns)   --->   "br i1 %tmp_13, label %6, label %._crit_edge" [final_conv2d/conv_v2/conv_v2.cpp:80]
ST_11 : Operation 134 [1/1] (2.55ns)   --->   "%read_count = add nsw i32 %read_count_1_load, 1" [final_conv2d/conv_v2/conv_v2.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (1.76ns)   --->   "store i32 %read_count, i32* %read_count_1" [final_conv2d/conv_v2/conv_v2.cpp:83]

 <State 12> : 6.78ns
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%window_0_0_read_as_1 = load i32* %window_0_0_read_as" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%window_0_0_load = load i32* %window_0_0" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%window_0_1_load = load i32* %window_0_1"
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "store i32 %window_0_1_load, i32* %window_0_0"
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "store i32 %window_0_0_load, i32* %window_0_0_read_as" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%window_0_1_load_1 = load i32* %window_0_1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node result_3_0_1_i)   --->   "%or_cond1_i_i = and i1 %tmp_i_i_mid2, %tmp_14_i_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node result_3_0_1_i)   --->   "%p_read_i = select i1 %or_cond1_i_i, i32 %window_0_0_read_as_1, i32 0" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node result_3_0_1_i)   --->   "%tmp_11 = shl i32 %window_0_0_load, 1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_12 : Operation 145 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_0_1_i = add nsw i32 %p_read_i, %tmp_11" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.69ns)   --->   "%result_2_0_1_i = select i1 %tmp_i_i_mid2, i32 %result_3_0_1_i, i32 0" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (1.13ns)   --->   "%tmp_15_i2_i = icmp ult i3 %x_4, -3" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node result_2_0_2_i)   --->   "%p_i2_i = and i1 %tmp_i_i_mid2, %tmp_15_i2_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (2.55ns)   --->   "%result_3_0_2_i = sub i32 %result_2_0_1_i, %window_0_1_load_1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_2_0_2_i = select i1 %p_i2_i, i32 %result_3_0_2_i, i32 %result_2_0_1_i" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 151 [1/2] (2.32ns)   --->   "%window_0_2 = load i32* %line_buf_0_addr_2, align 4" [final_conv2d/conv_v2/conv_v2.cpp:74]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_12 : Operation 152 [2/2] (2.32ns)   --->   "%window_1_2 = load i32* %line_buf_1_addr_2, align 4" [final_conv2d/conv_v2/conv_v2.cpp:76]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "store i32 %window_0_2, i32* %window_0_1" [final_conv2d/conv_v2/conv_v2.cpp:74]
ST_12 : Operation 154 [1/1] (3.63ns)   --->   "%tmp_20 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V)" [final_conv2d/conv_v2/conv_v2.cpp:82]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 155 [1/1] (1.76ns)   --->   "br label %._crit_edge" [final_conv2d/conv_v2/conv_v2.cpp:84]

 <State 13> : 7.62ns
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%window_2_1 = phi i32 [ %window_2_2, %._crit_edge ], [ %window_2_2_1, %.preheader19.preheader.preheader ]"
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%window_2_0 = phi i32 [ %window_2_1, %._crit_edge ], [ %window_2_1_1, %.preheader19.preheader.preheader ]"
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%window_1_1 = phi i32 [ %window_1_2, %._crit_edge ], [ %window_1_2_1, %.preheader19.preheader.preheader ]"
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%window_1_0 = phi i32 [ %window_1_1, %._crit_edge ], [ %window_1_1_1, %.preheader19.preheader.preheader ]"
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%window_1_0_read_as_1 = load i32* %window_1_0_read_as" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%window_2_0_read_as_1 = load i32* %window_2_0_read_as" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "store i32 %window_2_0, i32* %window_2_0_read_as" [final_conv2d/conv_v2/conv_v2.cpp:82]
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "store i32 %window_1_0, i32* %window_1_0_read_as" [final_conv2d/conv_v2/conv_v2.cpp:76]
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten9, label %7, label %.preheader19"
ST_13 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node result_3_1_i)   --->   "%tmp_14 = shl i32 %window_1_0_read_as_1, 1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_13 : Operation 166 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_1_i = add nsw i32 %result_2_0_2_i, %tmp_14" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.69ns)   --->   "%result_2_1_i = select i1 %tmp_14_i_i, i32 %result_3_1_i, i32 %result_2_0_2_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_15 = shl i32 %window_1_0, 2" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_7_1_1_i = sub i32 %tmp_15, %window_1_0" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 170 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%result_3_1_1_i = add nsw i32 %tmp_7_1_1_i, %result_2_1_i" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 171 [1/2] (2.32ns)   --->   "%window_1_2 = load i32* %line_buf_1_addr_2, align 4" [final_conv2d/conv_v2/conv_v2.cpp:76]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_13 : Operation 172 [1/1] (2.32ns)   --->   "store i32 %window_1_2, i32* %line_buf_0_addr_2, align 4" [final_conv2d/conv_v2/conv_v2.cpp:76]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%window_2_2 = phi i32 [ %tmp_20, %6 ], [ 0, %.preheader19 ]"
ST_13 : Operation 174 [1/1] (2.32ns)   --->   "store i32 %window_2_2, i32* %line_buf_1_addr_2, align 4" [final_conv2d/conv_v2/conv_v2.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

 <State 14> : 8.35ns
ST_14 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node result_3_1_2_i)   --->   "%tmp_16 = shl i32 %window_1_1, 1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_14 : Operation 176 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_1_2_i = sub i32 %result_3_1_1_i, %tmp_16" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.69ns)   --->   "%result_2_1_2_i = select i1 %tmp_15_i2_i, i32 %result_3_1_2_i, i32 %result_3_1_1_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node result_3_2_1_i)   --->   "%or_cond1_i6_i = and i1 %tmp_i2_i_mid2, %tmp_14_i_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (2.55ns)   --->   "%result_3_2_i = add nsw i32 %result_2_1_2_i, %window_2_0_read_as_1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node result_3_2_1_i)   --->   "%result_2_2_i = select i1 %or_cond1_i6_i, i32 %result_3_2_i, i32 %result_2_1_2_i" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node result_3_2_1_i)   --->   "%tmp_17 = shl i32 %window_2_0, 2" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_14 : Operation 182 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_2_1_i = add nsw i32 %result_2_2_i, %tmp_17" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.86ns
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str8) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:66]
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str8)" [final_conv2d/conv_v2/conv_v2.cpp:66]
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:67]
ST_15 : Operation 187 [1/1] (0.69ns)   --->   "%result_2_2_1_i = select i1 %tmp_i2_i_mid2, i32 %result_3_2_1_i, i32 %result_2_1_2_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node val_out)   --->   "%p_i8_i = and i1 %tmp_i2_i_mid2, %tmp_15_i2_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (2.55ns)   --->   "%result_3_2_2_i = sub i32 %result_2_2_1_i, %window_2_1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.97ns) (out node of the LUT)   --->   "%val_out = select i1 %p_i8_i, i32 %result_3_2_2_i, i32 %result_2_2_1_i" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V, i32 %val_out)" [final_conv2d/conv_v2/conv_v2.cpp:71]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str8, i32 %tmp_9)" [final_conv2d/conv_v2/conv_v2.cpp:95]
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "br label %.preheader19.preheader"

 <State 16> : 0.00ns
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "ret void" [final_conv2d/conv_v2/conv_v2.cpp:97]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specinterface    ) [ 00000000000000000]
empty_4              (specinterface    ) [ 00000000000000000]
StgValue_19          (specbitsmap      ) [ 00000000000000000]
StgValue_20          (specbitsmap      ) [ 00000000000000000]
StgValue_21          (spectopmodule    ) [ 00000000000000000]
line_buf_0           (alloca           ) [ 00111111111111110]
line_buf_1           (alloca           ) [ 00111111111111110]
StgValue_24          (br               ) [ 01110000000000000]
x                    (phi              ) [ 00110000000000000]
exitcond1            (icmp             ) [ 00110000000000000]
empty_5              (speclooptripcount) [ 00000000000000000]
StgValue_28          (br               ) [ 00000000000000000]
x_1                  (add              ) [ 01110000000000000]
StgValue_30          (specloopname     ) [ 00000000000000000]
tmp_2                (specregionbegin  ) [ 00000000000000000]
StgValue_32          (specpipeline     ) [ 00000000000000000]
tmp                  (read             ) [ 00000000000000000]
tmp_s                (zext             ) [ 00000000000000000]
line_buf_0_addr      (getelementptr    ) [ 00000000000000000]
StgValue_36          (store            ) [ 00000000000000000]
empty_6              (specregionend    ) [ 00000000000000000]
StgValue_38          (br               ) [ 01110000000000000]
tmp_1                (specregionbegin  ) [ 00000111000000000]
StgValue_40          (br               ) [ 00001110000000000]
x1                   (phi              ) [ 00000110000000000]
exitcond4            (icmp             ) [ 00000110000000000]
empty_8              (speclooptripcount) [ 00000000000000000]
x_2                  (add              ) [ 00001110000000000]
StgValue_45          (br               ) [ 00000000000000000]
StgValue_46          (specloopname     ) [ 00000000000000000]
tmp_3                (specregionbegin  ) [ 00000000000000000]
StgValue_48          (specpipeline     ) [ 00000000000000000]
tmp_4                (read             ) [ 00000000000000000]
tmp_6                (zext             ) [ 00000000000000000]
line_buf_1_addr      (getelementptr    ) [ 00000000000000000]
StgValue_52          (store            ) [ 00000000000000000]
empty_9              (specregionend    ) [ 00000000000000000]
StgValue_54          (br               ) [ 00001110000000000]
empty_7              (specregionend    ) [ 00000000000000000]
StgValue_56          (br               ) [ 00000001110000000]
indvar_flatten       (phi              ) [ 00000000100000000]
y2                   (phi              ) [ 00000000100000000]
window_2_2_1         (phi              ) [ 00000000111111110]
window_2_1_1         (phi              ) [ 00000000111111110]
window_1_2_1         (phi              ) [ 00000000111111110]
window_1_1_1         (phi              ) [ 00000000111111110]
x3                   (phi              ) [ 00000000100000000]
exitcond_flatten     (icmp             ) [ 00000000110000000]
indvar_flatten_next  (add              ) [ 00000001110000000]
StgValue_66          (br               ) [ 00000000000000000]
y                    (add              ) [ 00000000000000000]
exitcond             (icmp             ) [ 00000000000000000]
x3_mid2              (select           ) [ 00000000000000000]
tmp_9_mid2_v         (select           ) [ 00000001110000000]
tmp_10               (trunc            ) [ 00000000110000000]
cond_mid1            (icmp             ) [ 00000000000000000]
cond                 (icmp             ) [ 00000000000000000]
cond_mid2            (select           ) [ 00000000110000000]
x3_cast              (zext             ) [ 00000000000000000]
tmp_7                (add              ) [ 00000000000000000]
tmp_8                (zext             ) [ 00000000000000000]
line_buf_0_addr_1    (getelementptr    ) [ 00000000110000000]
line_buf_1_addr_1    (getelementptr    ) [ 00000000110000000]
cond1                (icmp             ) [ 00000000110000000]
x_3                  (add              ) [ 00000001110000000]
StgValue_84          (specloopname     ) [ 00000000000000000]
StgValue_85          (specloopname     ) [ 00000000000000000]
tmp_5                (specregionbegin  ) [ 00000000000000000]
StgValue_87          (specpipeline     ) [ 00000000000000000]
line_buf_0_load      (load             ) [ 00000000000000000]
line_buf_1_load      (load             ) [ 00000000000000000]
window_1_1_2         (select           ) [ 00000000000000000]
window_2_2_1_10      (select           ) [ 00000000000000000]
window_2_2_2         (select           ) [ 00000000000000000]
window_2_2_4         (select           ) [ 00000000000000000]
window_2_2_5         (select           ) [ 00000000000000000]
window_2_2_6         (select           ) [ 00000001110000000]
window_2_2_7         (select           ) [ 00000001110000000]
window_2_2_8         (select           ) [ 00000001110000000]
window_2_2_9         (select           ) [ 00000001110000000]
empty_11             (specregionend    ) [ 00000000000000000]
StgValue_100         (br               ) [ 00000001110000000]
window_0_0_read_as   (alloca           ) [ 00000000000111110]
window_0_0           (alloca           ) [ 00000000000111110]
window_0_1           (alloca           ) [ 00000000000111110]
window_1_0_read_as   (alloca           ) [ 00000000000111110]
window_2_0_read_as   (alloca           ) [ 00000000000111110]
read_count_1         (alloca           ) [ 00000000001111110]
StgValue_107         (store            ) [ 00000000000000000]
StgValue_108         (br               ) [ 00000000001111110]
indvar_flatten7      (phi              ) [ 00000000000100000]
y_assign             (phi              ) [ 00000000000100000]
x_assign             (phi              ) [ 00000000000100000]
tmp_i_i              (icmp             ) [ 00000000000000000]
y_1                  (add              ) [ 00000000000000000]
tmp_i2_i             (icmp             ) [ 00000000000000000]
exitcond_flatten9    (icmp             ) [ 00000000000111110]
indvar_flatten_next8 (add              ) [ 00000000001111110]
read_count_1_load    (load             ) [ 00000000000000000]
exitcond2            (icmp             ) [ 00000000000000000]
x_assign_mid2        (select           ) [ 00000000000000000]
tmp_i_i_mid1         (icmp             ) [ 00000000000000000]
tmp_i_i_mid2         (select           ) [ 00000000000110000]
y_assign_1_mid1      (add              ) [ 00000000000000000]
tmp_i2_i_mid1        (icmp             ) [ 00000000000000000]
tmp_i2_i_mid2        (select           ) [ 00000000000111110]
y_assign_mid2        (select           ) [ 00000000001111110]
tmp_14_i_i           (icmp             ) [ 00000000000111100]
x_4                  (add              ) [ 00000000001111110]
tmp_12               (zext             ) [ 00000000000000000]
line_buf_0_addr_2    (getelementptr    ) [ 00000000000111000]
line_buf_1_addr_2    (getelementptr    ) [ 00000000000111000]
tmp_13               (icmp             ) [ 00000000000111110]
StgValue_133         (br               ) [ 00000000000111110]
read_count           (add              ) [ 00000000000000000]
StgValue_135         (store            ) [ 00000000000000000]
window_0_0_read_as_1 (load             ) [ 00000000000000000]
window_0_0_load      (load             ) [ 00000000000000000]
window_0_1_load      (load             ) [ 00000000000000000]
StgValue_139         (store            ) [ 00000000000000000]
StgValue_140         (store            ) [ 00000000000000000]
window_0_1_load_1    (load             ) [ 00000000000000000]
or_cond1_i_i         (and              ) [ 00000000000000000]
p_read_i             (select           ) [ 00000000000000000]
tmp_11               (shl              ) [ 00000000000000000]
result_3_0_1_i       (add              ) [ 00000000000000000]
result_2_0_1_i       (select           ) [ 00000000000000000]
tmp_15_i2_i          (icmp             ) [ 00000000000101110]
p_i2_i               (and              ) [ 00000000000000000]
result_3_0_2_i       (sub              ) [ 00000000000000000]
result_2_0_2_i       (select           ) [ 00000000000101000]
window_0_2           (load             ) [ 00000000000000000]
StgValue_153         (store            ) [ 00000000000000000]
tmp_20               (read             ) [ 00000000000111110]
StgValue_155         (br               ) [ 00000000000111110]
window_2_1           (phi              ) [ 00000000001111110]
window_2_0           (phi              ) [ 00000000000111100]
window_1_1           (phi              ) [ 00000000001111110]
window_1_0           (phi              ) [ 00000000000111000]
window_1_0_read_as_1 (load             ) [ 00000000000000000]
window_2_0_read_as_1 (load             ) [ 00000000000100100]
StgValue_162         (store            ) [ 00000000000000000]
StgValue_163         (store            ) [ 00000000000000000]
StgValue_164         (br               ) [ 00000000000000000]
tmp_14               (shl              ) [ 00000000000000000]
result_3_1_i         (add              ) [ 00000000000000000]
result_2_1_i         (select           ) [ 00000000000000000]
tmp_15               (shl              ) [ 00000000000000000]
tmp_7_1_1_i          (sub              ) [ 00000000000000000]
result_3_1_1_i       (add              ) [ 00000000000100100]
window_1_2           (load             ) [ 00000000001111110]
StgValue_172         (store            ) [ 00000000000000000]
window_2_2           (phi              ) [ 00000000001101110]
StgValue_174         (store            ) [ 00000000000000000]
tmp_16               (shl              ) [ 00000000000000000]
result_3_1_2_i       (sub              ) [ 00000000000000000]
result_2_1_2_i       (select           ) [ 00000000000100010]
or_cond1_i6_i        (and              ) [ 00000000000000000]
result_3_2_i         (add              ) [ 00000000000000000]
result_2_2_i         (select           ) [ 00000000000000000]
tmp_17               (shl              ) [ 00000000000000000]
result_3_2_1_i       (add              ) [ 00000000000100010]
StgValue_183         (specloopname     ) [ 00000000000000000]
StgValue_184         (specloopname     ) [ 00000000000000000]
tmp_9                (specregionbegin  ) [ 00000000000000000]
StgValue_186         (specpipeline     ) [ 00000000000000000]
result_2_2_1_i       (select           ) [ 00000000000000000]
p_i8_i               (and              ) [ 00000000000000000]
result_3_2_2_i       (sub              ) [ 00000000000000000]
val_out              (select           ) [ 00000000000000000]
StgValue_191         (write            ) [ 00000000000000000]
empty_12             (specregionend    ) [ 00000000000000000]
StgValue_193         (br               ) [ 00000000001111110]
StgValue_194         (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="do_convolution_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="win_y_win_x_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="for_y_for_x_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="line_buf_0_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="line_buf_1_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="window_0_0_read_as_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_read_as/10 "/>
</bind>
</comp>

<comp id="104" class="1004" name="window_0_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/10 "/>
</bind>
</comp>

<comp id="108" class="1004" name="window_0_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/10 "/>
</bind>
</comp>

<comp id="112" class="1004" name="window_1_0_read_as_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_read_as/10 "/>
</bind>
</comp>

<comp id="116" class="1004" name="window_2_0_read_as_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_read_as/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="read_count_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_count_1/10 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 tmp_4/6 tmp_20/12 "/>
</bind>
</comp>

<comp id="130" class="1004" name="StgValue_191_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_191/15 "/>
</bind>
</comp>

<comp id="137" class="1004" name="line_buf_0_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_0_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="3" slack="2"/>
<pin id="189" dir="0" index="4" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_36/3 line_buf_0_load/8 window_0_2/11 StgValue_172/13 "/>
</bind>
</comp>

<comp id="149" class="1004" name="line_buf_1_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_1_addr/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="3" bw="3" slack="2"/>
<pin id="193" dir="0" index="4" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
<pin id="194" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_52/6 line_buf_1_load/8 window_1_2/12 StgValue_174/13 "/>
</bind>
</comp>

<comp id="161" class="1004" name="line_buf_0_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_0_addr_1/8 "/>
</bind>
</comp>

<comp id="167" class="1004" name="line_buf_1_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="0"/>
<pin id="171" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_1_addr_1/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="line_buf_0_addr_2_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_0_addr_2/11 "/>
</bind>
</comp>

<comp id="182" class="1004" name="line_buf_1_addr_2_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_1_addr_2/11 "/>
</bind>
</comp>

<comp id="195" class="1005" name="x_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="1"/>
<pin id="197" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="x_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="x1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="x1_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="indvar_flatten_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="1"/>
<pin id="221" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="indvar_flatten_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="230" class="1005" name="y2_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="1"/>
<pin id="232" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y2 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="y2_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="2" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y2/8 "/>
</bind>
</comp>

<comp id="241" class="1005" name="window_2_2_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_1 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="window_2_2_1_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="32" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_2_1/8 "/>
</bind>
</comp>

<comp id="253" class="1005" name="window_2_1_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_1_1 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="window_2_1_1_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="32" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_1_1/8 "/>
</bind>
</comp>

<comp id="265" class="1005" name="window_1_2_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="window_1_2_1_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_2_1/8 "/>
</bind>
</comp>

<comp id="277" class="1005" name="window_1_1_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="window_1_1_1_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="32" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1_1/8 "/>
</bind>
</comp>

<comp id="289" class="1005" name="x3_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="1"/>
<pin id="291" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x3 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="x3_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="2" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x3/8 "/>
</bind>
</comp>

<comp id="300" class="1005" name="indvar_flatten7_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="1"/>
<pin id="302" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="indvar_flatten7_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/11 "/>
</bind>
</comp>

<comp id="311" class="1005" name="y_assign_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="1"/>
<pin id="313" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="y_assign_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/11 "/>
</bind>
</comp>

<comp id="322" class="1005" name="x_assign_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="1"/>
<pin id="324" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="x_assign_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="1" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/11 "/>
</bind>
</comp>

<comp id="333" class="1005" name="window_2_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_1 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="window_2_1_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="32" slack="4"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_1/13 "/>
</bind>
</comp>

<comp id="344" class="1005" name="window_2_0_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_0 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="window_2_0_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="32" slack="4"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_0/13 "/>
</bind>
</comp>

<comp id="356" class="1005" name="window_1_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_1 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="window_1_1_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="32" slack="4"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1/13 "/>
</bind>
</comp>

<comp id="367" class="1005" name="window_1_0_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="369" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_1_0 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="window_1_0_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="32" slack="4"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_0/13 "/>
</bind>
</comp>

<comp id="378" class="1005" name="window_2_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_2 (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="window_2_2_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="1" slack="2"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_2/13 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exitcond1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="0" index="1" bw="3" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="x_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_s_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="exitcond4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="x_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_6_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="1"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="exitcond_flatten_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="0"/>
<pin id="428" dir="0" index="1" bw="3" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="indvar_flatten_next_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="y_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="2" slack="0"/>
<pin id="441" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="exitcond_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="x3_mid2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="2" slack="0"/>
<pin id="454" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x3_mid2/8 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_9_mid2_v_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="2" slack="0"/>
<pin id="461" dir="0" index="2" bw="2" slack="0"/>
<pin id="462" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9_mid2_v/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_10_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="cond_mid1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_mid1/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="cond_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="cond_mid2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_mid2/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="x3_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x3_cast/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_7_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_8_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="cond1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="x_3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="2" slack="0"/>
<pin id="515" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="window_1_1_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="0" index="2" bw="32" slack="0"/>
<pin id="522" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_1_1_2/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="window_2_2_1_10_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="32" slack="1"/>
<pin id="528" dir="0" index="2" bw="32" slack="0"/>
<pin id="529" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1_10/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="window_2_2_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="0" index="2" bw="32" slack="1"/>
<pin id="536" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_2/9 "/>
</bind>
</comp>

<comp id="539" class="1004" name="window_2_2_4_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="0" index="1" bw="32" slack="1"/>
<pin id="542" dir="0" index="2" bw="32" slack="0"/>
<pin id="543" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_4/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="window_2_2_5_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="32" slack="1"/>
<pin id="550" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_5/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="window_2_2_6_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="0" index="1" bw="32" slack="1"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_6/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="window_2_2_7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="0" index="1" bw="32" slack="1"/>
<pin id="563" dir="0" index="2" bw="32" slack="0"/>
<pin id="564" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_7/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="window_2_2_8_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="0" index="2" bw="32" slack="1"/>
<pin id="571" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_8/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="window_2_2_9_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="32" slack="1"/>
<pin id="578" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_9/9 "/>
</bind>
</comp>

<comp id="581" class="1004" name="StgValue_107_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_i_i_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/11 "/>
</bind>
</comp>

<comp id="592" class="1004" name="y_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/11 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_i2_i_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="0"/>
<pin id="600" dir="0" index="1" bw="3" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2_i/11 "/>
</bind>
</comp>

<comp id="604" class="1004" name="exitcond_flatten9_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="5" slack="0"/>
<pin id="606" dir="0" index="1" bw="4" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten9/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="indvar_flatten_next8_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next8/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="read_count_1_load_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_count_1_load/11 "/>
</bind>
</comp>

<comp id="619" class="1004" name="exitcond2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="0"/>
<pin id="621" dir="0" index="1" bw="3" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="625" class="1004" name="x_assign_mid2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="0" index="2" bw="3" slack="0"/>
<pin id="629" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/11 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_i_i_mid1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_mid1/11 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_i_i_mid2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="0" index="2" bw="1" slack="0"/>
<pin id="643" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_i_mid2/11 "/>
</bind>
</comp>

<comp id="647" class="1004" name="y_assign_1_mid1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="0"/>
<pin id="649" dir="0" index="1" bw="3" slack="0"/>
<pin id="650" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_assign_1_mid1/11 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_i2_i_mid1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="3" slack="0"/>
<pin id="655" dir="0" index="1" bw="3" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2_i_mid1/11 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_i2_i_mid2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i2_i_mid2/11 "/>
</bind>
</comp>

<comp id="667" class="1004" name="y_assign_mid2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="3" slack="0"/>
<pin id="670" dir="0" index="2" bw="3" slack="0"/>
<pin id="671" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_mid2/11 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_14_i_i_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14_i_i/11 "/>
</bind>
</comp>

<comp id="681" class="1004" name="x_4_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="3" slack="0"/>
<pin id="684" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/11 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_12_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_13_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="6" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="read_count_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_count/11 "/>
</bind>
</comp>

<comp id="705" class="1004" name="StgValue_135_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="1"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/11 "/>
</bind>
</comp>

<comp id="710" class="1004" name="window_0_0_read_as_1_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="2"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="window_0_0_load_load_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="2"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/12 "/>
</bind>
</comp>

<comp id="716" class="1004" name="window_0_1_load_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="2"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/12 "/>
</bind>
</comp>

<comp id="719" class="1004" name="StgValue_139_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="2"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/12 "/>
</bind>
</comp>

<comp id="724" class="1004" name="StgValue_140_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="2"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/12 "/>
</bind>
</comp>

<comp id="729" class="1004" name="window_0_1_load_1_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="2"/>
<pin id="731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load_1/12 "/>
</bind>
</comp>

<comp id="732" class="1004" name="or_cond1_i_i_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="0" index="1" bw="1" slack="1"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1_i_i/12 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_read_i_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_read_i/12 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_11_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="750" class="1004" name="result_3_0_1_i_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_0_1_i/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="result_2_0_1_i_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="0" index="2" bw="1" slack="0"/>
<pin id="760" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_0_1_i/12 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_15_i2_i_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="1"/>
<pin id="765" dir="0" index="1" bw="3" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15_i2_i/12 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_i2_i_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_i2_i/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="result_3_0_2_i_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_3_0_2_i/12 "/>
</bind>
</comp>

<comp id="779" class="1004" name="result_2_0_2_i_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="0" index="2" bw="32" slack="0"/>
<pin id="783" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_0_2_i/12 "/>
</bind>
</comp>

<comp id="787" class="1004" name="StgValue_153_store_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="2"/>
<pin id="790" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_153/12 "/>
</bind>
</comp>

<comp id="792" class="1004" name="window_1_0_read_as_1_load_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="3"/>
<pin id="794" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_read_as_1/13 "/>
</bind>
</comp>

<comp id="795" class="1004" name="window_2_0_read_as_1_load_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="3"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_read_as_1/13 "/>
</bind>
</comp>

<comp id="798" class="1004" name="StgValue_162_store_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="3"/>
<pin id="801" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_162/13 "/>
</bind>
</comp>

<comp id="803" class="1004" name="StgValue_163_store_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="3"/>
<pin id="806" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/13 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_14_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="814" class="1004" name="result_3_1_i_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_1_i/13 "/>
</bind>
</comp>

<comp id="819" class="1004" name="result_2_1_i_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="2"/>
<pin id="821" dir="0" index="1" bw="32" slack="0"/>
<pin id="822" dir="0" index="2" bw="32" slack="1"/>
<pin id="823" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_1_i/13 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_15_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="3" slack="0"/>
<pin id="828" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_7_1_1_i_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7_1_1_i/13 "/>
</bind>
</comp>

<comp id="837" class="1004" name="result_3_1_1_i_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_1_1_i/13 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_16_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="849" class="1004" name="result_3_1_2_i_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="0" index="1" bw="32" slack="0"/>
<pin id="852" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_3_1_2_i/14 "/>
</bind>
</comp>

<comp id="854" class="1004" name="result_2_1_2_i_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="2"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="0" index="2" bw="32" slack="1"/>
<pin id="858" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_1_2_i/14 "/>
</bind>
</comp>

<comp id="860" class="1004" name="or_cond1_i6_i_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="3"/>
<pin id="862" dir="0" index="1" bw="1" slack="3"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1_i6_i/14 "/>
</bind>
</comp>

<comp id="864" class="1004" name="result_3_2_i_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="32" slack="1"/>
<pin id="867" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_2_i/14 "/>
</bind>
</comp>

<comp id="869" class="1004" name="result_2_2_i_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="0" index="2" bw="32" slack="0"/>
<pin id="873" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_2_i/14 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_17_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="0" index="1" bw="3" slack="0"/>
<pin id="880" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="883" class="1004" name="result_3_2_1_i_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_2_1_i/14 "/>
</bind>
</comp>

<comp id="889" class="1004" name="result_2_2_1_i_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="4"/>
<pin id="891" dir="0" index="1" bw="32" slack="1"/>
<pin id="892" dir="0" index="2" bw="32" slack="1"/>
<pin id="893" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_2_1_i/15 "/>
</bind>
</comp>

<comp id="894" class="1004" name="p_i8_i_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="4"/>
<pin id="896" dir="0" index="1" bw="1" slack="3"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_i8_i/15 "/>
</bind>
</comp>

<comp id="898" class="1004" name="result_3_2_2_i_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="32" slack="2"/>
<pin id="901" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_3_2_2_i/15 "/>
</bind>
</comp>

<comp id="904" class="1004" name="val_out_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="0" index="2" bw="32" slack="0"/>
<pin id="908" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_out/15 "/>
</bind>
</comp>

<comp id="913" class="1005" name="exitcond1_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="1"/>
<pin id="915" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="x_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="3" slack="0"/>
<pin id="919" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="exitcond4_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="926" class="1005" name="x_2_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="3" slack="0"/>
<pin id="928" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="931" class="1005" name="exitcond_flatten_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="1"/>
<pin id="933" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="935" class="1005" name="indvar_flatten_next_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="3" slack="0"/>
<pin id="937" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_9_mid2_v_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="2" slack="0"/>
<pin id="942" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_9_mid2_v "/>
</bind>
</comp>

<comp id="945" class="1005" name="tmp_10_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="1"/>
<pin id="947" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="950" class="1005" name="cond_mid2_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_mid2 "/>
</bind>
</comp>

<comp id="958" class="1005" name="line_buf_0_addr_1_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="3" slack="1"/>
<pin id="960" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_0_addr_1 "/>
</bind>
</comp>

<comp id="963" class="1005" name="line_buf_1_addr_1_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="3" slack="1"/>
<pin id="965" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_addr_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="cond1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="x_3_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="2" slack="0"/>
<pin id="978" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="981" class="1005" name="window_2_2_6_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_6 "/>
</bind>
</comp>

<comp id="986" class="1005" name="window_2_2_7_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_7 "/>
</bind>
</comp>

<comp id="991" class="1005" name="window_2_2_8_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="1"/>
<pin id="993" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_8 "/>
</bind>
</comp>

<comp id="996" class="1005" name="window_2_2_9_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_9 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="window_0_0_read_as_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="2"/>
<pin id="1003" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0_read_as "/>
</bind>
</comp>

<comp id="1007" class="1005" name="window_0_0_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="2"/>
<pin id="1009" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="window_0_1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="2"/>
<pin id="1015" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="window_1_0_read_as_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="3"/>
<pin id="1022" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_1_0_read_as "/>
</bind>
</comp>

<comp id="1026" class="1005" name="window_2_0_read_as_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="3"/>
<pin id="1028" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="window_2_0_read_as "/>
</bind>
</comp>

<comp id="1032" class="1005" name="read_count_1_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="0"/>
<pin id="1034" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_count_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="exitcond_flatten9_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten9 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="indvar_flatten_next8_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="5" slack="0"/>
<pin id="1045" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next8 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp_i_i_mid2_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1050" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_mid2 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_i2_i_mid2_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="2"/>
<pin id="1057" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i2_i_mid2 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="y_assign_mid2_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="3" slack="0"/>
<pin id="1064" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_mid2 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_14_i_i_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="1"/>
<pin id="1069" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_i_i "/>
</bind>
</comp>

<comp id="1074" class="1005" name="x_4_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="3" slack="0"/>
<pin id="1076" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="line_buf_0_addr_2_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="3" slack="1"/>
<pin id="1082" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_0_addr_2 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="line_buf_1_addr_2_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="3" slack="1"/>
<pin id="1088" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_addr_2 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_13_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="1"/>
<pin id="1094" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="tmp_15_i2_i_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="2"/>
<pin id="1098" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15_i2_i "/>
</bind>
</comp>

<comp id="1102" class="1005" name="result_2_0_2_i_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="1"/>
<pin id="1104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_0_2_i "/>
</bind>
</comp>

<comp id="1108" class="1005" name="tmp_20_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="1"/>
<pin id="1110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="window_2_0_read_as_1_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="1"/>
<pin id="1115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_0_read_as_1 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="result_3_1_1_i_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="1"/>
<pin id="1120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_3_1_1_i "/>
</bind>
</comp>

<comp id="1124" class="1005" name="window_1_2_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="0"/>
<pin id="1126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_2 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="result_2_1_2_i_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="1"/>
<pin id="1131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_1_2_i "/>
</bind>
</comp>

<comp id="1134" class="1005" name="result_3_2_1_i_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="1"/>
<pin id="1136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_3_2_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="90" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="124" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="124" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="175" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="155" pin="2"/><net_sink comp="143" pin=4"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="268"><net_src comp="62" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="78" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="54" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="342"><net_src comp="241" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="353"><net_src comp="333" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="253" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="355"><net_src comp="347" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="365"><net_src comp="265" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="366"><net_src comp="359" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="376"><net_src comp="356" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="277" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="8" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="389"><net_src comp="378" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="390"><net_src comp="383" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="391"><net_src comp="383" pin="4"/><net_sink comp="155" pin=4"/></net>

<net id="396"><net_src comp="199" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="26" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="199" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="195" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="413"><net_src comp="211" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="26" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="211" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="32" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="207" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="430"><net_src comp="223" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="223" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="32" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="60" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="234" pin="4"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="293" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="66" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="60" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="293" pin="4"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="444" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="438" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="234" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="234" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="68" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="234" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="60" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="444" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="470" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="476" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="450" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="70" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="510"><net_src comp="450" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="60" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="60" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="450" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="143" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="155" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="265" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="518" pin="3"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="518" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="277" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="241" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="518" pin="3"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="518" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="552"><net_src comp="253" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="241" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="559"><net_src comp="539" pin="3"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="253" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="566"><net_src comp="546" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="525" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="573"><net_src comp="265" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="532" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="580"><net_src comp="277" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="76" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="315" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="54" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="315" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="32" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="26" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="304" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="80" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="304" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="82" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="623"><net_src comp="326" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="26" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="54" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="326" pin="4"/><net_sink comp="625" pin=2"/></net>

<net id="637"><net_src comp="592" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="54" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="619" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="633" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="586" pin="2"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="70" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="315" pin="4"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="26" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="619" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="598" pin="2"/><net_sink comp="659" pin=2"/></net>

<net id="672"><net_src comp="619" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="592" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="315" pin="4"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="625" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="54" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="32" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="625" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="625" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="697"><net_src comp="616" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="84" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="616" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="42" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="713" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="741"><net_src comp="732" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="710" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="8" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="748"><net_src comp="713" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="42" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="736" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="744" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="750" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="762"><net_src comp="8" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="767"><net_src comp="26" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="756" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="729" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="768" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="773" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="756" pin="3"/><net_sink comp="779" pin=2"/></net>

<net id="791"><net_src comp="143" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="802"><net_src comp="347" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="370" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="792" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="42" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="370" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="12" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="370" pin="4"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="819" pin="3"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="356" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="42" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="843" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="849" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="868"><net_src comp="854" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="874"><net_src comp="860" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="854" pin="3"/><net_sink comp="869" pin=2"/></net>

<net id="881"><net_src comp="344" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="12" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="869" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="877" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="902"><net_src comp="889" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="333" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="909"><net_src comp="894" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="898" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="889" pin="3"/><net_sink comp="904" pin=2"/></net>

<net id="912"><net_src comp="904" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="916"><net_src comp="392" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="398" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="925"><net_src comp="409" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="415" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="934"><net_src comp="426" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="432" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="943"><net_src comp="458" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="948"><net_src comp="466" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="953"><net_src comp="482" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="956"><net_src comp="950" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="957"><net_src comp="950" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="961"><net_src comp="161" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="966"><net_src comp="167" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="971"><net_src comp="506" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="975"><net_src comp="968" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="979"><net_src comp="512" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="984"><net_src comp="553" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="989"><net_src comp="560" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="994"><net_src comp="567" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="999"><net_src comp="574" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1004"><net_src comp="100" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1010"><net_src comp="104" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1016"><net_src comp="108" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1019"><net_src comp="1013" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1023"><net_src comp="112" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1029"><net_src comp="116" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1035"><net_src comp="120" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1038"><net_src comp="1032" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1042"><net_src comp="604" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="610" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1051"><net_src comp="639" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1054"><net_src comp="1048" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1058"><net_src comp="659" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1061"><net_src comp="1055" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1065"><net_src comp="667" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1070"><net_src comp="675" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1073"><net_src comp="1067" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1077"><net_src comp="681" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1083"><net_src comp="175" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="1089"><net_src comp="182" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="155" pin=3"/></net>

<net id="1095"><net_src comp="693" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="763" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1105"><net_src comp="779" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="1111"><net_src comp="124" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1116"><net_src comp="795" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1121"><net_src comp="837" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="854" pin=2"/></net>

<net id="1127"><net_src comp="155" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1132"><net_src comp="854" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="889" pin=2"/></net>

<net id="1137"><net_src comp="883" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="889" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V | {15 }
 - Input state : 
	Port: do_convolution : in_stream_V | {3 6 12 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		StgValue_28 : 2
		x_1 : 1
	State 3
		line_buf_0_addr : 1
		StgValue_36 : 2
		empty_6 : 1
	State 4
	State 5
		exitcond4 : 1
		x_2 : 1
		StgValue_45 : 2
	State 6
		line_buf_1_addr : 1
		StgValue_52 : 2
		empty_9 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_66 : 2
		y : 1
		exitcond : 1
		x3_mid2 : 2
		tmp_9_mid2_v : 2
		tmp_10 : 3
		cond_mid1 : 1
		cond : 1
		cond_mid2 : 2
		x3_cast : 3
		tmp_7 : 4
		tmp_8 : 5
		line_buf_0_addr_1 : 6
		line_buf_1_addr_1 : 6
		line_buf_0_load : 7
		line_buf_1_load : 7
		cond1 : 3
		x_3 : 3
	State 9
		window_1_1_2 : 1
		window_2_2_1_10 : 2
		window_2_2_2 : 2
		window_2_2_4 : 2
		window_2_2_5 : 2
		window_2_2_6 : 3
		window_2_2_7 : 3
		window_2_2_8 : 3
		window_2_2_9 : 3
		empty_11 : 1
	State 10
		StgValue_107 : 1
	State 11
		tmp_i_i : 1
		y_1 : 1
		tmp_i2_i : 2
		exitcond_flatten9 : 1
		indvar_flatten_next8 : 1
		exitcond2 : 1
		x_assign_mid2 : 2
		tmp_i_i_mid1 : 2
		tmp_i_i_mid2 : 3
		y_assign_1_mid1 : 1
		tmp_i2_i_mid1 : 2
		tmp_i2_i_mid2 : 3
		y_assign_mid2 : 2
		tmp_14_i_i : 3
		x_4 : 3
		tmp_12 : 3
		line_buf_0_addr_2 : 4
		window_0_2 : 5
		line_buf_1_addr_2 : 4
		tmp_13 : 1
		StgValue_133 : 2
		read_count : 1
		StgValue_135 : 2
	State 12
		StgValue_139 : 1
		StgValue_140 : 1
		tmp_11 : 1
		result_3_0_1_i : 1
		result_2_0_1_i : 2
		p_i2_i : 1
		result_3_0_2_i : 3
		result_2_0_2_i : 4
		StgValue_153 : 1
	State 13
		StgValue_162 : 1
		StgValue_163 : 1
		tmp_14 : 1
		result_3_1_i : 1
		result_2_1_i : 2
		tmp_15 : 1
		tmp_7_1_1_i : 1
		result_3_1_1_i : 3
		StgValue_172 : 1
		StgValue_174 : 1
	State 14
		result_2_1_2_i : 1
		result_3_2_i : 2
		result_2_2_i : 3
		result_3_2_1_i : 4
	State 15
		result_3_2_2_i : 1
		val_out : 2
		StgValue_191 : 3
		empty_12 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        x3_mid2_fu_450       |    0    |    2    |
|          |     tmp_9_mid2_v_fu_458     |    0    |    2    |
|          |       cond_mid2_fu_482      |    0    |    2    |
|          |     window_1_1_2_fu_518     |    0    |    32   |
|          |    window_2_2_1_10_fu_525   |    0    |    32   |
|          |     window_2_2_2_fu_532     |    0    |    32   |
|          |     window_2_2_4_fu_539     |    0    |    32   |
|          |     window_2_2_5_fu_546     |    0    |    32   |
|          |     window_2_2_6_fu_553     |    0    |    32   |
|          |     window_2_2_7_fu_560     |    0    |    32   |
|          |     window_2_2_8_fu_567     |    0    |    32   |
|  select  |     window_2_2_9_fu_574     |    0    |    32   |
|          |     x_assign_mid2_fu_625    |    0    |    3    |
|          |     tmp_i_i_mid2_fu_639     |    0    |    2    |
|          |     tmp_i2_i_mid2_fu_659    |    0    |    2    |
|          |     y_assign_mid2_fu_667    |    0    |    3    |
|          |       p_read_i_fu_736       |    0    |    32   |
|          |    result_2_0_1_i_fu_756    |    0    |    32   |
|          |    result_2_0_2_i_fu_779    |    0    |    32   |
|          |     result_2_1_i_fu_819     |    0    |    32   |
|          |    result_2_1_2_i_fu_854    |    0    |    32   |
|          |     result_2_2_i_fu_869     |    0    |    32   |
|          |    result_2_2_1_i_fu_889    |    0    |    32   |
|          |        val_out_fu_904       |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |          x_1_fu_398         |    0    |    12   |
|          |          x_2_fu_415         |    0    |    12   |
|          |  indvar_flatten_next_fu_432 |    0    |    12   |
|          |           y_fu_438          |    0    |    10   |
|          |         tmp_7_fu_494        |    0    |    12   |
|          |          x_3_fu_512         |    0    |    10   |
|          |          y_1_fu_592         |    0    |    12   |
|    add   | indvar_flatten_next8_fu_610 |    0    |    15   |
|          |    y_assign_1_mid1_fu_647   |    0    |    12   |
|          |          x_4_fu_681         |    0    |    12   |
|          |      read_count_fu_699      |    0    |    39   |
|          |    result_3_0_1_i_fu_750    |    0    |    39   |
|          |     result_3_1_i_fu_814     |    0    |    39   |
|          |    result_3_1_1_i_fu_837    |    0    |    32   |
|          |     result_3_2_i_fu_864     |    0    |    39   |
|          |    result_3_2_1_i_fu_883    |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |       exitcond1_fu_392      |    0    |    9    |
|          |       exitcond4_fu_409      |    0    |    9    |
|          |   exitcond_flatten_fu_426   |    0    |    9    |
|          |       exitcond_fu_444       |    0    |    8    |
|          |       cond_mid1_fu_470      |    0    |    8    |
|          |         cond_fu_476         |    0    |    8    |
|          |         cond1_fu_506        |    0    |    8    |
|   icmp   |        tmp_i_i_fu_586       |    0    |    9    |
|          |       tmp_i2_i_fu_598       |    0    |    9    |
|          |   exitcond_flatten9_fu_604  |    0    |    11   |
|          |       exitcond2_fu_619      |    0    |    9    |
|          |     tmp_i_i_mid1_fu_633     |    0    |    9    |
|          |     tmp_i2_i_mid1_fu_653    |    0    |    9    |
|          |      tmp_14_i_i_fu_675      |    0    |    9    |
|          |        tmp_13_fu_693        |    0    |    18   |
|          |      tmp_15_i2_i_fu_763     |    0    |    9    |
|----------|-----------------------------|---------|---------|
|          |    result_3_0_2_i_fu_773    |    0    |    39   |
|    sub   |      tmp_7_1_1_i_fu_831     |    0    |    32   |
|          |    result_3_1_2_i_fu_849    |    0    |    39   |
|          |    result_3_2_2_i_fu_898    |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |     or_cond1_i_i_fu_732     |    0    |    2    |
|    and   |        p_i2_i_fu_768        |    0    |    2    |
|          |     or_cond1_i6_i_fu_860    |    0    |    2    |
|          |        p_i8_i_fu_894        |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |       grp_read_fu_124       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |  StgValue_191_write_fu_130  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_s_fu_404        |    0    |    0    |
|          |         tmp_6_fu_421        |    0    |    0    |
|   zext   |        x3_cast_fu_490       |    0    |    0    |
|          |         tmp_8_fu_500        |    0    |    0    |
|          |        tmp_12_fu_687        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |        tmp_10_fu_466        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_11_fu_744        |    0    |    0    |
|          |        tmp_14_fu_808        |    0    |    0    |
|    shl   |        tmp_15_fu_825        |    0    |    0    |
|          |        tmp_16_fu_843        |    0    |    0    |
|          |        tmp_17_fu_877        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   1214  |
|----------|-----------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|line_buf_0|    2   |    0   |    0   |
|line_buf_1|    2   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    4   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        cond1_reg_968        |    1   |
|      cond_mid2_reg_950      |    1   |
|      exitcond1_reg_913      |    1   |
|      exitcond4_reg_922      |    1   |
|  exitcond_flatten9_reg_1039 |    1   |
|   exitcond_flatten_reg_931  |    1   |
|   indvar_flatten7_reg_300   |    5   |
|indvar_flatten_next8_reg_1043|    5   |
| indvar_flatten_next_reg_935 |    3   |
|    indvar_flatten_reg_219   |    3   |
|  line_buf_0_addr_1_reg_958  |    3   |
|  line_buf_0_addr_2_reg_1080 |    3   |
|  line_buf_1_addr_1_reg_963  |    3   |
|  line_buf_1_addr_2_reg_1086 |    3   |
|    read_count_1_reg_1032    |   32   |
|   result_2_0_2_i_reg_1102   |   32   |
|   result_2_1_2_i_reg_1129   |   32   |
|   result_3_1_1_i_reg_1118   |   32   |
|   result_3_2_1_i_reg_1134   |   32   |
|        tmp_10_reg_945       |    1   |
|       tmp_13_reg_1092       |    1   |
|     tmp_14_i_i_reg_1067     |    1   |
|     tmp_15_i2_i_reg_1096    |    1   |
|       tmp_20_reg_1108       |   32   |
|     tmp_9_mid2_v_reg_940    |    2   |
|    tmp_i2_i_mid2_reg_1055   |    1   |
|    tmp_i_i_mid2_reg_1048    |    1   |
| window_0_0_read_as_reg_1001 |   32   |
|     window_0_0_reg_1007     |   32   |
|     window_0_1_reg_1013     |   32   |
| window_1_0_read_as_reg_1020 |   32   |
|      window_1_0_reg_367     |   32   |
|     window_1_1_1_reg_277    |   32   |
|      window_1_1_reg_356     |   32   |
|     window_1_2_1_reg_265    |   32   |
|     window_1_2_reg_1124     |   32   |
|window_2_0_read_as_1_reg_1113|   32   |
| window_2_0_read_as_reg_1026 |   32   |
|      window_2_0_reg_344     |   32   |
|     window_2_1_1_reg_253    |   32   |
|      window_2_1_reg_333     |   32   |
|     window_2_2_1_reg_241    |   32   |
|     window_2_2_6_reg_981    |   32   |
|     window_2_2_7_reg_986    |   32   |
|     window_2_2_8_reg_991    |   32   |
|     window_2_2_9_reg_996    |   32   |
|      window_2_2_reg_378     |   32   |
|          x1_reg_207         |    3   |
|          x3_reg_289         |    2   |
|         x_1_reg_917         |    3   |
|         x_2_reg_926         |    3   |
|         x_3_reg_976         |    2   |
|         x_4_reg_1074        |    3   |
|       x_assign_reg_322      |    3   |
|          x_reg_195          |    3   |
|          y2_reg_230         |    2   |
|    y_assign_mid2_reg_1062   |    3   |
|       y_assign_reg_311      |    3   |
+-----------------------------+--------+
|            Total            |   904  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_143  |  p0  |   5  |   3  |   15   ||    27   |
|   grp_access_fu_155  |  p0  |   4  |   3  |   12   ||    21   |
|       x_reg_195      |  p0  |   2  |   3  |    6   ||    9    |
|      x1_reg_207      |  p0  |   2  |   3  |    6   ||    9    |
| window_2_2_1_reg_241 |  p0  |   2  |  32  |   64   ||    9    |
| window_2_1_1_reg_253 |  p0  |   2  |  32  |   64   ||    9    |
| window_1_2_1_reg_265 |  p0  |   2  |  32  |   64   ||    9    |
| window_1_1_1_reg_277 |  p0  |   2  |  32  |   64   ||    9    |
|  window_2_2_reg_378  |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   359  || 16.1498 ||   111   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1214  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |   16   |    -   |   111  |
|  Register |    -   |    -   |   904  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   16   |   904  |  1325  |
+-----------+--------+--------+--------+--------+
