{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714942454967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714942454967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 23:54:14 2024 " "Processing started: Sun May 05 23:54:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714942454967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942454967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Diploma -c Diploma " "Command: quartus_map --read_settings_files=on --write_settings_files=off Diploma -c Diploma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942454967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714942455468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714942455468 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "scan_to_ascii.sv(11) " "Verilog HDL information at scan_to_ascii.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "scan_to_ascii.sv" "" { Text "E:/Diploma/-bachelor/scan_to_ascii.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714942462278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_to_ascii.sv 1 1 " "Found 1 design units, including 1 entities, in source file scan_to_ascii.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scan_to_ascii " "Found entity 1: scan_to_ascii" {  } { { "scan_to_ascii.sv" "" { Text "E:/Diploma/-bachelor/scan_to_ascii.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "E:/Diploma/-bachelor/memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_line " "Found entity 1: memory_line" {  } { { "memory_line.sv" "" { Text "E:/Diploma/-bachelor/memory_line.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schet_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file schet_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 schet_param " "Found entity 1: schet_param" {  } { { "schet_param.sv" "" { Text "E:/Diploma/-bachelor/schet_param.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb1.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb1 " "Found entity 1: tb1" {  } { { "output_files/tb1.sv" "" { Text "E:/Diploma/-bachelor/output_files/tb1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_schet.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_schet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_schet " "Found entity 1: memory_schet" {  } { { "memory_schet.sv" "" { Text "E:/Diploma/-bachelor/memory_schet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "del_par.sv 1 1 " "Found 1 design units, including 1 entities, in source file del_par.sv" { { "Info" "ISGN_ENTITY_NAME" "1 del_par " "Found entity 1: del_par" {  } { { "del_par.sv" "" { Text "E:/Diploma/-bachelor/del_par.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb2.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb2 " "Found entity 1: tb2" {  } { { "output_files/tb2.sv" "" { Text "E:/Diploma/-bachelor/output_files/tb2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a ascii.sv(70) " "Verilog HDL Declaration information at ascii.sv(70): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b ascii.sv(71) " "Verilog HDL Declaration information at ascii.sv(71): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c ascii.sv(72) " "Verilog HDL Declaration information at ascii.sv(72): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d ascii.sv(73) " "Verilog HDL Declaration information at ascii.sv(73): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e ascii.sv(74) " "Verilog HDL Declaration information at ascii.sv(74): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f ascii.sv(75) " "Verilog HDL Declaration information at ascii.sv(75): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g ascii.sv(76) " "Verilog HDL Declaration information at ascii.sv(76): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h ascii.sv(77) " "Verilog HDL Declaration information at ascii.sv(77): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i ascii.sv(78) " "Verilog HDL Declaration information at ascii.sv(78): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "J j ascii.sv(79) " "Verilog HDL Declaration information at ascii.sv(79): object \"J\" differs only in case from object \"j\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "K k ascii.sv(80) " "Verilog HDL Declaration information at ascii.sv(80): object \"K\" differs only in case from object \"k\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l ascii.sv(81) " "Verilog HDL Declaration information at ascii.sv(81): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M m ascii.sv(82) " "Verilog HDL Declaration information at ascii.sv(82): object \"M\" differs only in case from object \"m\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n ascii.sv(83) " "Verilog HDL Declaration information at ascii.sv(83): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "O o ascii.sv(84) " "Verilog HDL Declaration information at ascii.sv(84): object \"O\" differs only in case from object \"o\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p ascii.sv(85) " "Verilog HDL Declaration information at ascii.sv(85): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q ascii.sv(86) " "Verilog HDL Declaration information at ascii.sv(86): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r ascii.sv(87) " "Verilog HDL Declaration information at ascii.sv(87): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s ascii.sv(88) " "Verilog HDL Declaration information at ascii.sv(88): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T t ascii.sv(89) " "Verilog HDL Declaration information at ascii.sv(89): object \"T\" differs only in case from object \"t\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "U u ascii.sv(90) " "Verilog HDL Declaration information at ascii.sv(90): object \"U\" differs only in case from object \"u\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V v ascii.sv(91) " "Verilog HDL Declaration information at ascii.sv(91): object \"V\" differs only in case from object \"v\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W w ascii.sv(92) " "Verilog HDL Declaration information at ascii.sv(92): object \"W\" differs only in case from object \"w\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X x ascii.sv(93) " "Verilog HDL Declaration information at ascii.sv(93): object \"X\" differs only in case from object \"x\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y ascii.sv(94) " "Verilog HDL Declaration information at ascii.sv(94): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Z z ascii.sv(95) " "Verilog HDL Declaration information at ascii.sv(95): object \"Z\" differs only in case from object \"z\" in the same scope" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii.sv 1 1 " "Found 1 design units, including 1 entities, in source file ascii.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ascii " "Found entity 1: ascii" {  } { { "ascii.sv" "" { Text "E:/Diploma/-bachelor/ascii.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CUF cuf commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"CUF\" differs only in case from object \"cuf\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CUB cub commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"CUB\" differs only in case from object \"cub\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNL cnl commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"CNL\" differs only in case from object \"cnl\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPL cpl commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"CPL\" differs only in case from object \"cpl\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHA cha commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"CHA\" differs only in case from object \"cha\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CUP cup commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"CUP\" differs only in case from object \"cup\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ED ed commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"ED\" differs only in case from object \"ed\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EL el commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"EL\" differs only in case from object \"el\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SU su commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"SU\" differs only in case from object \"su\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SD sd commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"SD\" differs only in case from object \"sd\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HVP hvp commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"HVP\" differs only in case from object \"hvp\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCP scp commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"SCP\" differs only in case from object \"scp\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RCP rcp commands.sv(6) " "Verilog HDL Declaration information at commands.sv(6): object \"RCP\" differs only in case from object \"rcp\" in the same scope" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commands.sv 1 1 " "Found 1 design units, including 1 entities, in source file commands.sv" { { "Info" "ISGN_ENTITY_NAME" "1 commands " "Found entity 1: commands" {  } { { "commands.sv" "" { Text "E:/Diploma/-bachelor/commands.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(13) " "Verilog HDL Expression warning at str_init.sv(13): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(14) " "Verilog HDL Expression warning at str_init.sv(14): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(15) " "Verilog HDL Expression warning at str_init.sv(15): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(17) " "Verilog HDL Expression warning at str_init.sv(17): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(18) " "Verilog HDL Expression warning at str_init.sv(18): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(20) " "Verilog HDL Expression warning at str_init.sv(20): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(21) " "Verilog HDL Expression warning at str_init.sv(21): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(22) " "Verilog HDL Expression warning at str_init.sv(22): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(23) " "Verilog HDL Expression warning at str_init.sv(23): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(24) " "Verilog HDL Expression warning at str_init.sv(24): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(25) " "Verilog HDL Expression warning at str_init.sv(25): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(26) " "Verilog HDL Expression warning at str_init.sv(26): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(27) " "Verilog HDL Expression warning at str_init.sv(27): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(28) " "Verilog HDL Expression warning at str_init.sv(28): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(29) " "Verilog HDL Expression warning at str_init.sv(29): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 str_init.sv(30) " "Verilog HDL Expression warning at str_init.sv(30): truncated literal to match 8 bits" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "str_init.sv 1 1 " "Found 1 design units, including 1 entities, in source file str_init.sv" { { "Info" "ISGN_ENTITY_NAME" "1 str_init " "Found entity 1: str_init" {  } { { "str_init.sv" "" { Text "E:/Diploma/-bachelor/str_init.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.sv" "" { Text "E:/Diploma/-bachelor/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_inst " "Found entity 1: pll_inst" {  } { { "pll_inst.v" "" { Text "E:/Diploma/-bachelor/pll_inst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_test " "Found entity 1: VGA_test" {  } { { "VGA_test.sv" "" { Text "E:/Diploma/-bachelor/VGA_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboardcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardController " "Found entity 1: KeyboardController" {  } { { "KeyboardController.sv" "" { Text "E:/Diploma/-bachelor/KeyboardController.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb3.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb3 " "Found entity 1: tb3" {  } { { "output_files/tb3.sv" "" { Text "E:/Diploma/-bachelor/output_files/tb3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb4.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb4 " "Found entity 1: tb4" {  } { { "output_files/tb4.sv" "" { Text "E:/Diploma/-bachelor/output_files/tb4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "E:/Diploma/-bachelor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb5.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb5 " "Found entity 1: tb5" {  } { { "output_files/tb5.sv" "" { Text "E:/Diploma/-bachelor/output_files/tb5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_single_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_dual_port_ram_single_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clock " "Found entity 1: simple_dual_port_ram_single_clock" {  } { { "simple_dual_port_ram_single_clock.sv" "" { Text "E:/Diploma/-bachelor/simple_dual_port_ram_single_clock.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file delay_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delay_param " "Found entity 1: delay_param" {  } { { "delay_param.sv" "" { Text "E:/Diploma/-bachelor/delay_param.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb6.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb6 " "Found entity 1: tb6" {  } { { "output_files/tb6.sv" "" { Text "E:/Diploma/-bachelor/output_files/tb6.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_del1.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_del1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_del1 " "Found entity 1: flag_del1" {  } { { "flag_del1.sv" "" { Text "E:/Diploma/-bachelor/flag_del1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_up_down_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary_up_down_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary_up_down_counter " "Found entity 1: binary_up_down_counter" {  } { { "binary_up_down_counter.sv" "" { Text "E:/Diploma/-bachelor/binary_up_down_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file addr_sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_sum " "Found entity 1: addr_sum" {  } { { "addr_sum.sv" "" { Text "E:/Diploma/-bachelor/addr_sum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb7.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb7 " "Found entity 1: tb7" {  } { { "output_files/tb7.sv" "" { Text "E:/Diploma/-bachelor/output_files/tb7.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_use.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_use.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_use " "Found entity 1: ram_use" {  } { { "ram_use.sv" "" { Text "E:/Diploma/-bachelor/ram_use.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tb8.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tb8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb8 " "Found entity 1: tb8" {  } { { "output_files/tb8.sv" "" { Text "E:/Diploma/-bachelor/output_files/tb8.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "autoupd.sv(9) " "Verilog HDL information at autoupd.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "autoupd.sv" "" { Text "E:/Diploma/-bachelor/autoupd.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autoupd.sv 1 1 " "Found 1 design units, including 1 entities, in source file autoupd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 autoupd " "Found entity 1: autoupd" {  } { { "autoupd.sv" "" { Text "E:/Diploma/-bachelor/autoupd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb9.sv 0 0 " "Found 0 design units, including 0 entities, in source file tb9.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_state " "Found entity 1: ram_state" {  } { { "ram_state.sv" "" { Text "E:/Diploma/-bachelor/ram_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tab_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file tab_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tab_controller " "Found entity 1: tab_controller" {  } { { "tab_controller.sv" "" { Text "E:/Diploma/-bachelor/tab_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_to_disp.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_to_disp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_to_disp " "Found entity 1: mem_to_disp" {  } { { "mem_to_disp.sv" "" { Text "E:/Diploma/-bachelor/mem_to_disp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714942462312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462312 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "read_addr mem_to_disp.sv(7) " "Verilog HDL Module Declaration error at mem_to_disp.sv(7): top module port \"read_addr\" is not found in the port list" {  } { { "mem_to_disp.sv" "" { Text "E:/Diploma/-bachelor/mem_to_disp.sv" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1714942462312 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "write_addr mem_to_disp.sv(7) " "Verilog HDL Module Declaration error at mem_to_disp.sv(7): top module port \"write_addr\" is not found in the port list" {  } { { "mem_to_disp.sv" "" { Text "E:/Diploma/-bachelor/mem_to_disp.sv" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1714942462312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Diploma/-bachelor/output_files/Diploma.map.smsg " "Generated suppressed messages file E:/Diploma/-bachelor/output_files/Diploma.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462330 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714942462381 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 05 23:54:22 2024 " "Processing ended: Sun May 05 23:54:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714942462381 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714942462381 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714942462381 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714942462381 ""}
