# -*- coding: utf-8 -*-
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
# WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# To improve the quality of the software, users are encouraged to share modifications, enhancements or bug fixes with
# remotemcu.com (remcu@remotemcu.com)
#
# It is python header file for using REMCU library
#
#
# word size : 32 bit
#
#


import ctypes



__version__ = "V1.3.1-af642d23"
__RUN = 0
__HALT = 1
__ERROR = 0
__WARNING = 1
__INFO = 2
__DEBUG = 3
__ALL_LOG = 4
DEFAULT_OPENOCD_PORT = 6666
DEFAULT_GDB_PORT = 3333
# file stm32l1xx.h : 

# Enum FlagStatus , ITStatus
RESET = 0x0
SET = 0x1
# Enum FunctionalState
DISABLE = 0x0
ENABLE = 0x1
# Enum ErrorStatus
ERROR = 0x0
SUCCESS = 0x1
# empty define __STM32L1XX_H
HSE_VALUE = 0x7A1200
HSE_STARTUP_TIMEOUT = 0x5000
HSI_STARTUP_TIMEOUT = 0x5000
HSI_VALUE = 0xF42400
LSI_VALUE = 0x9088
LSE_VALUE = 0x8000
__STM32L1XX_STDPERIPH_VERSION_MAIN = 0x1
__STM32L1XX_STDPERIPH_VERSION_SUB1 = 0x3
__STM32L1XX_STDPERIPH_VERSION_SUB2 = 0x3
__STM32L1XX_STDPERIPH_VERSION_RC = 0x0
__STM32L1XX_STDPERIPH_VERSION = 0x1030300
__CM3_REV = 0x200
__MPU_PRESENT = 0x1
__NVIC_PRIO_BITS = 0x4
__Vendor_SysTickConfig = 0x0
# Skip __RAM_FUNC : no need parse
# Skip __RAM_FUNC : no need parse
# Skip __RAM_FUNC : no need parse
# Skip __RAM_FUNC : no need parse
FLASH_BASE = 0x8000000
SRAM_BASE = 0x20000000
PERIPH_BASE = 0x40000000
SRAM_BB_BASE = 0x22000000
PERIPH_BB_BASE = 0x42000000
FSMC_R_BASE = 0xA0000000
APB1PERIPH_BASE = 0x40000000
APB2PERIPH_BASE = 0x40010000
AHBPERIPH_BASE = 0x40020000
TIM2_BASE = 0x40000000
TIM3_BASE = 0x40000400
TIM4_BASE = 0x40000800
TIM5_BASE = 0x40000C00
TIM6_BASE = 0x40001000
TIM7_BASE = 0x40001400
LCD_BASE = 0x40002400
RTC_BASE = 0x40002800
WWDG_BASE = 0x40002C00
IWDG_BASE = 0x40003000
SPI2_BASE = 0x40003800
SPI3_BASE = 0x40003C00
USART2_BASE = 0x40004400
USART3_BASE = 0x40004800
UART4_BASE = 0x40004C00
UART5_BASE = 0x40005000
I2C1_BASE = 0x40005400
I2C2_BASE = 0x40005800
PWR_BASE = 0x40007000
DAC_BASE = 0x40007400
COMP_BASE = 0x40007C00
RI_BASE = 0x40007C04
OPAMP_BASE = 0x40007C5C
SYSCFG_BASE = 0x40010000
EXTI_BASE = 0x40010400
TIM9_BASE = 0x40010800
TIM10_BASE = 0x40010C00
TIM11_BASE = 0x40011000
ADC1_BASE = 0x40012400
ADC_BASE = 0x40012700
SDIO_BASE = 0x40012C00
SPI1_BASE = 0x40013000
USART1_BASE = 0x40013800
GPIOA_BASE = 0x40020000
GPIOB_BASE = 0x40020400
GPIOC_BASE = 0x40020800
GPIOD_BASE = 0x40020C00
GPIOE_BASE = 0x40021000
GPIOH_BASE = 0x40021400
GPIOF_BASE = 0x40021800
GPIOG_BASE = 0x40021C00
CRC_BASE = 0x40023000
RCC_BASE = 0x40023800
FLASH_R_BASE = 0x40023C00
OB_BASE = 0x1FF80000
DMA1_BASE = 0x40026000
DMA1_Channel1_BASE = 0x40026008
DMA1_Channel2_BASE = 0x4002601C
DMA1_Channel3_BASE = 0x40026030
DMA1_Channel4_BASE = 0x40026044
DMA1_Channel5_BASE = 0x40026058
DMA1_Channel6_BASE = 0x4002606C
DMA1_Channel7_BASE = 0x40026080
DMA2_BASE = 0x40026400
DMA2_Channel1_BASE = 0x40026408
DMA2_Channel2_BASE = 0x4002641C
DMA2_Channel3_BASE = 0x40026430
DMA2_Channel4_BASE = 0x40026444
DMA2_Channel5_BASE = 0x40026458
AES_BASE = 0x50060000
FSMC_Bank1_R_BASE = 0xA0000000
FSMC_Bank1E_R_BASE = 0xA0000104
DBGMCU_BASE = 0xE0042000
UID1 = 0x1FF80050
UID2 = 0x1FF80054
UID3 = 0x1FF80064
UID1 = 0x1FF80050
UID2 = 0x1FF80054
UID3 = 0x1FF80064
TIM2 = 0x40000000
TIM3 = 0x40000400
TIM4 = 0x40000800
TIM5 = 0x40000C00
TIM6 = 0x40001000
TIM7 = 0x40001400
LCD = 0x40002400
RTC = 0x40002800
WWDG = 0x40002C00
IWDG = 0x40003000
SPI2 = 0x40003800
SPI3 = 0x40003C00
USART2 = 0x40004400
USART3 = 0x40004800
UART4 = 0x40004C00
UART5 = 0x40005000
I2C1 = 0x40005400
I2C2 = 0x40005800
PWR = 0x40007000
DAC = 0x40007400
COMP = 0x40007C00
RI = 0x40007C04
OPAMP = 0x40007C5C
SYSCFG = 0x40010000
EXTI = 0x40010400
ADC1 = 0x40012400
ADC = 0x40012700
SDIO = 0x40012C00
TIM9 = 0x40010800
TIM10 = 0x40010C00
TIM11 = 0x40011000
SPI1 = 0x40013000
USART1 = 0x40013800
DMA1 = 0x40026000
DMA1_Channel1 = 0x40026008
DMA1_Channel2 = 0x4002601C
DMA1_Channel3 = 0x40026030
DMA1_Channel4 = 0x40026044
DMA1_Channel5 = 0x40026058
DMA1_Channel6 = 0x4002606C
DMA1_Channel7 = 0x40026080
DMA2 = 0x40026400
DMA2_Channel1 = 0x40026408
DMA2_Channel2 = 0x4002641C
DMA2_Channel3 = 0x40026430
DMA2_Channel4 = 0x40026444
DMA2_Channel5 = 0x40026458
RCC = 0x40023800
CRC = 0x40023000
GPIOA = 0x40020000
GPIOB = 0x40020400
GPIOC = 0x40020800
GPIOD = 0x40020C00
GPIOE = 0x40021000
GPIOH = 0x40021400
GPIOF = 0x40021800
GPIOG = 0x40021C00
FLASH = 0x40023C00
OB = 0x1FF80000
AES = 0x50060000
FSMC_Bank1 = 0xA0000000
FSMC_Bank1E = 0xA0000104
DBGMCU = 0xE0042000
ADC_SR_AWD = 0x1
ADC_SR_EOC = 0x2
ADC_SR_JEOC = 0x4
ADC_SR_JSTRT = 0x8
ADC_SR_STRT = 0x10
ADC_SR_OVR = 0x20
ADC_SR_ADONS = 0x40
ADC_SR_RCNR = 0x100
ADC_SR_JCNR = 0x200
ADC_CR1_AWDCH = 0x1F
ADC_CR1_AWDCH_0 = 0x1
ADC_CR1_AWDCH_1 = 0x2
ADC_CR1_AWDCH_2 = 0x4
ADC_CR1_AWDCH_3 = 0x8
ADC_CR1_AWDCH_4 = 0x10
ADC_CR1_EOCIE = 0x20
ADC_CR1_AWDIE = 0x40
ADC_CR1_JEOCIE = 0x80
ADC_CR1_SCAN = 0x100
ADC_CR1_AWDSGL = 0x200
ADC_CR1_JAUTO = 0x400
ADC_CR1_DISCEN = 0x800
ADC_CR1_JDISCEN = 0x1000
ADC_CR1_DISCNUM = 0xE000
ADC_CR1_DISCNUM_0 = 0x2000
ADC_CR1_DISCNUM_1 = 0x4000
ADC_CR1_DISCNUM_2 = 0x8000
ADC_CR1_PDD = 0x10000
ADC_CR1_PDI = 0x20000
ADC_CR1_JAWDEN = 0x400000
ADC_CR1_AWDEN = 0x800000
ADC_CR1_RES = 0x3000000
ADC_CR1_RES_0 = 0x1000000
ADC_CR1_RES_1 = 0x2000000
ADC_CR1_OVRIE = 0x4000000
ADC_CR2_ADON = 0x1
ADC_CR2_CONT = 0x2
ADC_CR2_CFG = 0x4
ADC_CR2_DELS = 0x70
ADC_CR2_DELS_0 = 0x10
ADC_CR2_DELS_1 = 0x20
ADC_CR2_DELS_2 = 0x40
ADC_CR2_DMA = 0x100
ADC_CR2_DDS = 0x200
ADC_CR2_EOCS = 0x400
ADC_CR2_ALIGN = 0x800
ADC_CR2_JEXTSEL = 0xF0000
ADC_CR2_JEXTSEL_0 = 0x10000
ADC_CR2_JEXTSEL_1 = 0x20000
ADC_CR2_JEXTSEL_2 = 0x40000
ADC_CR2_JEXTSEL_3 = 0x80000
ADC_CR2_JEXTEN = 0x300000
ADC_CR2_JEXTEN_0 = 0x100000
ADC_CR2_JEXTEN_1 = 0x200000
ADC_CR2_JSWSTART = 0x400000
ADC_CR2_EXTSEL = 0xF000000
ADC_CR2_EXTSEL_0 = 0x1000000
ADC_CR2_EXTSEL_1 = 0x2000000
ADC_CR2_EXTSEL_2 = 0x4000000
ADC_CR2_EXTSEL_3 = 0x8000000
ADC_CR2_EXTEN = 0x30000000
ADC_CR2_EXTEN_0 = 0x10000000
ADC_CR2_EXTEN_1 = 0x20000000
ADC_CR2_SWSTART = 0x40000000
ADC_SMPR1_SMP20 = 0x7
ADC_SMPR1_SMP20_0 = 0x1
ADC_SMPR1_SMP20_1 = 0x2
ADC_SMPR1_SMP20_2 = 0x4
ADC_SMPR1_SMP21 = 0x38
ADC_SMPR1_SMP21_0 = 0x8
ADC_SMPR1_SMP21_1 = 0x10
ADC_SMPR1_SMP21_2 = 0x20
ADC_SMPR1_SMP22 = 0x1C0
ADC_SMPR1_SMP22_0 = 0x40
ADC_SMPR1_SMP22_1 = 0x80
ADC_SMPR1_SMP22_2 = 0x100
ADC_SMPR1_SMP23 = 0xE00
ADC_SMPR1_SMP23_0 = 0x200
ADC_SMPR1_SMP23_1 = 0x400
ADC_SMPR1_SMP23_2 = 0x800
ADC_SMPR1_SMP24 = 0x7000
ADC_SMPR1_SMP24_0 = 0x1000
ADC_SMPR1_SMP24_1 = 0x2000
ADC_SMPR1_SMP24_2 = 0x4000
ADC_SMPR1_SMP25 = 0x38000
ADC_SMPR1_SMP25_0 = 0x8000
ADC_SMPR1_SMP25_1 = 0x10000
ADC_SMPR1_SMP25_2 = 0x20000
ADC_SMPR1_SMP26 = 0x1C0000
ADC_SMPR1_SMP26_0 = 0x40000
ADC_SMPR1_SMP26_1 = 0x80000
ADC_SMPR1_SMP26_2 = 0x100000
ADC_SMPR1_SMP27 = 0xE00000
ADC_SMPR1_SMP27_0 = 0x200000
ADC_SMPR1_SMP27_1 = 0x400000
ADC_SMPR1_SMP27_2 = 0x800000
ADC_SMPR1_SMP28 = 0x7000000
ADC_SMPR1_SMP28_0 = 0x1000000
ADC_SMPR1_SMP28_1 = 0x2000000
ADC_SMPR1_SMP28_2 = 0x4000000
ADC_SMPR1_SMP29 = 0x38000000
ADC_SMPR1_SMP29_0 = 0x8000000
ADC_SMPR1_SMP29_1 = 0x10000000
ADC_SMPR1_SMP29_2 = 0x20000000
ADC_SMPR2_SMP10 = 0x7
ADC_SMPR2_SMP10_0 = 0x1
ADC_SMPR2_SMP10_1 = 0x2
ADC_SMPR2_SMP10_2 = 0x4
ADC_SMPR2_SMP11 = 0x38
ADC_SMPR2_SMP11_0 = 0x8
ADC_SMPR2_SMP11_1 = 0x10
ADC_SMPR2_SMP11_2 = 0x20
ADC_SMPR2_SMP12 = 0x1C0
ADC_SMPR2_SMP12_0 = 0x40
ADC_SMPR2_SMP12_1 = 0x80
ADC_SMPR2_SMP12_2 = 0x100
ADC_SMPR2_SMP13 = 0xE00
ADC_SMPR2_SMP13_0 = 0x200
ADC_SMPR2_SMP13_1 = 0x400
ADC_SMPR2_SMP13_2 = 0x800
ADC_SMPR2_SMP14 = 0x7000
ADC_SMPR2_SMP14_0 = 0x1000
ADC_SMPR2_SMP14_1 = 0x2000
ADC_SMPR2_SMP14_2 = 0x4000
ADC_SMPR2_SMP15 = 0x38000
ADC_SMPR2_SMP15_0 = 0x8000
ADC_SMPR2_SMP15_1 = 0x10000
ADC_SMPR2_SMP15_2 = 0x20000
ADC_SMPR2_SMP16 = 0x1C0000
ADC_SMPR2_SMP16_0 = 0x40000
ADC_SMPR2_SMP16_1 = 0x80000
ADC_SMPR2_SMP16_2 = 0x100000
ADC_SMPR2_SMP17 = 0xE00000
ADC_SMPR2_SMP17_0 = 0x200000
ADC_SMPR2_SMP17_1 = 0x400000
ADC_SMPR2_SMP17_2 = 0x800000
ADC_SMPR2_SMP18 = 0x7000000
ADC_SMPR2_SMP18_0 = 0x1000000
ADC_SMPR2_SMP18_1 = 0x2000000
ADC_SMPR2_SMP18_2 = 0x4000000
ADC_SMPR2_SMP19 = 0x38000000
ADC_SMPR2_SMP19_0 = 0x8000000
ADC_SMPR2_SMP19_1 = 0x10000000
ADC_SMPR2_SMP19_2 = 0x20000000
ADC_SMPR3_SMP0 = 0x7
ADC_SMPR3_SMP0_0 = 0x1
ADC_SMPR3_SMP0_1 = 0x2
ADC_SMPR3_SMP0_2 = 0x4
ADC_SMPR3_SMP1 = 0x38
ADC_SMPR3_SMP1_0 = 0x8
ADC_SMPR3_SMP1_1 = 0x10
ADC_SMPR3_SMP1_2 = 0x20
ADC_SMPR3_SMP2 = 0x1C0
ADC_SMPR3_SMP2_0 = 0x40
ADC_SMPR3_SMP2_1 = 0x80
ADC_SMPR3_SMP2_2 = 0x100
ADC_SMPR3_SMP3 = 0xE00
ADC_SMPR3_SMP3_0 = 0x200
ADC_SMPR3_SMP3_1 = 0x400
ADC_SMPR3_SMP3_2 = 0x800
ADC_SMPR3_SMP4 = 0x7000
ADC_SMPR3_SMP4_0 = 0x1000
ADC_SMPR3_SMP4_1 = 0x2000
ADC_SMPR3_SMP4_2 = 0x4000
ADC_SMPR3_SMP5 = 0x38000
ADC_SMPR3_SMP5_0 = 0x8000
ADC_SMPR3_SMP5_1 = 0x10000
ADC_SMPR3_SMP5_2 = 0x20000
ADC_SMPR3_SMP6 = 0x1C0000
ADC_SMPR3_SMP6_0 = 0x40000
ADC_SMPR3_SMP6_1 = 0x80000
ADC_SMPR3_SMP6_2 = 0x100000
ADC_SMPR3_SMP7 = 0xE00000
ADC_SMPR3_SMP7_0 = 0x200000
ADC_SMPR3_SMP7_1 = 0x400000
ADC_SMPR3_SMP7_2 = 0x800000
ADC_SMPR3_SMP8 = 0x7000000
ADC_SMPR3_SMP8_0 = 0x1000000
ADC_SMPR3_SMP8_1 = 0x2000000
ADC_SMPR3_SMP8_2 = 0x4000000
ADC_SMPR3_SMP9 = 0x38000000
ADC_SMPR3_SMP9_0 = 0x8000000
ADC_SMPR3_SMP9_1 = 0x10000000
ADC_SMPR3_SMP9_2 = 0x20000000
ADC_JOFR1_JOFFSET1 = 0xFFF
ADC_JOFR2_JOFFSET2 = 0xFFF
ADC_JOFR3_JOFFSET3 = 0xFFF
ADC_JOFR4_JOFFSET4 = 0xFFF
ADC_HTR_HT = 0xFFF
ADC_LTR_LT = 0xFFF
ADC_SQR1_L = 0xF00000
ADC_SQR1_L_0 = 0x100000
ADC_SQR1_L_1 = 0x200000
ADC_SQR1_L_2 = 0x400000
ADC_SQR1_L_3 = 0x800000
ADC_SQR1_SQ28 = 0xF8000
ADC_SQR1_SQ28_0 = 0x8000
ADC_SQR1_SQ28_1 = 0x10000
ADC_SQR1_SQ28_2 = 0x20000
ADC_SQR1_SQ28_3 = 0x40000
ADC_SQR1_SQ28_4 = 0x80000
ADC_SQR1_SQ27 = 0x7C00
ADC_SQR1_SQ27_0 = 0x400
ADC_SQR1_SQ27_1 = 0x800
ADC_SQR1_SQ27_2 = 0x1000
ADC_SQR1_SQ27_3 = 0x2000
ADC_SQR1_SQ27_4 = 0x4000
ADC_SQR1_SQ26 = 0x3E0
ADC_SQR1_SQ26_0 = 0x20
ADC_SQR1_SQ26_1 = 0x40
ADC_SQR1_SQ26_2 = 0x80
ADC_SQR1_SQ26_3 = 0x100
ADC_SQR1_SQ26_4 = 0x200
ADC_SQR1_SQ25 = 0x1F
ADC_SQR1_SQ25_0 = 0x1
ADC_SQR1_SQ25_1 = 0x2
ADC_SQR1_SQ25_2 = 0x4
ADC_SQR1_SQ25_3 = 0x8
ADC_SQR1_SQ25_4 = 0x10
ADC_SQR2_SQ19 = 0x1F
ADC_SQR2_SQ19_0 = 0x1
ADC_SQR2_SQ19_1 = 0x2
ADC_SQR2_SQ19_2 = 0x4
ADC_SQR2_SQ19_3 = 0x8
ADC_SQR2_SQ19_4 = 0x10
ADC_SQR2_SQ20 = 0x3E0
ADC_SQR2_SQ20_0 = 0x20
ADC_SQR2_SQ20_1 = 0x40
ADC_SQR2_SQ20_2 = 0x80
ADC_SQR2_SQ20_3 = 0x100
ADC_SQR2_SQ20_4 = 0x200
ADC_SQR2_SQ21 = 0x7C00
ADC_SQR2_SQ21_0 = 0x400
ADC_SQR2_SQ21_1 = 0x800
ADC_SQR2_SQ21_2 = 0x1000
ADC_SQR2_SQ21_3 = 0x2000
ADC_SQR2_SQ21_4 = 0x4000
ADC_SQR2_SQ22 = 0xF8000
ADC_SQR2_SQ22_0 = 0x8000
ADC_SQR2_SQ22_1 = 0x10000
ADC_SQR2_SQ22_2 = 0x20000
ADC_SQR2_SQ22_3 = 0x40000
ADC_SQR2_SQ22_4 = 0x80000
ADC_SQR2_SQ23 = 0x1F00000
ADC_SQR2_SQ23_0 = 0x100000
ADC_SQR2_SQ23_1 = 0x200000
ADC_SQR2_SQ23_2 = 0x400000
ADC_SQR2_SQ23_3 = 0x800000
ADC_SQR2_SQ23_4 = 0x1000000
ADC_SQR2_SQ24 = 0x3E000000
ADC_SQR2_SQ24_0 = 0x2000000
ADC_SQR2_SQ24_1 = 0x4000000
ADC_SQR2_SQ24_2 = 0x8000000
ADC_SQR2_SQ24_3 = 0x10000000
ADC_SQR2_SQ24_4 = 0x20000000
ADC_SQR3_SQ13 = 0x1F
ADC_SQR3_SQ13_0 = 0x1
ADC_SQR3_SQ13_1 = 0x2
ADC_SQR3_SQ13_2 = 0x4
ADC_SQR3_SQ13_3 = 0x8
ADC_SQR3_SQ13_4 = 0x10
ADC_SQR3_SQ14 = 0x3E0
ADC_SQR3_SQ14_0 = 0x20
ADC_SQR3_SQ14_1 = 0x40
ADC_SQR3_SQ14_2 = 0x80
ADC_SQR3_SQ14_3 = 0x100
ADC_SQR3_SQ14_4 = 0x200
ADC_SQR3_SQ15 = 0x7C00
ADC_SQR3_SQ15_0 = 0x400
ADC_SQR3_SQ15_1 = 0x800
ADC_SQR3_SQ15_2 = 0x1000
ADC_SQR3_SQ15_3 = 0x2000
ADC_SQR3_SQ15_4 = 0x4000
ADC_SQR3_SQ16 = 0xF8000
ADC_SQR3_SQ16_0 = 0x8000
ADC_SQR3_SQ16_1 = 0x10000
ADC_SQR3_SQ16_2 = 0x20000
ADC_SQR3_SQ16_3 = 0x40000
ADC_SQR3_SQ16_4 = 0x80000
ADC_SQR3_SQ17 = 0x1F00000
ADC_SQR3_SQ17_0 = 0x100000
ADC_SQR3_SQ17_1 = 0x200000
ADC_SQR3_SQ17_2 = 0x400000
ADC_SQR3_SQ17_3 = 0x800000
ADC_SQR3_SQ17_4 = 0x1000000
ADC_SQR3_SQ18 = 0x3E000000
ADC_SQR3_SQ18_0 = 0x2000000
ADC_SQR3_SQ18_1 = 0x4000000
ADC_SQR3_SQ18_2 = 0x8000000
ADC_SQR3_SQ18_3 = 0x10000000
ADC_SQR3_SQ18_4 = 0x20000000
ADC_SQR4_SQ7 = 0x1F
ADC_SQR4_SQ7_0 = 0x1
ADC_SQR4_SQ7_1 = 0x2
ADC_SQR4_SQ7_2 = 0x4
ADC_SQR4_SQ7_3 = 0x8
ADC_SQR4_SQ7_4 = 0x10
ADC_SQR4_SQ8 = 0x3E0
ADC_SQR4_SQ8_0 = 0x20
ADC_SQR4_SQ8_1 = 0x40
ADC_SQR4_SQ8_2 = 0x80
ADC_SQR4_SQ8_3 = 0x100
ADC_SQR4_SQ8_4 = 0x200
ADC_SQR4_SQ9 = 0x7C00
ADC_SQR4_SQ9_0 = 0x400
ADC_SQR4_SQ9_1 = 0x800
ADC_SQR4_SQ9_2 = 0x1000
ADC_SQR4_SQ9_3 = 0x2000
ADC_SQR4_SQ9_4 = 0x4000
ADC_SQR4_SQ10 = 0xF8000
ADC_SQR4_SQ10_0 = 0x8000
ADC_SQR4_SQ10_1 = 0x10000
ADC_SQR4_SQ10_2 = 0x20000
ADC_SQR4_SQ10_3 = 0x40000
ADC_SQR4_SQ10_4 = 0x80000
ADC_SQR4_SQ11 = 0x1F00000
ADC_SQR4_SQ11_0 = 0x100000
ADC_SQR4_SQ11_1 = 0x200000
ADC_SQR4_SQ11_2 = 0x400000
ADC_SQR4_SQ11_3 = 0x800000
ADC_SQR4_SQ11_4 = 0x1000000
ADC_SQR4_SQ12 = 0x3E000000
ADC_SQR4_SQ12_0 = 0x2000000
ADC_SQR4_SQ12_1 = 0x4000000
ADC_SQR4_SQ12_2 = 0x8000000
ADC_SQR4_SQ12_3 = 0x10000000
ADC_SQR4_SQ12_4 = 0x20000000
ADC_SQR5_SQ1 = 0x1F
ADC_SQR5_SQ1_0 = 0x1
ADC_SQR5_SQ1_1 = 0x2
ADC_SQR5_SQ1_2 = 0x4
ADC_SQR5_SQ1_3 = 0x8
ADC_SQR5_SQ1_4 = 0x10
ADC_SQR5_SQ2 = 0x3E0
ADC_SQR5_SQ2_0 = 0x20
ADC_SQR5_SQ2_1 = 0x40
ADC_SQR5_SQ2_2 = 0x80
ADC_SQR5_SQ2_3 = 0x100
ADC_SQR5_SQ2_4 = 0x200
ADC_SQR5_SQ3 = 0x7C00
ADC_SQR5_SQ3_0 = 0x400
ADC_SQR5_SQ3_1 = 0x800
ADC_SQR5_SQ3_2 = 0x1000
ADC_SQR5_SQ3_3 = 0x2000
ADC_SQR5_SQ3_4 = 0x4000
ADC_SQR5_SQ4 = 0xF8000
ADC_SQR5_SQ4_0 = 0x8000
ADC_SQR5_SQ4_1 = 0x10000
ADC_SQR5_SQ4_2 = 0x20000
ADC_SQR5_SQ4_3 = 0x40000
ADC_SQR5_SQ4_4 = 0x80000
ADC_SQR5_SQ5 = 0x1F00000
ADC_SQR5_SQ5_0 = 0x100000
ADC_SQR5_SQ5_1 = 0x200000
ADC_SQR5_SQ5_2 = 0x400000
ADC_SQR5_SQ5_3 = 0x800000
ADC_SQR5_SQ5_4 = 0x1000000
ADC_SQR5_SQ6 = 0x3E000000
ADC_SQR5_SQ6_0 = 0x2000000
ADC_SQR5_SQ6_1 = 0x4000000
ADC_SQR5_SQ6_2 = 0x8000000
ADC_SQR5_SQ6_3 = 0x10000000
ADC_SQR5_SQ6_4 = 0x20000000
ADC_JSQR_JSQ1 = 0x1F
ADC_JSQR_JSQ1_0 = 0x1
ADC_JSQR_JSQ1_1 = 0x2
ADC_JSQR_JSQ1_2 = 0x4
ADC_JSQR_JSQ1_3 = 0x8
ADC_JSQR_JSQ1_4 = 0x10
ADC_JSQR_JSQ2 = 0x3E0
ADC_JSQR_JSQ2_0 = 0x20
ADC_JSQR_JSQ2_1 = 0x40
ADC_JSQR_JSQ2_2 = 0x80
ADC_JSQR_JSQ2_3 = 0x100
ADC_JSQR_JSQ2_4 = 0x200
ADC_JSQR_JSQ3 = 0x7C00
ADC_JSQR_JSQ3_0 = 0x400
ADC_JSQR_JSQ3_1 = 0x800
ADC_JSQR_JSQ3_2 = 0x1000
ADC_JSQR_JSQ3_3 = 0x2000
ADC_JSQR_JSQ3_4 = 0x4000
ADC_JSQR_JSQ4 = 0xF8000
ADC_JSQR_JSQ4_0 = 0x8000
ADC_JSQR_JSQ4_1 = 0x10000
ADC_JSQR_JSQ4_2 = 0x20000
ADC_JSQR_JSQ4_3 = 0x40000
ADC_JSQR_JSQ4_4 = 0x80000
ADC_JSQR_JL = 0x300000
ADC_JSQR_JL_0 = 0x100000
ADC_JSQR_JL_1 = 0x200000
ADC_JDR1_JDATA = 0xFFFF
ADC_JDR2_JDATA = 0xFFFF
ADC_JDR3_JDATA = 0xFFFF
ADC_JDR4_JDATA = 0xFFFF
ADC_DR_DATA = 0xFFFF
ADC_SMPR3_SMP30 = 0x7
ADC_SMPR3_SMP30_0 = 0x1
ADC_SMPR3_SMP30_1 = 0x2
ADC_SMPR3_SMP30_2 = 0x4
ADC_SMPR3_SMP31 = 0x38
ADC_SMPR3_SMP31_0 = 0x8
ADC_SMPR3_SMP31_1 = 0x10
ADC_SMPR3_SMP31_2 = 0x20
ADC_CSR_AWD1 = 0x1
ADC_CSR_EOC1 = 0x2
ADC_CSR_JEOC1 = 0x4
ADC_CSR_JSTRT1 = 0x8
ADC_CSR_STRT1 = 0x10
ADC_CSR_OVR1 = 0x20
ADC_CSR_ADONS1 = 0x40
ADC_CCR_ADCPRE = 0x30000
ADC_CCR_ADCPRE_0 = 0x10000
ADC_CCR_ADCPRE_1 = 0x20000
ADC_CCR_TSVREFE = 0x800000
AES_CR_EN = 0x1
AES_CR_DATATYPE = 0x6
AES_CR_DATATYPE_0 = 0x2
AES_CR_DATATYPE_1 = 0x4
AES_CR_MODE = 0x18
AES_CR_MODE_0 = 0x8
AES_CR_MODE_1 = 0x10
AES_CR_CHMOD = 0x60
AES_CR_CHMOD_0 = 0x20
AES_CR_CHMOD_1 = 0x40
AES_CR_CCFC = 0x80
AES_CR_ERRC = 0x100
AES_CR_CCIE = 0x200
AES_CR_ERRIE = 0x400
AES_CR_DMAINEN = 0x800
AES_CR_DMAOUTEN = 0x1000
AES_SR_CCF = 0x1
AES_SR_RDERR = 0x2
AES_SR_WRERR = 0x4
AES_DINR = 0xFFFF
AES_DOUTR = 0xFFFF
AES_KEYR0 = 0xFFFF
AES_KEYR1 = 0xFFFF
AES_KEYR2 = 0xFFFF
AES_KEYR3 = 0xFFFF
AES_IVR0 = 0xFFFF
AES_IVR1 = 0xFFFF
AES_IVR2 = 0xFFFF
AES_IVR3 = 0xFFFF
COMP_CSR_10KPU = 0x1
COMP_CSR_400KPU = 0x2
COMP_CSR_10KPD = 0x4
COMP_CSR_400KPD = 0x8
COMP_CSR_CMP1EN = 0x10
COMP_CSR_SW1 = 0x20
COMP_CSR_CMP1OUT = 0x80
COMP_CSR_SPEED = 0x1000
COMP_CSR_CMP2OUT = 0x2000
COMP_CSR_VREFOUTEN = 0x10000
COMP_CSR_WNDWE = 0x20000
COMP_CSR_INSEL = 0x1C0000
COMP_CSR_INSEL_0 = 0x40000
COMP_CSR_INSEL_1 = 0x80000
COMP_CSR_INSEL_2 = 0x100000
COMP_CSR_OUTSEL = 0xE00000
COMP_CSR_OUTSEL_0 = 0x200000
COMP_CSR_OUTSEL_1 = 0x400000
COMP_CSR_OUTSEL_2 = 0x800000
COMP_CSR_FCH3 = 0x4000000
COMP_CSR_FCH8 = 0x8000000
COMP_CSR_RCH13 = 0x10000000
COMP_CSR_CAIE = 0x20000000
COMP_CSR_CAIF = 0x40000000
COMP_CSR_TSUSP = 0x80000000
OPAMP_CSR_OPA1PD = 0x1
OPAMP_CSR_S3SEL1 = 0x2
OPAMP_CSR_S4SEL1 = 0x4
OPAMP_CSR_S5SEL1 = 0x8
OPAMP_CSR_S6SEL1 = 0x10
OPAMP_CSR_OPA1CAL_L = 0x20
OPAMP_CSR_OPA1CAL_H = 0x40
OPAMP_CSR_OPA1LPM = 0x80
OPAMP_CSR_OPA2PD = 0x100
OPAMP_CSR_S3SEL2 = 0x200
OPAMP_CSR_S4SEL2 = 0x400
OPAMP_CSR_S5SEL2 = 0x800
OPAMP_CSR_S6SEL2 = 0x1000
OPAMP_CSR_OPA2CAL_L = 0x2000
OPAMP_CSR_OPA2CAL_H = 0x4000
OPAMP_CSR_OPA2LPM = 0x8000
OPAMP_CSR_OPA3PD = 0x10000
OPAMP_CSR_S3SEL3 = 0x20000
OPAMP_CSR_S4SEL3 = 0x40000
OPAMP_CSR_S5SEL3 = 0x80000
OPAMP_CSR_S6SEL3 = 0x100000
OPAMP_CSR_OPA3CAL_L = 0x200000
OPAMP_CSR_OPA3CAL_H = 0x400000
OPAMP_CSR_OPA3LPM = 0x800000
OPAMP_CSR_ANAWSEL1 = 0x1000000
OPAMP_CSR_ANAWSEL2 = 0x2000000
OPAMP_CSR_ANAWSEL3 = 0x4000000
OPAMP_CSR_S7SEL2 = 0x8000000
OPAMP_CSR_AOP_RANGE = 0x10000000
OPAMP_CSR_OPA1CALOUT = 0x20000000
OPAMP_CSR_OPA2CALOUT = 0x40000000
OPAMP_CSR_OPA3CALOUT = 0x80000000
OPAMP_OTR_AO1_OPT_OFFSET_TRIM = 0x3FF
OPAMP_OTR_AO2_OPT_OFFSET_TRIM = 0xFFC00
OPAMP_OTR_AO3_OPT_OFFSET_TRIM = 0x3FF00000
OPAMP_OTR_OT_USER = 0x80000000
OPAMP_LP_OTR_AO1_OPT_OFFSET_TRIM_LP = 0x3FF
OPAMP_LP_OTR_AO2_OPT_OFFSET_TRIM_LP = 0xFFC00
OPAMP_LP_OTR_AO3_OPT_OFFSET_TRIM_LP = 0x3FF00000
CRC_DR_DR = 0xFFFFFFFF
CRC_IDR_IDR = 0xFF
CRC_CR_RESET = 0x1
DAC_CR_EN1 = 0x1
DAC_CR_BOFF1 = 0x2
DAC_CR_TEN1 = 0x4
DAC_CR_TSEL1 = 0x38
DAC_CR_TSEL1_0 = 0x8
DAC_CR_TSEL1_1 = 0x10
DAC_CR_TSEL1_2 = 0x20
DAC_CR_WAVE1 = 0xC0
DAC_CR_WAVE1_0 = 0x40
DAC_CR_WAVE1_1 = 0x80
DAC_CR_MAMP1 = 0xF00
DAC_CR_MAMP1_0 = 0x100
DAC_CR_MAMP1_1 = 0x200
DAC_CR_MAMP1_2 = 0x400
DAC_CR_MAMP1_3 = 0x800
DAC_CR_DMAEN1 = 0x1000
DAC_CR_DMAUDRIE1 = 0x2000
DAC_CR_EN2 = 0x10000
DAC_CR_BOFF2 = 0x20000
DAC_CR_TEN2 = 0x40000
DAC_CR_TSEL2 = 0x380000
DAC_CR_TSEL2_0 = 0x80000
DAC_CR_TSEL2_1 = 0x100000
DAC_CR_TSEL2_2 = 0x200000
DAC_CR_WAVE2 = 0xC00000
DAC_CR_WAVE2_0 = 0x400000
DAC_CR_WAVE2_1 = 0x800000
DAC_CR_MAMP2 = 0xF000000
DAC_CR_MAMP2_0 = 0x1000000
DAC_CR_MAMP2_1 = 0x2000000
DAC_CR_MAMP2_2 = 0x4000000
DAC_CR_MAMP2_3 = 0x8000000
DAC_CR_DMAEN2 = 0x10000000
DAC_CR_DMAUDRIE2 = 0x20000000
DAC_SWTRIGR_SWTRIG1 = 0x1
DAC_SWTRIGR_SWTRIG2 = 0x2
DAC_DHR12R1_DACC1DHR = 0xFFF
DAC_DHR12L1_DACC1DHR = 0xFFF0
DAC_DHR8R1_DACC1DHR = 0xFF
DAC_DHR12R2_DACC2DHR = 0xFFF
DAC_DHR12L2_DACC2DHR = 0xFFF0
DAC_DHR8R2_DACC2DHR = 0xFF
DAC_DHR12RD_DACC1DHR = 0xFFF
DAC_DHR12RD_DACC2DHR = 0xFFF0000
DAC_DHR12LD_DACC1DHR = 0xFFF0
DAC_DHR12LD_DACC2DHR = 0xFFF00000
DAC_DHR8RD_DACC1DHR = 0xFF
DAC_DHR8RD_DACC2DHR = 0xFF00
DAC_DOR1_DACC1DOR = 0xFFF
DAC_DOR2_DACC2DOR = 0xFFF
DAC_SR_DMAUDR1 = 0x2000
DAC_SR_DMAUDR2 = 0x20000000
DBGMCU_IDCODE_DEV_ID = 0xFFF
DBGMCU_IDCODE_REV_ID = 0xFFFF0000
DBGMCU_IDCODE_REV_ID_0 = 0x10000
DBGMCU_IDCODE_REV_ID_1 = 0x20000
DBGMCU_IDCODE_REV_ID_2 = 0x40000
DBGMCU_IDCODE_REV_ID_3 = 0x80000
DBGMCU_IDCODE_REV_ID_4 = 0x100000
DBGMCU_IDCODE_REV_ID_5 = 0x200000
DBGMCU_IDCODE_REV_ID_6 = 0x400000
DBGMCU_IDCODE_REV_ID_7 = 0x800000
DBGMCU_IDCODE_REV_ID_8 = 0x1000000
DBGMCU_IDCODE_REV_ID_9 = 0x2000000
DBGMCU_IDCODE_REV_ID_10 = 0x4000000
DBGMCU_IDCODE_REV_ID_11 = 0x8000000
DBGMCU_IDCODE_REV_ID_12 = 0x10000000
DBGMCU_IDCODE_REV_ID_13 = 0x20000000
DBGMCU_IDCODE_REV_ID_14 = 0x40000000
DBGMCU_IDCODE_REV_ID_15 = 0x80000000
DBGMCU_CR_DBG_SLEEP = 0x1
DBGMCU_CR_DBG_STOP = 0x2
DBGMCU_CR_DBG_STANDBY = 0x4
DBGMCU_CR_TRACE_IOEN = 0x20
DBGMCU_CR_TRACE_MODE = 0xC0
DBGMCU_CR_TRACE_MODE_0 = 0x40
DBGMCU_CR_TRACE_MODE_1 = 0x80
DBGMCU_APB1_FZ_DBG_TIM2_STOP = 0x1
DBGMCU_APB1_FZ_DBG_TIM3_STOP = 0x2
DBGMCU_APB1_FZ_DBG_TIM4_STOP = 0x4
DBGMCU_APB1_FZ_DBG_TIM5_STOP = 0x8
DBGMCU_APB1_FZ_DBG_TIM6_STOP = 0x10
DBGMCU_APB1_FZ_DBG_TIM7_STOP = 0x20
DBGMCU_APB1_FZ_DBG_RTC_STOP = 0x400
DBGMCU_APB1_FZ_DBG_WWDG_STOP = 0x800
DBGMCU_APB1_FZ_DBG_IWDG_STOP = 0x1000
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT = 0x200000
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT = 0x400000
DBGMCU_APB2_FZ_DBG_TIM9_STOP = 0x4
DBGMCU_APB2_FZ_DBG_TIM10_STOP = 0x8
DBGMCU_APB2_FZ_DBG_TIM11_STOP = 0x10
DMA_ISR_GIF1 = 0x1
DMA_ISR_TCIF1 = 0x2
DMA_ISR_HTIF1 = 0x4
DMA_ISR_TEIF1 = 0x8
DMA_ISR_GIF2 = 0x10
DMA_ISR_TCIF2 = 0x20
DMA_ISR_HTIF2 = 0x40
DMA_ISR_TEIF2 = 0x80
DMA_ISR_GIF3 = 0x100
DMA_ISR_TCIF3 = 0x200
DMA_ISR_HTIF3 = 0x400
DMA_ISR_TEIF3 = 0x800
DMA_ISR_GIF4 = 0x1000
DMA_ISR_TCIF4 = 0x2000
DMA_ISR_HTIF4 = 0x4000
DMA_ISR_TEIF4 = 0x8000
DMA_ISR_GIF5 = 0x10000
DMA_ISR_TCIF5 = 0x20000
DMA_ISR_HTIF5 = 0x40000
DMA_ISR_TEIF5 = 0x80000
DMA_ISR_GIF6 = 0x100000
DMA_ISR_TCIF6 = 0x200000
DMA_ISR_HTIF6 = 0x400000
DMA_ISR_TEIF6 = 0x800000
DMA_ISR_GIF7 = 0x1000000
DMA_ISR_TCIF7 = 0x2000000
DMA_ISR_HTIF7 = 0x4000000
DMA_ISR_TEIF7 = 0x8000000
DMA_IFCR_CGIF1 = 0x1
DMA_IFCR_CTCIF1 = 0x2
DMA_IFCR_CHTIF1 = 0x4
DMA_IFCR_CTEIF1 = 0x8
DMA_IFCR_CGIF2 = 0x10
DMA_IFCR_CTCIF2 = 0x20
DMA_IFCR_CHTIF2 = 0x40
DMA_IFCR_CTEIF2 = 0x80
DMA_IFCR_CGIF3 = 0x100
DMA_IFCR_CTCIF3 = 0x200
DMA_IFCR_CHTIF3 = 0x400
DMA_IFCR_CTEIF3 = 0x800
DMA_IFCR_CGIF4 = 0x1000
DMA_IFCR_CTCIF4 = 0x2000
DMA_IFCR_CHTIF4 = 0x4000
DMA_IFCR_CTEIF4 = 0x8000
DMA_IFCR_CGIF5 = 0x10000
DMA_IFCR_CTCIF5 = 0x20000
DMA_IFCR_CHTIF5 = 0x40000
DMA_IFCR_CTEIF5 = 0x80000
DMA_IFCR_CGIF6 = 0x100000
DMA_IFCR_CTCIF6 = 0x200000
DMA_IFCR_CHTIF6 = 0x400000
DMA_IFCR_CTEIF6 = 0x800000
DMA_IFCR_CGIF7 = 0x1000000
DMA_IFCR_CTCIF7 = 0x2000000
DMA_IFCR_CHTIF7 = 0x4000000
DMA_IFCR_CTEIF7 = 0x8000000
DMA_CCR1_EN = 0x1
DMA_CCR1_TCIE = 0x2
DMA_CCR1_HTIE = 0x4
DMA_CCR1_TEIE = 0x8
DMA_CCR1_DIR = 0x10
DMA_CCR1_CIRC = 0x20
DMA_CCR1_PINC = 0x40
DMA_CCR1_MINC = 0x80
DMA_CCR1_PSIZE = 0x300
DMA_CCR1_PSIZE_0 = 0x100
DMA_CCR1_PSIZE_1 = 0x200
DMA_CCR1_MSIZE = 0xC00
DMA_CCR1_MSIZE_0 = 0x400
DMA_CCR1_MSIZE_1 = 0x800
DMA_CCR1_PL = 0x3000
DMA_CCR1_PL_0 = 0x1000
DMA_CCR1_PL_1 = 0x2000
DMA_CCR1_MEM2MEM = 0x4000
DMA_CCR2_EN = 0x1
DMA_CCR2_TCIE = 0x2
DMA_CCR2_HTIE = 0x4
DMA_CCR2_TEIE = 0x8
DMA_CCR2_DIR = 0x10
DMA_CCR2_CIRC = 0x20
DMA_CCR2_PINC = 0x40
DMA_CCR2_MINC = 0x80
DMA_CCR2_PSIZE = 0x300
DMA_CCR2_PSIZE_0 = 0x100
DMA_CCR2_PSIZE_1 = 0x200
DMA_CCR2_MSIZE = 0xC00
DMA_CCR2_MSIZE_0 = 0x400
DMA_CCR2_MSIZE_1 = 0x800
DMA_CCR2_PL = 0x3000
DMA_CCR2_PL_0 = 0x1000
DMA_CCR2_PL_1 = 0x2000
DMA_CCR2_MEM2MEM = 0x4000
DMA_CCR3_EN = 0x1
DMA_CCR3_TCIE = 0x2
DMA_CCR3_HTIE = 0x4
DMA_CCR3_TEIE = 0x8
DMA_CCR3_DIR = 0x10
DMA_CCR3_CIRC = 0x20
DMA_CCR3_PINC = 0x40
DMA_CCR3_MINC = 0x80
DMA_CCR3_PSIZE = 0x300
DMA_CCR3_PSIZE_0 = 0x100
DMA_CCR3_PSIZE_1 = 0x200
DMA_CCR3_MSIZE = 0xC00
DMA_CCR3_MSIZE_0 = 0x400
DMA_CCR3_MSIZE_1 = 0x800
DMA_CCR3_PL = 0x3000
DMA_CCR3_PL_0 = 0x1000
DMA_CCR3_PL_1 = 0x2000
DMA_CCR3_MEM2MEM = 0x4000
DMA_CCR4_EN = 0x1
DMA_CCR4_TCIE = 0x2
DMA_CCR4_HTIE = 0x4
DMA_CCR4_TEIE = 0x8
DMA_CCR4_DIR = 0x10
DMA_CCR4_CIRC = 0x20
DMA_CCR4_PINC = 0x40
DMA_CCR4_MINC = 0x80
DMA_CCR4_PSIZE = 0x300
DMA_CCR4_PSIZE_0 = 0x100
DMA_CCR4_PSIZE_1 = 0x200
DMA_CCR4_MSIZE = 0xC00
DMA_CCR4_MSIZE_0 = 0x400
DMA_CCR4_MSIZE_1 = 0x800
DMA_CCR4_PL = 0x3000
DMA_CCR4_PL_0 = 0x1000
DMA_CCR4_PL_1 = 0x2000
DMA_CCR4_MEM2MEM = 0x4000
DMA_CCR5_EN = 0x1
DMA_CCR5_TCIE = 0x2
DMA_CCR5_HTIE = 0x4
DMA_CCR5_TEIE = 0x8
DMA_CCR5_DIR = 0x10
DMA_CCR5_CIRC = 0x20
DMA_CCR5_PINC = 0x40
DMA_CCR5_MINC = 0x80
DMA_CCR5_PSIZE = 0x300
DMA_CCR5_PSIZE_0 = 0x100
DMA_CCR5_PSIZE_1 = 0x200
DMA_CCR5_MSIZE = 0xC00
DMA_CCR5_MSIZE_0 = 0x400
DMA_CCR5_MSIZE_1 = 0x800
DMA_CCR5_PL = 0x3000
DMA_CCR5_PL_0 = 0x1000
DMA_CCR5_PL_1 = 0x2000
DMA_CCR5_MEM2MEM = 0x4000
DMA_CCR6_EN = 0x1
DMA_CCR6_TCIE = 0x2
DMA_CCR6_HTIE = 0x4
DMA_CCR6_TEIE = 0x8
DMA_CCR6_DIR = 0x10
DMA_CCR6_CIRC = 0x20
DMA_CCR6_PINC = 0x40
DMA_CCR6_MINC = 0x80
DMA_CCR6_PSIZE = 0x300
DMA_CCR6_PSIZE_0 = 0x100
DMA_CCR6_PSIZE_1 = 0x200
DMA_CCR6_MSIZE = 0xC00
DMA_CCR6_MSIZE_0 = 0x400
DMA_CCR6_MSIZE_1 = 0x800
DMA_CCR6_PL = 0x3000
DMA_CCR6_PL_0 = 0x1000
DMA_CCR6_PL_1 = 0x2000
DMA_CCR6_MEM2MEM = 0x4000
DMA_CCR7_EN = 0x1
DMA_CCR7_TCIE = 0x2
DMA_CCR7_HTIE = 0x4
DMA_CCR7_TEIE = 0x8
DMA_CCR7_DIR = 0x10
DMA_CCR7_CIRC = 0x20
DMA_CCR7_PINC = 0x40
DMA_CCR7_MINC = 0x80
DMA_CCR7_PSIZE = 0x300
DMA_CCR7_PSIZE_0 = 0x100
DMA_CCR7_PSIZE_1 = 0x200
DMA_CCR7_MSIZE = 0xC00
DMA_CCR7_MSIZE_0 = 0x400
DMA_CCR7_MSIZE_1 = 0x800
DMA_CCR7_PL = 0x3000
DMA_CCR7_PL_0 = 0x1000
DMA_CCR7_PL_1 = 0x2000
DMA_CCR7_MEM2MEM = 0x4000
DMA_CNDTR1_NDT = 0xFFFF
DMA_CNDTR2_NDT = 0xFFFF
DMA_CNDTR3_NDT = 0xFFFF
DMA_CNDTR4_NDT = 0xFFFF
DMA_CNDTR5_NDT = 0xFFFF
DMA_CNDTR6_NDT = 0xFFFF
DMA_CNDTR7_NDT = 0xFFFF
DMA_CPAR1_PA = 0xFFFFFFFF
DMA_CPAR2_PA = 0xFFFFFFFF
DMA_CPAR3_PA = 0xFFFFFFFF
DMA_CPAR4_PA = 0xFFFFFFFF
DMA_CPAR5_PA = 0xFFFFFFFF
DMA_CPAR6_PA = 0xFFFFFFFF
DMA_CPAR7_PA = 0xFFFFFFFF
DMA_CMAR1_MA = 0xFFFFFFFF
DMA_CMAR2_MA = 0xFFFFFFFF
DMA_CMAR3_MA = 0xFFFFFFFF
DMA_CMAR4_MA = 0xFFFFFFFF
DMA_CMAR5_MA = 0xFFFFFFFF
DMA_CMAR6_MA = 0xFFFFFFFF
DMA_CMAR7_MA = 0xFFFFFFFF
EXTI_IMR_MR0 = 0x1
EXTI_IMR_MR1 = 0x2
EXTI_IMR_MR2 = 0x4
EXTI_IMR_MR3 = 0x8
EXTI_IMR_MR4 = 0x10
EXTI_IMR_MR5 = 0x20
EXTI_IMR_MR6 = 0x40
EXTI_IMR_MR7 = 0x80
EXTI_IMR_MR8 = 0x100
EXTI_IMR_MR9 = 0x200
EXTI_IMR_MR10 = 0x400
EXTI_IMR_MR11 = 0x800
EXTI_IMR_MR12 = 0x1000
EXTI_IMR_MR13 = 0x2000
EXTI_IMR_MR14 = 0x4000
EXTI_IMR_MR15 = 0x8000
EXTI_IMR_MR16 = 0x10000
EXTI_IMR_MR17 = 0x20000
EXTI_IMR_MR18 = 0x40000
EXTI_IMR_MR19 = 0x80000
EXTI_IMR_MR20 = 0x100000
EXTI_IMR_MR21 = 0x200000
EXTI_IMR_MR22 = 0x400000
EXTI_IMR_MR23 = 0x800000
EXTI_EMR_MR0 = 0x1
EXTI_EMR_MR1 = 0x2
EXTI_EMR_MR2 = 0x4
EXTI_EMR_MR3 = 0x8
EXTI_EMR_MR4 = 0x10
EXTI_EMR_MR5 = 0x20
EXTI_EMR_MR6 = 0x40
EXTI_EMR_MR7 = 0x80
EXTI_EMR_MR8 = 0x100
EXTI_EMR_MR9 = 0x200
EXTI_EMR_MR10 = 0x400
EXTI_EMR_MR11 = 0x800
EXTI_EMR_MR12 = 0x1000
EXTI_EMR_MR13 = 0x2000
EXTI_EMR_MR14 = 0x4000
EXTI_EMR_MR15 = 0x8000
EXTI_EMR_MR16 = 0x10000
EXTI_EMR_MR17 = 0x20000
EXTI_EMR_MR18 = 0x40000
EXTI_EMR_MR19 = 0x80000
EXTI_EMR_MR20 = 0x100000
EXTI_EMR_MR21 = 0x200000
EXTI_EMR_MR22 = 0x400000
EXTI_EMR_MR23 = 0x800000
EXTI_RTSR_TR0 = 0x1
EXTI_RTSR_TR1 = 0x2
EXTI_RTSR_TR2 = 0x4
EXTI_RTSR_TR3 = 0x8
EXTI_RTSR_TR4 = 0x10
EXTI_RTSR_TR5 = 0x20
EXTI_RTSR_TR6 = 0x40
EXTI_RTSR_TR7 = 0x80
EXTI_RTSR_TR8 = 0x100
EXTI_RTSR_TR9 = 0x200
EXTI_RTSR_TR10 = 0x400
EXTI_RTSR_TR11 = 0x800
EXTI_RTSR_TR12 = 0x1000
EXTI_RTSR_TR13 = 0x2000
EXTI_RTSR_TR14 = 0x4000
EXTI_RTSR_TR15 = 0x8000
EXTI_RTSR_TR16 = 0x10000
EXTI_RTSR_TR17 = 0x20000
EXTI_RTSR_TR18 = 0x40000
EXTI_RTSR_TR19 = 0x80000
EXTI_RTSR_TR20 = 0x100000
EXTI_RTSR_TR21 = 0x200000
EXTI_RTSR_TR22 = 0x400000
EXTI_RTSR_TR23 = 0x800000
EXTI_FTSR_TR0 = 0x1
EXTI_FTSR_TR1 = 0x2
EXTI_FTSR_TR2 = 0x4
EXTI_FTSR_TR3 = 0x8
EXTI_FTSR_TR4 = 0x10
EXTI_FTSR_TR5 = 0x20
EXTI_FTSR_TR6 = 0x40
EXTI_FTSR_TR7 = 0x80
EXTI_FTSR_TR8 = 0x100
EXTI_FTSR_TR9 = 0x200
EXTI_FTSR_TR10 = 0x400
EXTI_FTSR_TR11 = 0x800
EXTI_FTSR_TR12 = 0x1000
EXTI_FTSR_TR13 = 0x2000
EXTI_FTSR_TR14 = 0x4000
EXTI_FTSR_TR15 = 0x8000
EXTI_FTSR_TR16 = 0x10000
EXTI_FTSR_TR17 = 0x20000
EXTI_FTSR_TR18 = 0x40000
EXTI_FTSR_TR19 = 0x80000
EXTI_FTSR_TR20 = 0x100000
EXTI_FTSR_TR21 = 0x200000
EXTI_FTSR_TR22 = 0x400000
EXTI_FTSR_TR23 = 0x800000
EXTI_SWIER_SWIER0 = 0x1
EXTI_SWIER_SWIER1 = 0x2
EXTI_SWIER_SWIER2 = 0x4
EXTI_SWIER_SWIER3 = 0x8
EXTI_SWIER_SWIER4 = 0x10
EXTI_SWIER_SWIER5 = 0x20
EXTI_SWIER_SWIER6 = 0x40
EXTI_SWIER_SWIER7 = 0x80
EXTI_SWIER_SWIER8 = 0x100
EXTI_SWIER_SWIER9 = 0x200
EXTI_SWIER_SWIER10 = 0x400
EXTI_SWIER_SWIER11 = 0x800
EXTI_SWIER_SWIER12 = 0x1000
EXTI_SWIER_SWIER13 = 0x2000
EXTI_SWIER_SWIER14 = 0x4000
EXTI_SWIER_SWIER15 = 0x8000
EXTI_SWIER_SWIER16 = 0x10000
EXTI_SWIER_SWIER17 = 0x20000
EXTI_SWIER_SWIER18 = 0x40000
EXTI_SWIER_SWIER19 = 0x80000
EXTI_SWIER_SWIER20 = 0x100000
EXTI_SWIER_SWIER21 = 0x200000
EXTI_SWIER_SWIER22 = 0x400000
EXTI_SWIER_SWIER23 = 0x800000
EXTI_PR_PR0 = 0x1
EXTI_PR_PR1 = 0x2
EXTI_PR_PR2 = 0x4
EXTI_PR_PR3 = 0x8
EXTI_PR_PR4 = 0x10
EXTI_PR_PR5 = 0x20
EXTI_PR_PR6 = 0x40
EXTI_PR_PR7 = 0x80
EXTI_PR_PR8 = 0x100
EXTI_PR_PR9 = 0x200
EXTI_PR_PR10 = 0x400
EXTI_PR_PR11 = 0x800
EXTI_PR_PR12 = 0x1000
EXTI_PR_PR13 = 0x2000
EXTI_PR_PR14 = 0x4000
EXTI_PR_PR15 = 0x8000
EXTI_PR_PR16 = 0x10000
EXTI_PR_PR17 = 0x20000
EXTI_PR_PR18 = 0x40000
EXTI_PR_PR19 = 0x80000
EXTI_PR_PR20 = 0x100000
EXTI_PR_PR21 = 0x200000
EXTI_PR_PR22 = 0x400000
EXTI_PR_PR23 = 0x800000
FLASH_ACR_LATENCY = 0x1
FLASH_ACR_PRFTEN = 0x2
FLASH_ACR_ACC64 = 0x4
FLASH_ACR_SLEEP_PD = 0x8
FLASH_ACR_RUN_PD = 0x10
FLASH_PECR_PELOCK = 0x1
FLASH_PECR_PRGLOCK = 0x2
FLASH_PECR_OPTLOCK = 0x4
FLASH_PECR_PROG = 0x8
FLASH_PECR_DATA = 0x10
FLASH_PECR_FTDW = 0x100
FLASH_PECR_ERASE = 0x200
FLASH_PECR_FPRG = 0x400
FLASH_PECR_PARALLBANK = 0x8000
FLASH_PECR_EOPIE = 0x10000
FLASH_PECR_ERRIE = 0x20000
FLASH_PECR_OBL_LAUNCH = 0x40000
FLASH_PDKEYR_PDKEYR = 0xFFFFFFFF
FLASH_PEKEYR_PEKEYR = 0xFFFFFFFF
FLASH_PRGKEYR_PRGKEYR = 0xFFFFFFFF
FLASH_OPTKEYR_OPTKEYR = 0xFFFFFFFF
FLASH_SR_BSY = 0x1
FLASH_SR_EOP = 0x2
FLASH_SR_ENHV = 0x4
FLASH_SR_READY = 0x8
FLASH_SR_WRPERR = 0x100
FLASH_SR_PGAERR = 0x200
FLASH_SR_SIZERR = 0x400
FLASH_SR_OPTVERR = 0x800
FLASH_SR_OPTVERRUSR = 0x1000
FLASH_SR_RDERR = 0x2000
FLASH_OBR_RDPRT = 0xAA
FLASH_OBR_SPRMOD = 0x100
FLASH_OBR_BOR_LEV = 0xF0000
FLASH_OBR_IWDG_SW = 0x100000
FLASH_OBR_nRST_STOP = 0x200000
FLASH_OBR_nRST_STDBY = 0x400000
FLASH_OBR_BFB2 = 0x800000
FLASH_WRPR_WRP = 0xFFFFFFFF
FLASH_WRPR1_WRP = 0xFFFFFFFF
FLASH_WRPR2_WRP = 0xFFFFFFFF
FSMC_BCR1_MBKEN = 0x1
FSMC_BCR1_MUXEN = 0x2
FSMC_BCR1_MTYP = 0xC
FSMC_BCR1_MTYP_0 = 0x4
FSMC_BCR1_MTYP_1 = 0x8
FSMC_BCR1_MWID = 0x30
FSMC_BCR1_MWID_0 = 0x10
FSMC_BCR1_MWID_1 = 0x20
FSMC_BCR1_FACCEN = 0x40
FSMC_BCR1_BURSTEN = 0x100
FSMC_BCR1_WAITPOL = 0x200
FSMC_BCR1_WRAPMOD = 0x400
FSMC_BCR1_WAITCFG = 0x800
FSMC_BCR1_WREN = 0x1000
FSMC_BCR1_WAITEN = 0x2000
FSMC_BCR1_EXTMOD = 0x4000
FSMC_BCR1_ASYNCWAIT = 0x8000
FSMC_BCR1_CBURSTRW = 0x80000
FSMC_BCR2_MBKEN = 0x1
FSMC_BCR2_MUXEN = 0x2
FSMC_BCR2_MTYP = 0xC
FSMC_BCR2_MTYP_0 = 0x4
FSMC_BCR2_MTYP_1 = 0x8
FSMC_BCR2_MWID = 0x30
FSMC_BCR2_MWID_0 = 0x10
FSMC_BCR2_MWID_1 = 0x20
FSMC_BCR2_FACCEN = 0x40
FSMC_BCR2_BURSTEN = 0x100
FSMC_BCR2_WAITPOL = 0x200
FSMC_BCR2_WRAPMOD = 0x400
FSMC_BCR2_WAITCFG = 0x800
FSMC_BCR2_WREN = 0x1000
FSMC_BCR2_WAITEN = 0x2000
FSMC_BCR2_EXTMOD = 0x4000
FSMC_BCR2_ASYNCWAIT = 0x8000
FSMC_BCR2_CBURSTRW = 0x80000
FSMC_BCR3_MBKEN = 0x1
FSMC_BCR3_MUXEN = 0x2
FSMC_BCR3_MTYP = 0xC
FSMC_BCR3_MTYP_0 = 0x4
FSMC_BCR3_MTYP_1 = 0x8
FSMC_BCR3_MWID = 0x30
FSMC_BCR3_MWID_0 = 0x10
FSMC_BCR3_MWID_1 = 0x20
FSMC_BCR3_FACCEN = 0x40
FSMC_BCR3_BURSTEN = 0x100
FSMC_BCR3_WAITPOL = 0x200
FSMC_BCR3_WRAPMOD = 0x400
FSMC_BCR3_WAITCFG = 0x800
FSMC_BCR3_WREN = 0x1000
FSMC_BCR3_WAITEN = 0x2000
FSMC_BCR3_EXTMOD = 0x4000
FSMC_BCR3_ASYNCWAIT = 0x8000
FSMC_BCR3_CBURSTRW = 0x80000
FSMC_BCR4_MBKEN = 0x1
FSMC_BCR4_MUXEN = 0x2
FSMC_BCR4_MTYP = 0xC
FSMC_BCR4_MTYP_0 = 0x4
FSMC_BCR4_MTYP_1 = 0x8
FSMC_BCR4_MWID = 0x30
FSMC_BCR4_MWID_0 = 0x10
FSMC_BCR4_MWID_1 = 0x20
FSMC_BCR4_FACCEN = 0x40
FSMC_BCR4_BURSTEN = 0x100
FSMC_BCR4_WAITPOL = 0x200
FSMC_BCR4_WRAPMOD = 0x400
FSMC_BCR4_WAITCFG = 0x800
FSMC_BCR4_WREN = 0x1000
FSMC_BCR4_WAITEN = 0x2000
FSMC_BCR4_EXTMOD = 0x4000
FSMC_BCR4_ASYNCWAIT = 0x8000
FSMC_BCR4_CBURSTRW = 0x80000
FSMC_BTR1_ADDSET = 0xF
FSMC_BTR1_ADDSET_0 = 0x1
FSMC_BTR1_ADDSET_1 = 0x2
FSMC_BTR1_ADDSET_2 = 0x4
FSMC_BTR1_ADDSET_3 = 0x8
FSMC_BTR1_ADDHLD = 0xF0
FSMC_BTR1_ADDHLD_0 = 0x10
FSMC_BTR1_ADDHLD_1 = 0x20
FSMC_BTR1_ADDHLD_2 = 0x40
FSMC_BTR1_ADDHLD_3 = 0x80
FSMC_BTR1_DATAST = 0xFF00
FSMC_BTR1_DATAST_0 = 0x100
FSMC_BTR1_DATAST_1 = 0x200
FSMC_BTR1_DATAST_2 = 0x400
FSMC_BTR1_DATAST_3 = 0x800
FSMC_BTR1_BUSTURN = 0xF0000
FSMC_BTR1_BUSTURN_0 = 0x10000
FSMC_BTR1_BUSTURN_1 = 0x20000
FSMC_BTR1_BUSTURN_2 = 0x40000
FSMC_BTR1_BUSTURN_3 = 0x80000
FSMC_BTR1_CLKDIV = 0xF00000
FSMC_BTR1_CLKDIV_0 = 0x100000
FSMC_BTR1_CLKDIV_1 = 0x200000
FSMC_BTR1_CLKDIV_2 = 0x400000
FSMC_BTR1_CLKDIV_3 = 0x800000
FSMC_BTR1_DATLAT = 0xF000000
FSMC_BTR1_DATLAT_0 = 0x1000000
FSMC_BTR1_DATLAT_1 = 0x2000000
FSMC_BTR1_DATLAT_2 = 0x4000000
FSMC_BTR1_DATLAT_3 = 0x8000000
FSMC_BTR1_ACCMOD = 0x30000000
FSMC_BTR1_ACCMOD_0 = 0x10000000
FSMC_BTR1_ACCMOD_1 = 0x20000000
FSMC_BTR2_ADDSET = 0xF
FSMC_BTR2_ADDSET_0 = 0x1
FSMC_BTR2_ADDSET_1 = 0x2
FSMC_BTR2_ADDSET_2 = 0x4
FSMC_BTR2_ADDSET_3 = 0x8
FSMC_BTR2_ADDHLD = 0xF0
FSMC_BTR2_ADDHLD_0 = 0x10
FSMC_BTR2_ADDHLD_1 = 0x20
FSMC_BTR2_ADDHLD_2 = 0x40
FSMC_BTR2_ADDHLD_3 = 0x80
FSMC_BTR2_DATAST = 0xFF00
FSMC_BTR2_DATAST_0 = 0x100
FSMC_BTR2_DATAST_1 = 0x200
FSMC_BTR2_DATAST_2 = 0x400
FSMC_BTR2_DATAST_3 = 0x800
FSMC_BTR2_BUSTURN = 0xF0000
FSMC_BTR2_BUSTURN_0 = 0x10000
FSMC_BTR2_BUSTURN_1 = 0x20000
FSMC_BTR2_BUSTURN_2 = 0x40000
FSMC_BTR2_BUSTURN_3 = 0x80000
FSMC_BTR2_CLKDIV = 0xF00000
FSMC_BTR2_CLKDIV_0 = 0x100000
FSMC_BTR2_CLKDIV_1 = 0x200000
FSMC_BTR2_CLKDIV_2 = 0x400000
FSMC_BTR2_CLKDIV_3 = 0x800000
FSMC_BTR2_DATLAT = 0xF000000
FSMC_BTR2_DATLAT_0 = 0x1000000
FSMC_BTR2_DATLAT_1 = 0x2000000
FSMC_BTR2_DATLAT_2 = 0x4000000
FSMC_BTR2_DATLAT_3 = 0x8000000
FSMC_BTR2_ACCMOD = 0x30000000
FSMC_BTR2_ACCMOD_0 = 0x10000000
FSMC_BTR2_ACCMOD_1 = 0x20000000
FSMC_BTR3_ADDSET = 0xF
FSMC_BTR3_ADDSET_0 = 0x1
FSMC_BTR3_ADDSET_1 = 0x2
FSMC_BTR3_ADDSET_2 = 0x4
FSMC_BTR3_ADDSET_3 = 0x8
FSMC_BTR3_ADDHLD = 0xF0
FSMC_BTR3_ADDHLD_0 = 0x10
FSMC_BTR3_ADDHLD_1 = 0x20
FSMC_BTR3_ADDHLD_2 = 0x40
FSMC_BTR3_ADDHLD_3 = 0x80
FSMC_BTR3_DATAST = 0xFF00
FSMC_BTR3_DATAST_0 = 0x100
FSMC_BTR3_DATAST_1 = 0x200
FSMC_BTR3_DATAST_2 = 0x400
FSMC_BTR3_DATAST_3 = 0x800
FSMC_BTR3_BUSTURN = 0xF0000
FSMC_BTR3_BUSTURN_0 = 0x10000
FSMC_BTR3_BUSTURN_1 = 0x20000
FSMC_BTR3_BUSTURN_2 = 0x40000
FSMC_BTR3_BUSTURN_3 = 0x80000
FSMC_BTR3_CLKDIV = 0xF00000
FSMC_BTR3_CLKDIV_0 = 0x100000
FSMC_BTR3_CLKDIV_1 = 0x200000
FSMC_BTR3_CLKDIV_2 = 0x400000
FSMC_BTR3_CLKDIV_3 = 0x800000
FSMC_BTR3_DATLAT = 0xF000000
FSMC_BTR3_DATLAT_0 = 0x1000000
FSMC_BTR3_DATLAT_1 = 0x2000000
FSMC_BTR3_DATLAT_2 = 0x4000000
FSMC_BTR3_DATLAT_3 = 0x8000000
FSMC_BTR3_ACCMOD = 0x30000000
FSMC_BTR3_ACCMOD_0 = 0x10000000
FSMC_BTR3_ACCMOD_1 = 0x20000000
FSMC_BTR4_ADDSET = 0xF
FSMC_BTR4_ADDSET_0 = 0x1
FSMC_BTR4_ADDSET_1 = 0x2
FSMC_BTR4_ADDSET_2 = 0x4
FSMC_BTR4_ADDSET_3 = 0x8
FSMC_BTR4_ADDHLD = 0xF0
FSMC_BTR4_ADDHLD_0 = 0x10
FSMC_BTR4_ADDHLD_1 = 0x20
FSMC_BTR4_ADDHLD_2 = 0x40
FSMC_BTR4_ADDHLD_3 = 0x80
FSMC_BTR4_DATAST = 0xFF00
FSMC_BTR4_DATAST_0 = 0x100
FSMC_BTR4_DATAST_1 = 0x200
FSMC_BTR4_DATAST_2 = 0x400
FSMC_BTR4_DATAST_3 = 0x800
FSMC_BTR4_BUSTURN = 0xF0000
FSMC_BTR4_BUSTURN_0 = 0x10000
FSMC_BTR4_BUSTURN_1 = 0x20000
FSMC_BTR4_BUSTURN_2 = 0x40000
FSMC_BTR4_BUSTURN_3 = 0x80000
FSMC_BTR4_CLKDIV = 0xF00000
FSMC_BTR4_CLKDIV_0 = 0x100000
FSMC_BTR4_CLKDIV_1 = 0x200000
FSMC_BTR4_CLKDIV_2 = 0x400000
FSMC_BTR4_CLKDIV_3 = 0x800000
FSMC_BTR4_DATLAT = 0xF000000
FSMC_BTR4_DATLAT_0 = 0x1000000
FSMC_BTR4_DATLAT_1 = 0x2000000
FSMC_BTR4_DATLAT_2 = 0x4000000
FSMC_BTR4_DATLAT_3 = 0x8000000
FSMC_BTR4_ACCMOD = 0x30000000
FSMC_BTR4_ACCMOD_0 = 0x10000000
FSMC_BTR4_ACCMOD_1 = 0x20000000
FSMC_BWTR1_ADDSET = 0xF
FSMC_BWTR1_ADDSET_0 = 0x1
FSMC_BWTR1_ADDSET_1 = 0x2
FSMC_BWTR1_ADDSET_2 = 0x4
FSMC_BWTR1_ADDSET_3 = 0x8
FSMC_BWTR1_ADDHLD = 0xF0
FSMC_BWTR1_ADDHLD_0 = 0x10
FSMC_BWTR1_ADDHLD_1 = 0x20
FSMC_BWTR1_ADDHLD_2 = 0x40
FSMC_BWTR1_ADDHLD_3 = 0x80
FSMC_BWTR1_DATAST = 0xFF00
FSMC_BWTR1_DATAST_0 = 0x100
FSMC_BWTR1_DATAST_1 = 0x200
FSMC_BWTR1_DATAST_2 = 0x400
FSMC_BWTR1_DATAST_3 = 0x800
FSMC_BWTR1_CLKDIV = 0xF00000
FSMC_BWTR1_CLKDIV_0 = 0x100000
FSMC_BWTR1_CLKDIV_1 = 0x200000
FSMC_BWTR1_CLKDIV_2 = 0x400000
FSMC_BWTR1_CLKDIV_3 = 0x800000
FSMC_BWTR1_DATLAT = 0xF000000
FSMC_BWTR1_DATLAT_0 = 0x1000000
FSMC_BWTR1_DATLAT_1 = 0x2000000
FSMC_BWTR1_DATLAT_2 = 0x4000000
FSMC_BWTR1_DATLAT_3 = 0x8000000
FSMC_BWTR1_ACCMOD = 0x30000000
FSMC_BWTR1_ACCMOD_0 = 0x10000000
FSMC_BWTR1_ACCMOD_1 = 0x20000000
FSMC_BWTR2_ADDSET = 0xF
FSMC_BWTR2_ADDSET_0 = 0x1
FSMC_BWTR2_ADDSET_1 = 0x2
FSMC_BWTR2_ADDSET_2 = 0x4
FSMC_BWTR2_ADDSET_3 = 0x8
FSMC_BWTR2_ADDHLD = 0xF0
FSMC_BWTR2_ADDHLD_0 = 0x10
FSMC_BWTR2_ADDHLD_1 = 0x20
FSMC_BWTR2_ADDHLD_2 = 0x40
FSMC_BWTR2_ADDHLD_3 = 0x80
FSMC_BWTR2_DATAST = 0xFF00
FSMC_BWTR2_DATAST_0 = 0x100
FSMC_BWTR2_DATAST_1 = 0x200
FSMC_BWTR2_DATAST_2 = 0x400
FSMC_BWTR2_DATAST_3 = 0x800
FSMC_BWTR2_CLKDIV = 0xF00000
FSMC_BWTR2_CLKDIV_0 = 0x100000
FSMC_BWTR2_CLKDIV_1 = 0x200000
FSMC_BWTR2_CLKDIV_2 = 0x400000
FSMC_BWTR2_CLKDIV_3 = 0x800000
FSMC_BWTR2_DATLAT = 0xF000000
FSMC_BWTR2_DATLAT_0 = 0x1000000
FSMC_BWTR2_DATLAT_1 = 0x2000000
FSMC_BWTR2_DATLAT_2 = 0x4000000
FSMC_BWTR2_DATLAT_3 = 0x8000000
FSMC_BWTR2_ACCMOD = 0x30000000
FSMC_BWTR2_ACCMOD_0 = 0x10000000
FSMC_BWTR2_ACCMOD_1 = 0x20000000
FSMC_BWTR3_ADDSET = 0xF
FSMC_BWTR3_ADDSET_0 = 0x1
FSMC_BWTR3_ADDSET_1 = 0x2
FSMC_BWTR3_ADDSET_2 = 0x4
FSMC_BWTR3_ADDSET_3 = 0x8
FSMC_BWTR3_ADDHLD = 0xF0
FSMC_BWTR3_ADDHLD_0 = 0x10
FSMC_BWTR3_ADDHLD_1 = 0x20
FSMC_BWTR3_ADDHLD_2 = 0x40
FSMC_BWTR3_ADDHLD_3 = 0x80
FSMC_BWTR3_DATAST = 0xFF00
FSMC_BWTR3_DATAST_0 = 0x100
FSMC_BWTR3_DATAST_1 = 0x200
FSMC_BWTR3_DATAST_2 = 0x400
FSMC_BWTR3_DATAST_3 = 0x800
FSMC_BWTR3_CLKDIV = 0xF00000
FSMC_BWTR3_CLKDIV_0 = 0x100000
FSMC_BWTR3_CLKDIV_1 = 0x200000
FSMC_BWTR3_CLKDIV_2 = 0x400000
FSMC_BWTR3_CLKDIV_3 = 0x800000
FSMC_BWTR3_DATLAT = 0xF000000
FSMC_BWTR3_DATLAT_0 = 0x1000000
FSMC_BWTR3_DATLAT_1 = 0x2000000
FSMC_BWTR3_DATLAT_2 = 0x4000000
FSMC_BWTR3_DATLAT_3 = 0x8000000
FSMC_BWTR3_ACCMOD = 0x30000000
FSMC_BWTR3_ACCMOD_0 = 0x10000000
FSMC_BWTR3_ACCMOD_1 = 0x20000000
FSMC_BWTR4_ADDSET = 0xF
FSMC_BWTR4_ADDSET_0 = 0x1
FSMC_BWTR4_ADDSET_1 = 0x2
FSMC_BWTR4_ADDSET_2 = 0x4
FSMC_BWTR4_ADDSET_3 = 0x8
FSMC_BWTR4_ADDHLD = 0xF0
FSMC_BWTR4_ADDHLD_0 = 0x10
FSMC_BWTR4_ADDHLD_1 = 0x20
FSMC_BWTR4_ADDHLD_2 = 0x40
FSMC_BWTR4_ADDHLD_3 = 0x80
FSMC_BWTR4_DATAST = 0xFF00
FSMC_BWTR4_DATAST_0 = 0x100
FSMC_BWTR4_DATAST_1 = 0x200
FSMC_BWTR4_DATAST_2 = 0x400
FSMC_BWTR4_DATAST_3 = 0x800
FSMC_BWTR4_CLKDIV = 0xF00000
FSMC_BWTR4_CLKDIV_0 = 0x100000
FSMC_BWTR4_CLKDIV_1 = 0x200000
FSMC_BWTR4_CLKDIV_2 = 0x400000
FSMC_BWTR4_CLKDIV_3 = 0x800000
FSMC_BWTR4_DATLAT = 0xF000000
FSMC_BWTR4_DATLAT_0 = 0x1000000
FSMC_BWTR4_DATLAT_1 = 0x2000000
FSMC_BWTR4_DATLAT_2 = 0x4000000
FSMC_BWTR4_DATLAT_3 = 0x8000000
FSMC_BWTR4_ACCMOD = 0x30000000
FSMC_BWTR4_ACCMOD_0 = 0x10000000
FSMC_BWTR4_ACCMOD_1 = 0x20000000
GPIO_MODER_MODER0 = 0x3
GPIO_MODER_MODER0_0 = 0x1
GPIO_MODER_MODER0_1 = 0x2
GPIO_MODER_MODER1 = 0xC
GPIO_MODER_MODER1_0 = 0x4
GPIO_MODER_MODER1_1 = 0x8
GPIO_MODER_MODER2 = 0x30
GPIO_MODER_MODER2_0 = 0x10
GPIO_MODER_MODER2_1 = 0x20
GPIO_MODER_MODER3 = 0xC0
GPIO_MODER_MODER3_0 = 0x40
GPIO_MODER_MODER3_1 = 0x80
GPIO_MODER_MODER4 = 0x300
GPIO_MODER_MODER4_0 = 0x100
GPIO_MODER_MODER4_1 = 0x200
GPIO_MODER_MODER5 = 0xC00
GPIO_MODER_MODER5_0 = 0x400
GPIO_MODER_MODER5_1 = 0x800
GPIO_MODER_MODER6 = 0x3000
GPIO_MODER_MODER6_0 = 0x1000
GPIO_MODER_MODER6_1 = 0x2000
GPIO_MODER_MODER7 = 0xC000
GPIO_MODER_MODER7_0 = 0x4000
GPIO_MODER_MODER7_1 = 0x8000
GPIO_MODER_MODER8 = 0x30000
GPIO_MODER_MODER8_0 = 0x10000
GPIO_MODER_MODER8_1 = 0x20000
GPIO_MODER_MODER9 = 0xC0000
GPIO_MODER_MODER9_0 = 0x40000
GPIO_MODER_MODER9_1 = 0x80000
GPIO_MODER_MODER10 = 0x300000
GPIO_MODER_MODER10_0 = 0x100000
GPIO_MODER_MODER10_1 = 0x200000
GPIO_MODER_MODER11 = 0xC00000
GPIO_MODER_MODER11_0 = 0x400000
GPIO_MODER_MODER11_1 = 0x800000
GPIO_MODER_MODER12 = 0x3000000
GPIO_MODER_MODER12_0 = 0x1000000
GPIO_MODER_MODER12_1 = 0x2000000
GPIO_MODER_MODER13 = 0xC000000
GPIO_MODER_MODER13_0 = 0x4000000
GPIO_MODER_MODER13_1 = 0x8000000
GPIO_MODER_MODER14 = 0x30000000
GPIO_MODER_MODER14_0 = 0x10000000
GPIO_MODER_MODER14_1 = 0x20000000
GPIO_MODER_MODER15 = 0xC0000000
GPIO_MODER_MODER15_0 = 0x40000000
GPIO_MODER_MODER15_1 = 0x80000000
GPIO_OTYPER_OT_0 = 0x1
GPIO_OTYPER_OT_1 = 0x2
GPIO_OTYPER_OT_2 = 0x4
GPIO_OTYPER_OT_3 = 0x8
GPIO_OTYPER_OT_4 = 0x10
GPIO_OTYPER_OT_5 = 0x20
GPIO_OTYPER_OT_6 = 0x40
GPIO_OTYPER_OT_7 = 0x80
GPIO_OTYPER_OT_8 = 0x100
GPIO_OTYPER_OT_9 = 0x200
GPIO_OTYPER_OT_10 = 0x400
GPIO_OTYPER_OT_11 = 0x800
GPIO_OTYPER_OT_12 = 0x1000
GPIO_OTYPER_OT_13 = 0x2000
GPIO_OTYPER_OT_14 = 0x4000
GPIO_OTYPER_OT_15 = 0x8000
GPIO_OSPEEDER_OSPEEDR0 = 0x3
GPIO_OSPEEDER_OSPEEDR0_0 = 0x1
GPIO_OSPEEDER_OSPEEDR0_1 = 0x2
GPIO_OSPEEDER_OSPEEDR1 = 0xC
GPIO_OSPEEDER_OSPEEDR1_0 = 0x4
GPIO_OSPEEDER_OSPEEDR1_1 = 0x8
GPIO_OSPEEDER_OSPEEDR2 = 0x30
GPIO_OSPEEDER_OSPEEDR2_0 = 0x10
GPIO_OSPEEDER_OSPEEDR2_1 = 0x20
GPIO_OSPEEDER_OSPEEDR3 = 0xC0
GPIO_OSPEEDER_OSPEEDR3_0 = 0x40
GPIO_OSPEEDER_OSPEEDR3_1 = 0x80
GPIO_OSPEEDER_OSPEEDR4 = 0x300
GPIO_OSPEEDER_OSPEEDR4_0 = 0x100
GPIO_OSPEEDER_OSPEEDR4_1 = 0x200
GPIO_OSPEEDER_OSPEEDR5 = 0xC00
GPIO_OSPEEDER_OSPEEDR5_0 = 0x400
GPIO_OSPEEDER_OSPEEDR5_1 = 0x800
GPIO_OSPEEDER_OSPEEDR6 = 0x3000
GPIO_OSPEEDER_OSPEEDR6_0 = 0x1000
GPIO_OSPEEDER_OSPEEDR6_1 = 0x2000
GPIO_OSPEEDER_OSPEEDR7 = 0xC000
GPIO_OSPEEDER_OSPEEDR7_0 = 0x4000
GPIO_OSPEEDER_OSPEEDR7_1 = 0x8000
GPIO_OSPEEDER_OSPEEDR8 = 0x30000
GPIO_OSPEEDER_OSPEEDR8_0 = 0x10000
GPIO_OSPEEDER_OSPEEDR8_1 = 0x20000
GPIO_OSPEEDER_OSPEEDR9 = 0xC0000
GPIO_OSPEEDER_OSPEEDR9_0 = 0x40000
GPIO_OSPEEDER_OSPEEDR9_1 = 0x80000
GPIO_OSPEEDER_OSPEEDR10 = 0x300000
GPIO_OSPEEDER_OSPEEDR10_0 = 0x100000
GPIO_OSPEEDER_OSPEEDR10_1 = 0x200000
GPIO_OSPEEDER_OSPEEDR11 = 0xC00000
GPIO_OSPEEDER_OSPEEDR11_0 = 0x400000
GPIO_OSPEEDER_OSPEEDR11_1 = 0x800000
GPIO_OSPEEDER_OSPEEDR12 = 0x3000000
GPIO_OSPEEDER_OSPEEDR12_0 = 0x1000000
GPIO_OSPEEDER_OSPEEDR12_1 = 0x2000000
GPIO_OSPEEDER_OSPEEDR13 = 0xC000000
GPIO_OSPEEDER_OSPEEDR13_0 = 0x4000000
GPIO_OSPEEDER_OSPEEDR13_1 = 0x8000000
GPIO_OSPEEDER_OSPEEDR14 = 0x30000000
GPIO_OSPEEDER_OSPEEDR14_0 = 0x10000000
GPIO_OSPEEDER_OSPEEDR14_1 = 0x20000000
GPIO_OSPEEDER_OSPEEDR15 = 0xC0000000
GPIO_OSPEEDER_OSPEEDR15_0 = 0x40000000
GPIO_OSPEEDER_OSPEEDR15_1 = 0x80000000
GPIO_PUPDR_PUPDR0 = 0x3
GPIO_PUPDR_PUPDR0_0 = 0x1
GPIO_PUPDR_PUPDR0_1 = 0x2
GPIO_PUPDR_PUPDR1 = 0xC
GPIO_PUPDR_PUPDR1_0 = 0x4
GPIO_PUPDR_PUPDR1_1 = 0x8
GPIO_PUPDR_PUPDR2 = 0x30
GPIO_PUPDR_PUPDR2_0 = 0x10
GPIO_PUPDR_PUPDR2_1 = 0x20
GPIO_PUPDR_PUPDR3 = 0xC0
GPIO_PUPDR_PUPDR3_0 = 0x40
GPIO_PUPDR_PUPDR3_1 = 0x80
GPIO_PUPDR_PUPDR4 = 0x300
GPIO_PUPDR_PUPDR4_0 = 0x100
GPIO_PUPDR_PUPDR4_1 = 0x200
GPIO_PUPDR_PUPDR5 = 0xC00
GPIO_PUPDR_PUPDR5_0 = 0x400
GPIO_PUPDR_PUPDR5_1 = 0x800
GPIO_PUPDR_PUPDR6 = 0x3000
GPIO_PUPDR_PUPDR6_0 = 0x1000
GPIO_PUPDR_PUPDR6_1 = 0x2000
GPIO_PUPDR_PUPDR7 = 0xC000
GPIO_PUPDR_PUPDR7_0 = 0x4000
GPIO_PUPDR_PUPDR7_1 = 0x8000
GPIO_PUPDR_PUPDR8 = 0x30000
GPIO_PUPDR_PUPDR8_0 = 0x10000
GPIO_PUPDR_PUPDR8_1 = 0x20000
GPIO_PUPDR_PUPDR9 = 0xC0000
GPIO_PUPDR_PUPDR9_0 = 0x40000
GPIO_PUPDR_PUPDR9_1 = 0x80000
GPIO_PUPDR_PUPDR10 = 0x300000
GPIO_PUPDR_PUPDR10_0 = 0x100000
GPIO_PUPDR_PUPDR10_1 = 0x200000
GPIO_PUPDR_PUPDR11 = 0xC00000
GPIO_PUPDR_PUPDR11_0 = 0x400000
GPIO_PUPDR_PUPDR11_1 = 0x800000
GPIO_PUPDR_PUPDR12 = 0x3000000
GPIO_PUPDR_PUPDR12_0 = 0x1000000
GPIO_PUPDR_PUPDR12_1 = 0x2000000
GPIO_PUPDR_PUPDR13 = 0xC000000
GPIO_PUPDR_PUPDR13_0 = 0x4000000
GPIO_PUPDR_PUPDR13_1 = 0x8000000
GPIO_PUPDR_PUPDR14 = 0x30000000
GPIO_PUPDR_PUPDR14_0 = 0x10000000
GPIO_PUPDR_PUPDR14_1 = 0x20000000
GPIO_PUPDR_PUPDR15 = 0xC0000000
GPIO_PUPDR_PUPDR15_0 = 0x40000000
GPIO_PUPDR_PUPDR15_1 = 0x80000000
GPIO_IDR_IDR_0 = 0x1
GPIO_IDR_IDR_1 = 0x2
GPIO_IDR_IDR_2 = 0x4
GPIO_IDR_IDR_3 = 0x8
GPIO_IDR_IDR_4 = 0x10
GPIO_IDR_IDR_5 = 0x20
GPIO_IDR_IDR_6 = 0x40
GPIO_IDR_IDR_7 = 0x80
GPIO_IDR_IDR_8 = 0x100
GPIO_IDR_IDR_9 = 0x200
GPIO_IDR_IDR_10 = 0x400
GPIO_IDR_IDR_11 = 0x800
GPIO_IDR_IDR_12 = 0x1000
GPIO_IDR_IDR_13 = 0x2000
GPIO_IDR_IDR_14 = 0x4000
GPIO_IDR_IDR_15 = 0x8000
GPIO_OTYPER_IDR_0 = 0x1
GPIO_OTYPER_IDR_1 = 0x2
GPIO_OTYPER_IDR_2 = 0x4
GPIO_OTYPER_IDR_3 = 0x8
GPIO_OTYPER_IDR_4 = 0x10
GPIO_OTYPER_IDR_5 = 0x20
GPIO_OTYPER_IDR_6 = 0x40
GPIO_OTYPER_IDR_7 = 0x80
GPIO_OTYPER_IDR_8 = 0x100
GPIO_OTYPER_IDR_9 = 0x200
GPIO_OTYPER_IDR_10 = 0x400
GPIO_OTYPER_IDR_11 = 0x800
GPIO_OTYPER_IDR_12 = 0x1000
GPIO_OTYPER_IDR_13 = 0x2000
GPIO_OTYPER_IDR_14 = 0x4000
GPIO_OTYPER_IDR_15 = 0x8000
GPIO_ODR_ODR_0 = 0x1
GPIO_ODR_ODR_1 = 0x2
GPIO_ODR_ODR_2 = 0x4
GPIO_ODR_ODR_3 = 0x8
GPIO_ODR_ODR_4 = 0x10
GPIO_ODR_ODR_5 = 0x20
GPIO_ODR_ODR_6 = 0x40
GPIO_ODR_ODR_7 = 0x80
GPIO_ODR_ODR_8 = 0x100
GPIO_ODR_ODR_9 = 0x200
GPIO_ODR_ODR_10 = 0x400
GPIO_ODR_ODR_11 = 0x800
GPIO_ODR_ODR_12 = 0x1000
GPIO_ODR_ODR_13 = 0x2000
GPIO_ODR_ODR_14 = 0x4000
GPIO_ODR_ODR_15 = 0x8000
GPIO_OTYPER_ODR_0 = 0x1
GPIO_OTYPER_ODR_1 = 0x2
GPIO_OTYPER_ODR_2 = 0x4
GPIO_OTYPER_ODR_3 = 0x8
GPIO_OTYPER_ODR_4 = 0x10
GPIO_OTYPER_ODR_5 = 0x20
GPIO_OTYPER_ODR_6 = 0x40
GPIO_OTYPER_ODR_7 = 0x80
GPIO_OTYPER_ODR_8 = 0x100
GPIO_OTYPER_ODR_9 = 0x200
GPIO_OTYPER_ODR_10 = 0x400
GPIO_OTYPER_ODR_11 = 0x800
GPIO_OTYPER_ODR_12 = 0x1000
GPIO_OTYPER_ODR_13 = 0x2000
GPIO_OTYPER_ODR_14 = 0x4000
GPIO_OTYPER_ODR_15 = 0x8000
GPIO_BSRR_BS_0 = 0x1
GPIO_BSRR_BS_1 = 0x2
GPIO_BSRR_BS_2 = 0x4
GPIO_BSRR_BS_3 = 0x8
GPIO_BSRR_BS_4 = 0x10
GPIO_BSRR_BS_5 = 0x20
GPIO_BSRR_BS_6 = 0x40
GPIO_BSRR_BS_7 = 0x80
GPIO_BSRR_BS_8 = 0x100
GPIO_BSRR_BS_9 = 0x200
GPIO_BSRR_BS_10 = 0x400
GPIO_BSRR_BS_11 = 0x800
GPIO_BSRR_BS_12 = 0x1000
GPIO_BSRR_BS_13 = 0x2000
GPIO_BSRR_BS_14 = 0x4000
GPIO_BSRR_BS_15 = 0x8000
GPIO_BSRR_BR_0 = 0x10000
GPIO_BSRR_BR_1 = 0x20000
GPIO_BSRR_BR_2 = 0x40000
GPIO_BSRR_BR_3 = 0x80000
GPIO_BSRR_BR_4 = 0x100000
GPIO_BSRR_BR_5 = 0x200000
GPIO_BSRR_BR_6 = 0x400000
GPIO_BSRR_BR_7 = 0x800000
GPIO_BSRR_BR_8 = 0x1000000
GPIO_BSRR_BR_9 = 0x2000000
GPIO_BSRR_BR_10 = 0x4000000
GPIO_BSRR_BR_11 = 0x8000000
GPIO_BSRR_BR_12 = 0x10000000
GPIO_BSRR_BR_13 = 0x20000000
GPIO_BSRR_BR_14 = 0x40000000
GPIO_BSRR_BR_15 = 0x80000000
GPIO_LCKR_LCK0 = 0x1
GPIO_LCKR_LCK1 = 0x2
GPIO_LCKR_LCK2 = 0x4
GPIO_LCKR_LCK3 = 0x8
GPIO_LCKR_LCK4 = 0x10
GPIO_LCKR_LCK5 = 0x20
GPIO_LCKR_LCK6 = 0x40
GPIO_LCKR_LCK7 = 0x80
GPIO_LCKR_LCK8 = 0x100
GPIO_LCKR_LCK9 = 0x200
GPIO_LCKR_LCK10 = 0x400
GPIO_LCKR_LCK11 = 0x800
GPIO_LCKR_LCK12 = 0x1000
GPIO_LCKR_LCK13 = 0x2000
GPIO_LCKR_LCK14 = 0x4000
GPIO_LCKR_LCK15 = 0x8000
GPIO_LCKR_LCKK = 0x10000
GPIO_AFRL_AFRL0 = 0xF
GPIO_AFRL_AFRL1 = 0xF0
GPIO_AFRL_AFRL2 = 0xF00
GPIO_AFRL_AFRL3 = 0xF000
GPIO_AFRL_AFRL4 = 0xF0000
GPIO_AFRL_AFRL5 = 0xF00000
GPIO_AFRL_AFRL6 = 0xF000000
GPIO_AFRL_AFRL7 = 0xF0000000
GPIO_AFRH_AFRH8 = 0xF
GPIO_AFRH_AFRH9 = 0xF0
GPIO_AFRH_AFRH10 = 0xF00
GPIO_AFRH_AFRH11 = 0xF000
GPIO_AFRH_AFRH12 = 0xF0000
GPIO_AFRH_AFRH13 = 0xF00000
GPIO_AFRH_AFRH14 = 0xF000000
GPIO_AFRH_AFRH15 = 0xF0000000
I2C_CR1_PE = 0x1
I2C_CR1_SMBUS = 0x2
I2C_CR1_SMBTYPE = 0x8
I2C_CR1_ENARP = 0x10
I2C_CR1_ENPEC = 0x20
I2C_CR1_ENGC = 0x40
I2C_CR1_NOSTRETCH = 0x80
I2C_CR1_START = 0x100
I2C_CR1_STOP = 0x200
I2C_CR1_ACK = 0x400
I2C_CR1_POS = 0x800
I2C_CR1_PEC = 0x1000
I2C_CR1_ALERT = 0x2000
I2C_CR1_SWRST = 0x8000
I2C_CR2_FREQ = 0x3F
I2C_CR2_FREQ_0 = 0x1
I2C_CR2_FREQ_1 = 0x2
I2C_CR2_FREQ_2 = 0x4
I2C_CR2_FREQ_3 = 0x8
I2C_CR2_FREQ_4 = 0x10
I2C_CR2_FREQ_5 = 0x20
I2C_CR2_ITERREN = 0x100
I2C_CR2_ITEVTEN = 0x200
I2C_CR2_ITBUFEN = 0x400
I2C_CR2_DMAEN = 0x800
I2C_CR2_LAST = 0x1000
I2C_OAR1_ADD1_7 = 0xFE
I2C_OAR1_ADD8_9 = 0x300
I2C_OAR1_ADD0 = 0x1
I2C_OAR1_ADD1 = 0x2
I2C_OAR1_ADD2 = 0x4
I2C_OAR1_ADD3 = 0x8
I2C_OAR1_ADD4 = 0x10
I2C_OAR1_ADD5 = 0x20
I2C_OAR1_ADD6 = 0x40
I2C_OAR1_ADD7 = 0x80
I2C_OAR1_ADD8 = 0x100
I2C_OAR1_ADD9 = 0x200
I2C_OAR1_ADDMODE = 0x8000
I2C_OAR2_ENDUAL = 0x1
I2C_OAR2_ADD2 = 0xFE
I2C_DR_DR = 0xFF
I2C_SR1_SB = 0x1
I2C_SR1_ADDR = 0x2
I2C_SR1_BTF = 0x4
I2C_SR1_ADD10 = 0x8
I2C_SR1_STOPF = 0x10
I2C_SR1_RXNE = 0x40
I2C_SR1_TXE = 0x80
I2C_SR1_BERR = 0x100
I2C_SR1_ARLO = 0x200
I2C_SR1_AF = 0x400
I2C_SR1_OVR = 0x800
I2C_SR1_PECERR = 0x1000
I2C_SR1_TIMEOUT = 0x4000
I2C_SR1_SMBALERT = 0x8000
I2C_SR2_MSL = 0x1
I2C_SR2_BUSY = 0x2
I2C_SR2_TRA = 0x4
I2C_SR2_GENCALL = 0x10
I2C_SR2_SMBDEFAULT = 0x20
I2C_SR2_SMBHOST = 0x40
I2C_SR2_DUALF = 0x80
I2C_SR2_PEC = 0xFF00
I2C_CCR_CCR = 0xFFF
I2C_CCR_DUTY = 0x4000
I2C_CCR_FS = 0x8000
I2C_TRISE_TRISE = 0x3F
IWDG_KR_KEY = 0xFFFF
IWDG_PR_PR = 0x7
IWDG_PR_PR_0 = 0x1
IWDG_PR_PR_1 = 0x2
IWDG_PR_PR_2 = 0x4
IWDG_RLR_RL = 0xFFF
IWDG_SR_PVU = 0x1
IWDG_SR_RVU = 0x2
LCD_CR_LCDEN = 0x1
LCD_CR_VSEL = 0x2
LCD_CR_DUTY = 0x1C
LCD_CR_DUTY_0 = 0x4
LCD_CR_DUTY_1 = 0x8
LCD_CR_DUTY_2 = 0x10
LCD_CR_BIAS = 0x60
LCD_CR_BIAS_0 = 0x20
LCD_CR_BIAS_1 = 0x40
LCD_CR_MUX_SEG = 0x80
LCD_FCR_HD = 0x1
LCD_FCR_SOFIE = 0x2
LCD_FCR_UDDIE = 0x8
LCD_FCR_PON = 0x70
LCD_FCR_PON_0 = 0x10
LCD_FCR_PON_1 = 0x20
LCD_FCR_PON_2 = 0x40
LCD_FCR_DEAD = 0x380
LCD_FCR_DEAD_0 = 0x80
LCD_FCR_DEAD_1 = 0x100
LCD_FCR_DEAD_2 = 0x200
LCD_FCR_CC = 0x1C00
LCD_FCR_CC_0 = 0x400
LCD_FCR_CC_1 = 0x800
LCD_FCR_CC_2 = 0x1000
LCD_FCR_BLINKF = 0xE000
LCD_FCR_BLINKF_0 = 0x2000
LCD_FCR_BLINKF_1 = 0x4000
LCD_FCR_BLINKF_2 = 0x8000
LCD_FCR_BLINK = 0x30000
LCD_FCR_BLINK_0 = 0x10000
LCD_FCR_BLINK_1 = 0x20000
LCD_FCR_DIV = 0x3C0000
LCD_FCR_PS = 0x3C00000
LCD_SR_ENS = 0x1
LCD_SR_SOF = 0x2
LCD_SR_UDR = 0x4
LCD_SR_UDD = 0x8
LCD_SR_RDY = 0x10
LCD_SR_FCRSR = 0x20
LCD_CLR_SOFC = 0x2
LCD_CLR_UDDC = 0x8
LCD_RAM_SEGMENT_DATA = 0xFFFFFFFF
PWR_CR_LPSDSR = 0x1
PWR_CR_PDDS = 0x2
PWR_CR_CWUF = 0x4
PWR_CR_CSBF = 0x8
PWR_CR_PVDE = 0x10
PWR_CR_PLS = 0xE0
PWR_CR_PLS_0 = 0x20
PWR_CR_PLS_1 = 0x40
PWR_CR_PLS_2 = 0x80
PWR_CR_PLS_LEV0 = 0x0
PWR_CR_PLS_LEV1 = 0x20
PWR_CR_PLS_LEV2 = 0x40
PWR_CR_PLS_LEV3 = 0x60
PWR_CR_PLS_LEV4 = 0x80
PWR_CR_PLS_LEV5 = 0xA0
PWR_CR_PLS_LEV6 = 0xC0
PWR_CR_PLS_LEV7 = 0xE0
PWR_CR_DBP = 0x100
PWR_CR_ULP = 0x200
PWR_CR_FWU = 0x400
PWR_CR_VOS = 0x1800
PWR_CR_VOS_0 = 0x800
PWR_CR_VOS_1 = 0x1000
PWR_CR_LPRUN = 0x4000
PWR_CSR_WUF = 0x1
PWR_CSR_SBF = 0x2
PWR_CSR_PVDO = 0x4
PWR_CSR_VREFINTRDYF = 0x8
PWR_CSR_VOSF = 0x10
PWR_CSR_REGLPF = 0x20
PWR_CSR_EWUP1 = 0x100
PWR_CSR_EWUP2 = 0x200
PWR_CSR_EWUP3 = 0x400
RCC_CR_HSION = 0x1
RCC_CR_HSIRDY = 0x2
RCC_CR_MSION = 0x100
RCC_CR_MSIRDY = 0x200
RCC_CR_HSEON = 0x10000
RCC_CR_HSERDY = 0x20000
RCC_CR_HSEBYP = 0x40000
RCC_CR_PLLON = 0x1000000
RCC_CR_PLLRDY = 0x2000000
RCC_CR_CSSON = 0x10000000
RCC_CR_RTCPRE = 0x60000000
RCC_CR_RTCPRE_0 = 0x20000000
RCC_CR_RTCPRE_1 = 0x40000000
RCC_ICSCR_HSICAL = 0xFF
RCC_ICSCR_HSITRIM = 0x1F00
RCC_ICSCR_MSIRANGE = 0xE000
RCC_ICSCR_MSIRANGE_0 = 0x0
RCC_ICSCR_MSIRANGE_1 = 0x2000
RCC_ICSCR_MSIRANGE_2 = 0x4000
RCC_ICSCR_MSIRANGE_3 = 0x6000
RCC_ICSCR_MSIRANGE_4 = 0x8000
RCC_ICSCR_MSIRANGE_5 = 0xA000
RCC_ICSCR_MSIRANGE_6 = 0xC000
RCC_ICSCR_MSICAL = 0xFF0000
RCC_ICSCR_MSITRIM = 0xFF000000
RCC_CFGR_SW = 0x3
RCC_CFGR_SW_0 = 0x1
RCC_CFGR_SW_1 = 0x2
RCC_CFGR_SW_MSI = 0x0
RCC_CFGR_SW_HSI = 0x1
RCC_CFGR_SW_HSE = 0x2
RCC_CFGR_SW_PLL = 0x3
RCC_CFGR_SWS = 0xC
RCC_CFGR_SWS_0 = 0x4
RCC_CFGR_SWS_1 = 0x8
RCC_CFGR_SWS_MSI = 0x0
RCC_CFGR_SWS_HSI = 0x4
RCC_CFGR_SWS_HSE = 0x8
RCC_CFGR_SWS_PLL = 0xC
RCC_CFGR_HPRE = 0xF0
RCC_CFGR_HPRE_0 = 0x10
RCC_CFGR_HPRE_1 = 0x20
RCC_CFGR_HPRE_2 = 0x40
RCC_CFGR_HPRE_3 = 0x80
RCC_CFGR_HPRE_DIV1 = 0x0
RCC_CFGR_HPRE_DIV2 = 0x80
RCC_CFGR_HPRE_DIV4 = 0x90
RCC_CFGR_HPRE_DIV8 = 0xA0
RCC_CFGR_HPRE_DIV16 = 0xB0
RCC_CFGR_HPRE_DIV64 = 0xC0
RCC_CFGR_HPRE_DIV128 = 0xD0
RCC_CFGR_HPRE_DIV256 = 0xE0
RCC_CFGR_HPRE_DIV512 = 0xF0
RCC_CFGR_PPRE1 = 0x700
RCC_CFGR_PPRE1_0 = 0x100
RCC_CFGR_PPRE1_1 = 0x200
RCC_CFGR_PPRE1_2 = 0x400
RCC_CFGR_PPRE1_DIV1 = 0x0
RCC_CFGR_PPRE1_DIV2 = 0x400
RCC_CFGR_PPRE1_DIV4 = 0x500
RCC_CFGR_PPRE1_DIV8 = 0x600
RCC_CFGR_PPRE1_DIV16 = 0x700
RCC_CFGR_PPRE2 = 0x3800
RCC_CFGR_PPRE2_0 = 0x800
RCC_CFGR_PPRE2_1 = 0x1000
RCC_CFGR_PPRE2_2 = 0x2000
RCC_CFGR_PPRE2_DIV1 = 0x0
RCC_CFGR_PPRE2_DIV2 = 0x2000
RCC_CFGR_PPRE2_DIV4 = 0x2800
RCC_CFGR_PPRE2_DIV8 = 0x3000
RCC_CFGR_PPRE2_DIV16 = 0x3800
RCC_CFGR_PLLSRC = 0x10000
RCC_CFGR_PLLSRC_HSI = 0x0
RCC_CFGR_PLLSRC_HSE = 0x10000
RCC_CFGR_PLLMUL = 0x3C0000
RCC_CFGR_PLLMUL_0 = 0x40000
RCC_CFGR_PLLMUL_1 = 0x80000
RCC_CFGR_PLLMUL_2 = 0x100000
RCC_CFGR_PLLMUL_3 = 0x200000
RCC_CFGR_PLLMUL3 = 0x0
RCC_CFGR_PLLMUL4 = 0x40000
RCC_CFGR_PLLMUL6 = 0x80000
RCC_CFGR_PLLMUL8 = 0xC0000
RCC_CFGR_PLLMUL12 = 0x100000
RCC_CFGR_PLLMUL16 = 0x140000
RCC_CFGR_PLLMUL24 = 0x180000
RCC_CFGR_PLLMUL32 = 0x1C0000
RCC_CFGR_PLLMUL48 = 0x200000
RCC_CFGR_PLLDIV = 0xC00000
RCC_CFGR_PLLDIV_0 = 0x400000
RCC_CFGR_PLLDIV_1 = 0x800000
RCC_CFGR_PLLDIV1 = 0x0
RCC_CFGR_PLLDIV2 = 0x400000
RCC_CFGR_PLLDIV3 = 0x800000
RCC_CFGR_PLLDIV4 = 0xC00000
RCC_CFGR_MCOSEL = 0x7000000
RCC_CFGR_MCOSEL_0 = 0x1000000
RCC_CFGR_MCOSEL_1 = 0x2000000
RCC_CFGR_MCOSEL_2 = 0x4000000
RCC_CFGR_MCO_NOCLOCK = 0x0
RCC_CFGR_MCO_SYSCLK = 0x1000000
RCC_CFGR_MCO_HSI = 0x2000000
RCC_CFGR_MCO_MSI = 0x3000000
RCC_CFGR_MCO_HSE = 0x4000000
RCC_CFGR_MCO_PLL = 0x5000000
RCC_CFGR_MCO_LSI = 0x6000000
RCC_CFGR_MCO_LSE = 0x7000000
RCC_CFGR_MCOPRE = 0x70000000
RCC_CFGR_MCOPRE_0 = 0x10000000
RCC_CFGR_MCOPRE_1 = 0x20000000
RCC_CFGR_MCOPRE_2 = 0x40000000
RCC_CFGR_MCO_DIV1 = 0x0
RCC_CFGR_MCO_DIV2 = 0x10000000
RCC_CFGR_MCO_DIV4 = 0x20000000
RCC_CFGR_MCO_DIV8 = 0x30000000
RCC_CFGR_MCO_DIV16 = 0x40000000
RCC_CIR_LSIRDYF = 0x1
RCC_CIR_LSERDYF = 0x2
RCC_CIR_HSIRDYF = 0x4
RCC_CIR_HSERDYF = 0x8
RCC_CIR_PLLRDYF = 0x10
RCC_CIR_MSIRDYF = 0x20
RCC_CIR_LSECSS = 0x40
RCC_CIR_CSSF = 0x80
RCC_CIR_LSIRDYIE = 0x100
RCC_CIR_LSERDYIE = 0x200
RCC_CIR_HSIRDYIE = 0x400
RCC_CIR_HSERDYIE = 0x800
RCC_CIR_PLLRDYIE = 0x1000
RCC_CIR_MSIRDYIE = 0x2000
RCC_CIR_LSECSSIE = 0x4000
RCC_CIR_LSIRDYC = 0x10000
RCC_CIR_LSERDYC = 0x20000
RCC_CIR_HSIRDYC = 0x40000
RCC_CIR_HSERDYC = 0x80000
RCC_CIR_PLLRDYC = 0x100000
RCC_CIR_MSIRDYC = 0x200000
RCC_CIR_LSECSSC = 0x400000
RCC_CIR_CSSC = 0x800000
RCC_AHBRSTR_GPIOARST = 0x1
RCC_AHBRSTR_GPIOBRST = 0x2
RCC_AHBRSTR_GPIOCRST = 0x4
RCC_AHBRSTR_GPIODRST = 0x8
RCC_AHBRSTR_GPIOERST = 0x10
RCC_AHBRSTR_GPIOHRST = 0x20
RCC_AHBRSTR_GPIOFRST = 0x40
RCC_AHBRSTR_GPIOGRST = 0x80
RCC_AHBRSTR_CRCRST = 0x1000
RCC_AHBRSTR_FLITFRST = 0x8000
RCC_AHBRSTR_DMA1RST = 0x1000000
RCC_AHBRSTR_DMA2RST = 0x2000000
RCC_AHBRSTR_AESRST = 0x8000000
RCC_AHBRSTR_FSMCRST = 0x40000000
RCC_APB2RSTR_SYSCFGRST = 0x1
RCC_APB2RSTR_TIM9RST = 0x4
RCC_APB2RSTR_TIM10RST = 0x8
RCC_APB2RSTR_TIM11RST = 0x10
RCC_APB2RSTR_ADC1RST = 0x200
RCC_APB2RSTR_SDIORST = 0x800
RCC_APB2RSTR_SPI1RST = 0x1000
RCC_APB2RSTR_USART1RST = 0x4000
RCC_APB1RSTR_TIM2RST = 0x1
RCC_APB1RSTR_TIM3RST = 0x2
RCC_APB1RSTR_TIM4RST = 0x4
RCC_APB1RSTR_TIM5RST = 0x8
RCC_APB1RSTR_TIM6RST = 0x10
RCC_APB1RSTR_TIM7RST = 0x20
RCC_APB1RSTR_LCDRST = 0x200
RCC_APB1RSTR_WWDGRST = 0x800
RCC_APB1RSTR_SPI2RST = 0x4000
RCC_APB1RSTR_SPI3RST = 0x8000
RCC_APB1RSTR_USART2RST = 0x20000
RCC_APB1RSTR_USART3RST = 0x40000
RCC_APB1RSTR_UART4RST = 0x80000
RCC_APB1RSTR_UART5RST = 0x100000
RCC_APB1RSTR_I2C1RST = 0x200000
RCC_APB1RSTR_I2C2RST = 0x400000
RCC_APB1RSTR_USBRST = 0x800000
RCC_APB1RSTR_PWRRST = 0x10000000
RCC_APB1RSTR_DACRST = 0x20000000
RCC_APB1RSTR_COMPRST = 0x80000000
RCC_AHBENR_GPIOAEN = 0x1
RCC_AHBENR_GPIOBEN = 0x2
RCC_AHBENR_GPIOCEN = 0x4
RCC_AHBENR_GPIODEN = 0x8
RCC_AHBENR_GPIOEEN = 0x10
RCC_AHBENR_GPIOHEN = 0x20
RCC_AHBENR_GPIOFEN = 0x40
RCC_AHBENR_GPIOGEN = 0x80
RCC_AHBENR_CRCEN = 0x1000
RCC_AHBENR_FLITFEN = 0x8000
RCC_AHBENR_DMA1EN = 0x1000000
RCC_AHBENR_DMA2EN = 0x2000000
RCC_AHBENR_AESEN = 0x8000000
RCC_AHBENR_FSMCEN = 0x40000000
RCC_APB2ENR_SYSCFGEN = 0x1
RCC_APB2ENR_TIM9EN = 0x4
RCC_APB2ENR_TIM10EN = 0x8
RCC_APB2ENR_TIM11EN = 0x10
RCC_APB2ENR_ADC1EN = 0x200
RCC_APB2ENR_SDIOEN = 0x800
RCC_APB2ENR_SPI1EN = 0x1000
RCC_APB2ENR_USART1EN = 0x4000
RCC_APB1ENR_TIM2EN = 0x1
RCC_APB1ENR_TIM3EN = 0x2
RCC_APB1ENR_TIM4EN = 0x4
RCC_APB1ENR_TIM5EN = 0x8
RCC_APB1ENR_TIM6EN = 0x10
RCC_APB1ENR_TIM7EN = 0x20
RCC_APB1ENR_LCDEN = 0x200
RCC_APB1ENR_WWDGEN = 0x800
RCC_APB1ENR_SPI2EN = 0x4000
RCC_APB1ENR_SPI3EN = 0x8000
RCC_APB1ENR_USART2EN = 0x20000
RCC_APB1ENR_USART3EN = 0x40000
RCC_APB1ENR_UART4EN = 0x80000
RCC_APB1ENR_UART5EN = 0x100000
RCC_APB1ENR_I2C1EN = 0x200000
RCC_APB1ENR_I2C2EN = 0x400000
RCC_APB1ENR_USBEN = 0x800000
RCC_APB1ENR_PWREN = 0x10000000
RCC_APB1ENR_DACEN = 0x20000000
RCC_APB1ENR_COMPEN = 0x80000000
RCC_AHBLPENR_GPIOALPEN = 0x1
RCC_AHBLPENR_GPIOBLPEN = 0x2
RCC_AHBLPENR_GPIOCLPEN = 0x4
RCC_AHBLPENR_GPIODLPEN = 0x8
RCC_AHBLPENR_GPIOELPEN = 0x10
RCC_AHBLPENR_GPIOHLPEN = 0x20
RCC_AHBLPENR_GPIOFLPEN = 0x40
RCC_AHBLPENR_GPIOGLPEN = 0x80
RCC_AHBLPENR_CRCLPEN = 0x1000
RCC_AHBLPENR_FLITFLPEN = 0x8000
RCC_AHBLPENR_SRAMLPEN = 0x10000
RCC_AHBLPENR_DMA1LPEN = 0x1000000
RCC_AHBLPENR_DMA2LPEN = 0x2000000
RCC_AHBLPENR_AESLPEN = 0x8000000
RCC_AHBLPENR_FSMCLPEN = 0x40000000
RCC_APB2LPENR_SYSCFGLPEN = 0x1
RCC_APB2LPENR_TIM9LPEN = 0x4
RCC_APB2LPENR_TIM10LPEN = 0x8
RCC_APB2LPENR_TIM11LPEN = 0x10
RCC_APB2LPENR_ADC1LPEN = 0x200
RCC_APB2LPENR_SDIOLPEN = 0x800
RCC_APB2LPENR_SPI1LPEN = 0x1000
RCC_APB2LPENR_USART1LPEN = 0x4000
RCC_APB1LPENR_TIM2LPEN = 0x1
RCC_APB1LPENR_TIM3LPEN = 0x2
RCC_APB1LPENR_TIM4LPEN = 0x4
RCC_APB1LPENR_TIM5LPEN = 0x8
RCC_APB1LPENR_TIM6LPEN = 0x10
RCC_APB1LPENR_TIM7LPEN = 0x20
RCC_APB1LPENR_LCDLPEN = 0x200
RCC_APB1LPENR_WWDGLPEN = 0x800
RCC_APB1LPENR_SPI2LPEN = 0x4000
RCC_APB1LPENR_SPI3LPEN = 0x8000
RCC_APB1LPENR_USART2LPEN = 0x20000
RCC_APB1LPENR_USART3LPEN = 0x40000
RCC_APB1LPENR_UART4LPEN = 0x80000
RCC_APB1LPENR_UART5LPEN = 0x100000
RCC_APB1LPENR_I2C1LPEN = 0x200000
RCC_APB1LPENR_I2C2LPEN = 0x400000
RCC_APB1LPENR_USBLPEN = 0x800000
RCC_APB1LPENR_PWRLPEN = 0x10000000
RCC_APB1LPENR_DACLPEN = 0x20000000
RCC_APB1LPENR_COMPLPEN = 0x80000000
RCC_CSR_LSION = 0x1
RCC_CSR_LSIRDY = 0x2
RCC_CSR_LSEON = 0x100
RCC_CSR_LSERDY = 0x200
RCC_CSR_LSEBYP = 0x400
RCC_CSR_LSECSSON = 0x800
RCC_CSR_LSECSSD = 0x1000
RCC_CSR_RTCSEL = 0x30000
RCC_CSR_RTCSEL_0 = 0x10000
RCC_CSR_RTCSEL_1 = 0x20000
RCC_CSR_RTCSEL_NOCLOCK = 0x0
RCC_CSR_RTCSEL_LSE = 0x10000
RCC_CSR_RTCSEL_LSI = 0x20000
RCC_CSR_RTCSEL_HSE = 0x30000
RCC_CSR_RTCEN = 0x400000
RCC_CSR_RTCRST = 0x800000
RCC_CSR_RMVF = 0x1000000
RCC_CSR_OBLRSTF = 0x2000000
RCC_CSR_PINRSTF = 0x4000000
RCC_CSR_PORRSTF = 0x8000000
RCC_CSR_SFTRSTF = 0x10000000
RCC_CSR_IWDGRSTF = 0x20000000
RCC_CSR_WWDGRSTF = 0x40000000
RCC_CSR_LPWRRSTF = 0x80000000
RTC_TR_PM = 0x400000
RTC_TR_HT = 0x300000
RTC_TR_HT_0 = 0x100000
RTC_TR_HT_1 = 0x200000
RTC_TR_HU = 0xF0000
RTC_TR_HU_0 = 0x10000
RTC_TR_HU_1 = 0x20000
RTC_TR_HU_2 = 0x40000
RTC_TR_HU_3 = 0x80000
RTC_TR_MNT = 0x7000
RTC_TR_MNT_0 = 0x1000
RTC_TR_MNT_1 = 0x2000
RTC_TR_MNT_2 = 0x4000
RTC_TR_MNU = 0xF00
RTC_TR_MNU_0 = 0x100
RTC_TR_MNU_1 = 0x200
RTC_TR_MNU_2 = 0x400
RTC_TR_MNU_3 = 0x800
RTC_TR_ST = 0x70
RTC_TR_ST_0 = 0x10
RTC_TR_ST_1 = 0x20
RTC_TR_ST_2 = 0x40
RTC_TR_SU = 0xF
RTC_TR_SU_0 = 0x1
RTC_TR_SU_1 = 0x2
RTC_TR_SU_2 = 0x4
RTC_TR_SU_3 = 0x8
RTC_DR_YT = 0xF00000
RTC_DR_YT_0 = 0x100000
RTC_DR_YT_1 = 0x200000
RTC_DR_YT_2 = 0x400000
RTC_DR_YT_3 = 0x800000
RTC_DR_YU = 0xF0000
RTC_DR_YU_0 = 0x10000
RTC_DR_YU_1 = 0x20000
RTC_DR_YU_2 = 0x40000
RTC_DR_YU_3 = 0x80000
RTC_DR_WDU = 0xE000
RTC_DR_WDU_0 = 0x2000
RTC_DR_WDU_1 = 0x4000
RTC_DR_WDU_2 = 0x8000
RTC_DR_MT = 0x1000
RTC_DR_MU = 0xF00
RTC_DR_MU_0 = 0x100
RTC_DR_MU_1 = 0x200
RTC_DR_MU_2 = 0x400
RTC_DR_MU_3 = 0x800
RTC_DR_DT = 0x30
RTC_DR_DT_0 = 0x10
RTC_DR_DT_1 = 0x20
RTC_DR_DU = 0xF
RTC_DR_DU_0 = 0x1
RTC_DR_DU_1 = 0x2
RTC_DR_DU_2 = 0x4
RTC_DR_DU_3 = 0x8
RTC_CR_COE = 0x800000
RTC_CR_OSEL = 0x600000
RTC_CR_OSEL_0 = 0x200000
RTC_CR_OSEL_1 = 0x400000
RTC_CR_POL = 0x100000
RTC_CR_COSEL = 0x80000
RTC_CR_BCK = 0x40000
RTC_CR_SUB1H = 0x20000
RTC_CR_ADD1H = 0x10000
RTC_CR_TSIE = 0x8000
RTC_CR_WUTIE = 0x4000
RTC_CR_ALRBIE = 0x2000
RTC_CR_ALRAIE = 0x1000
RTC_CR_TSE = 0x800
RTC_CR_WUTE = 0x400
RTC_CR_ALRBE = 0x200
RTC_CR_ALRAE = 0x100
RTC_CR_DCE = 0x80
RTC_CR_FMT = 0x40
RTC_CR_BYPSHAD = 0x20
RTC_CR_REFCKON = 0x10
RTC_CR_TSEDGE = 0x8
RTC_CR_WUCKSEL = 0x7
RTC_CR_WUCKSEL_0 = 0x1
RTC_CR_WUCKSEL_1 = 0x2
RTC_CR_WUCKSEL_2 = 0x4
RTC_ISR_RECALPF = 0x10000
RTC_ISR_TAMP3F = 0x8000
RTC_ISR_TAMP2F = 0x4000
RTC_ISR_TAMP1F = 0x2000
RTC_ISR_TSOVF = 0x1000
RTC_ISR_TSF = 0x800
RTC_ISR_WUTF = 0x400
RTC_ISR_ALRBF = 0x200
RTC_ISR_ALRAF = 0x100
RTC_ISR_INIT = 0x80
RTC_ISR_INITF = 0x40
RTC_ISR_RSF = 0x20
RTC_ISR_INITS = 0x10
RTC_ISR_SHPF = 0x8
RTC_ISR_WUTWF = 0x4
RTC_ISR_ALRBWF = 0x2
RTC_ISR_ALRAWF = 0x1
RTC_PRER_PREDIV_A = 0x7F0000
RTC_PRER_PREDIV_S = 0x7FFF
RTC_WUTR_WUT = 0xFFFF
RTC_CALIBR_DCS = 0x80
RTC_CALIBR_DC = 0x1F
RTC_ALRMAR_MSK4 = 0x80000000
RTC_ALRMAR_WDSEL = 0x40000000
RTC_ALRMAR_DT = 0x30000000
RTC_ALRMAR_DT_0 = 0x10000000
RTC_ALRMAR_DT_1 = 0x20000000
RTC_ALRMAR_DU = 0xF000000
RTC_ALRMAR_DU_0 = 0x1000000
RTC_ALRMAR_DU_1 = 0x2000000
RTC_ALRMAR_DU_2 = 0x4000000
RTC_ALRMAR_DU_3 = 0x8000000
RTC_ALRMAR_MSK3 = 0x800000
RTC_ALRMAR_PM = 0x400000
RTC_ALRMAR_HT = 0x300000
RTC_ALRMAR_HT_0 = 0x100000
RTC_ALRMAR_HT_1 = 0x200000
RTC_ALRMAR_HU = 0xF0000
RTC_ALRMAR_HU_0 = 0x10000
RTC_ALRMAR_HU_1 = 0x20000
RTC_ALRMAR_HU_2 = 0x40000
RTC_ALRMAR_HU_3 = 0x80000
RTC_ALRMAR_MSK2 = 0x8000
RTC_ALRMAR_MNT = 0x7000
RTC_ALRMAR_MNT_0 = 0x1000
RTC_ALRMAR_MNT_1 = 0x2000
RTC_ALRMAR_MNT_2 = 0x4000
RTC_ALRMAR_MNU = 0xF00
RTC_ALRMAR_MNU_0 = 0x100
RTC_ALRMAR_MNU_1 = 0x200
RTC_ALRMAR_MNU_2 = 0x400
RTC_ALRMAR_MNU_3 = 0x800
RTC_ALRMAR_MSK1 = 0x80
RTC_ALRMAR_ST = 0x70
RTC_ALRMAR_ST_0 = 0x10
RTC_ALRMAR_ST_1 = 0x20
RTC_ALRMAR_ST_2 = 0x40
RTC_ALRMAR_SU = 0xF
RTC_ALRMAR_SU_0 = 0x1
RTC_ALRMAR_SU_1 = 0x2
RTC_ALRMAR_SU_2 = 0x4
RTC_ALRMAR_SU_3 = 0x8
RTC_ALRMBR_MSK4 = 0x80000000
RTC_ALRMBR_WDSEL = 0x40000000
RTC_ALRMBR_DT = 0x30000000
RTC_ALRMBR_DT_0 = 0x10000000
RTC_ALRMBR_DT_1 = 0x20000000
RTC_ALRMBR_DU = 0xF000000
RTC_ALRMBR_DU_0 = 0x1000000
RTC_ALRMBR_DU_1 = 0x2000000
RTC_ALRMBR_DU_2 = 0x4000000
RTC_ALRMBR_DU_3 = 0x8000000
RTC_ALRMBR_MSK3 = 0x800000
RTC_ALRMBR_PM = 0x400000
RTC_ALRMBR_HT = 0x300000
RTC_ALRMBR_HT_0 = 0x100000
RTC_ALRMBR_HT_1 = 0x200000
RTC_ALRMBR_HU = 0xF0000
RTC_ALRMBR_HU_0 = 0x10000
RTC_ALRMBR_HU_1 = 0x20000
RTC_ALRMBR_HU_2 = 0x40000
RTC_ALRMBR_HU_3 = 0x80000
RTC_ALRMBR_MSK2 = 0x8000
RTC_ALRMBR_MNT = 0x7000
RTC_ALRMBR_MNT_0 = 0x1000
RTC_ALRMBR_MNT_1 = 0x2000
RTC_ALRMBR_MNT_2 = 0x4000
RTC_ALRMBR_MNU = 0xF00
RTC_ALRMBR_MNU_0 = 0x100
RTC_ALRMBR_MNU_1 = 0x200
RTC_ALRMBR_MNU_2 = 0x400
RTC_ALRMBR_MNU_3 = 0x800
RTC_ALRMBR_MSK1 = 0x80
RTC_ALRMBR_ST = 0x70
RTC_ALRMBR_ST_0 = 0x10
RTC_ALRMBR_ST_1 = 0x20
RTC_ALRMBR_ST_2 = 0x40
RTC_ALRMBR_SU = 0xF
RTC_ALRMBR_SU_0 = 0x1
RTC_ALRMBR_SU_1 = 0x2
RTC_ALRMBR_SU_2 = 0x4
RTC_ALRMBR_SU_3 = 0x8
RTC_WPR_KEY = 0xFF
RTC_SSR_SS = 0xFFFF
RTC_SHIFTR_SUBFS = 0x7FFF
RTC_SHIFTR_ADD1S = 0x80000000
RTC_TSTR_PM = 0x400000
RTC_TSTR_HT = 0x300000
RTC_TSTR_HT_0 = 0x100000
RTC_TSTR_HT_1 = 0x200000
RTC_TSTR_HU = 0xF0000
RTC_TSTR_HU_0 = 0x10000
RTC_TSTR_HU_1 = 0x20000
RTC_TSTR_HU_2 = 0x40000
RTC_TSTR_HU_3 = 0x80000
RTC_TSTR_MNT = 0x7000
RTC_TSTR_MNT_0 = 0x1000
RTC_TSTR_MNT_1 = 0x2000
RTC_TSTR_MNT_2 = 0x4000
RTC_TSTR_MNU = 0xF00
RTC_TSTR_MNU_0 = 0x100
RTC_TSTR_MNU_1 = 0x200
RTC_TSTR_MNU_2 = 0x400
RTC_TSTR_MNU_3 = 0x800
RTC_TSTR_ST = 0x70
RTC_TSTR_ST_0 = 0x10
RTC_TSTR_ST_1 = 0x20
RTC_TSTR_ST_2 = 0x40
RTC_TSTR_SU = 0xF
RTC_TSTR_SU_0 = 0x1
RTC_TSTR_SU_1 = 0x2
RTC_TSTR_SU_2 = 0x4
RTC_TSTR_SU_3 = 0x8
RTC_TSDR_WDU = 0xE000
RTC_TSDR_WDU_0 = 0x2000
RTC_TSDR_WDU_1 = 0x4000
RTC_TSDR_WDU_2 = 0x8000
RTC_TSDR_MT = 0x1000
RTC_TSDR_MU = 0xF00
RTC_TSDR_MU_0 = 0x100
RTC_TSDR_MU_1 = 0x200
RTC_TSDR_MU_2 = 0x400
RTC_TSDR_MU_3 = 0x800
RTC_TSDR_DT = 0x30
RTC_TSDR_DT_0 = 0x10
RTC_TSDR_DT_1 = 0x20
RTC_TSDR_DU = 0xF
RTC_TSDR_DU_0 = 0x1
RTC_TSDR_DU_1 = 0x2
RTC_TSDR_DU_2 = 0x4
RTC_TSDR_DU_3 = 0x8
RTC_TSSSR_SS = 0xFFFF
RTC_CALR_CALP = 0x8000
RTC_CALR_CALW8 = 0x4000
RTC_CALR_CALW16 = 0x2000
RTC_CALR_CALM = 0x1FF
RTC_CALR_CALM_0 = 0x1
RTC_CALR_CALM_1 = 0x2
RTC_CALR_CALM_2 = 0x4
RTC_CALR_CALM_3 = 0x8
RTC_CALR_CALM_4 = 0x10
RTC_CALR_CALM_5 = 0x20
RTC_CALR_CALM_6 = 0x40
RTC_CALR_CALM_7 = 0x80
RTC_CALR_CALM_8 = 0x100
RTC_TAFCR_ALARMOUTTYPE = 0x40000
RTC_TAFCR_TAMPPUDIS = 0x8000
RTC_TAFCR_TAMPPRCH = 0x6000
RTC_TAFCR_TAMPPRCH_0 = 0x2000
RTC_TAFCR_TAMPPRCH_1 = 0x4000
RTC_TAFCR_TAMPFLT = 0x1800
RTC_TAFCR_TAMPFLT_0 = 0x800
RTC_TAFCR_TAMPFLT_1 = 0x1000
RTC_TAFCR_TAMPFREQ = 0x700
RTC_TAFCR_TAMPFREQ_0 = 0x100
RTC_TAFCR_TAMPFREQ_1 = 0x200
RTC_TAFCR_TAMPFREQ_2 = 0x400
RTC_TAFCR_TAMPTS = 0x80
RTC_TAFCR_TAMP3TRG = 0x40
RTC_TAFCR_TAMP3E = 0x20
RTC_TAFCR_TAMP2TRG = 0x10
RTC_TAFCR_TAMP2E = 0x8
RTC_TAFCR_TAMPIE = 0x4
RTC_TAFCR_TAMP1TRG = 0x2
RTC_TAFCR_TAMP1E = 0x1
RTC_ALRMASSR_MASKSS = 0xF000000
RTC_ALRMASSR_MASKSS_0 = 0x1000000
RTC_ALRMASSR_MASKSS_1 = 0x2000000
RTC_ALRMASSR_MASKSS_2 = 0x4000000
RTC_ALRMASSR_MASKSS_3 = 0x8000000
RTC_ALRMASSR_SS = 0x7FFF
RTC_ALRMBSSR_MASKSS = 0xF000000
RTC_ALRMBSSR_MASKSS_0 = 0x1000000
RTC_ALRMBSSR_MASKSS_1 = 0x2000000
RTC_ALRMBSSR_MASKSS_2 = 0x4000000
RTC_ALRMBSSR_MASKSS_3 = 0x8000000
RTC_ALRMBSSR_SS = 0x7FFF
RTC_BKP0R = 0xFFFFFFFF
RTC_BKP1R = 0xFFFFFFFF
RTC_BKP2R = 0xFFFFFFFF
RTC_BKP3R = 0xFFFFFFFF
RTC_BKP4R = 0xFFFFFFFF
RTC_BKP5R = 0xFFFFFFFF
RTC_BKP6R = 0xFFFFFFFF
RTC_BKP7R = 0xFFFFFFFF
RTC_BKP8R = 0xFFFFFFFF
RTC_BKP9R = 0xFFFFFFFF
RTC_BKP10R = 0xFFFFFFFF
RTC_BKP11R = 0xFFFFFFFF
RTC_BKP12R = 0xFFFFFFFF
RTC_BKP13R = 0xFFFFFFFF
RTC_BKP14R = 0xFFFFFFFF
RTC_BKP15R = 0xFFFFFFFF
RTC_BKP16R = 0xFFFFFFFF
RTC_BKP17R = 0xFFFFFFFF
RTC_BKP18R = 0xFFFFFFFF
RTC_BKP19R = 0xFFFFFFFF
RTC_BKP20R = 0xFFFFFFFF
RTC_BKP21R = 0xFFFFFFFF
RTC_BKP22R = 0xFFFFFFFF
RTC_BKP23R = 0xFFFFFFFF
RTC_BKP24R = 0xFFFFFFFF
RTC_BKP25R = 0xFFFFFFFF
RTC_BKP26R = 0xFFFFFFFF
RTC_BKP27R = 0xFFFFFFFF
RTC_BKP28R = 0xFFFFFFFF
RTC_BKP29R = 0xFFFFFFFF
RTC_BKP30R = 0xFFFFFFFF
RTC_BKP31R = 0xFFFFFFFF
SDIO_POWER_PWRCTRL = 0x3
SDIO_POWER_PWRCTRL_0 = 0x1
SDIO_POWER_PWRCTRL_1 = 0x2
SDIO_CLKCR_CLKDIV = 0xFF
SDIO_CLKCR_CLKEN = 0x100
SDIO_CLKCR_PWRSAV = 0x200
SDIO_CLKCR_BYPASS = 0x400
SDIO_CLKCR_WIDBUS = 0x1800
SDIO_CLKCR_WIDBUS_0 = 0x800
SDIO_CLKCR_WIDBUS_1 = 0x1000
SDIO_CLKCR_NEGEDGE = 0x2000
SDIO_CLKCR_HWFC_EN = 0x4000
SDIO_ARG_CMDARG = 0xFFFFFFFF
SDIO_CMD_CMDINDEX = 0x3F
SDIO_CMD_WAITRESP = 0xC0
SDIO_CMD_WAITRESP_0 = 0x40
SDIO_CMD_WAITRESP_1 = 0x80
SDIO_CMD_WAITINT = 0x100
SDIO_CMD_WAITPEND = 0x200
SDIO_CMD_CPSMEN = 0x400
SDIO_CMD_SDIOSUSPEND = 0x800
SDIO_CMD_ENCMDCOMPL = 0x1000
SDIO_CMD_NIEN = 0x2000
SDIO_CMD_CEATACMD = 0x4000
SDIO_RESPCMD_RESPCMD = 0x3F
SDIO_RESP0_CARDSTATUS0 = 0xFFFFFFFF
SDIO_RESP1_CARDSTATUS1 = 0xFFFFFFFF
SDIO_RESP2_CARDSTATUS2 = 0xFFFFFFFF
SDIO_RESP3_CARDSTATUS3 = 0xFFFFFFFF
SDIO_RESP4_CARDSTATUS4 = 0xFFFFFFFF
SDIO_DTIMER_DATATIME = 0xFFFFFFFF
SDIO_DLEN_DATALENGTH = 0x1FFFFFF
SDIO_DCTRL_DTEN = 0x1
SDIO_DCTRL_DTDIR = 0x2
SDIO_DCTRL_DTMODE = 0x4
SDIO_DCTRL_DMAEN = 0x8
SDIO_DCTRL_DBLOCKSIZE = 0xF0
SDIO_DCTRL_DBLOCKSIZE_0 = 0x10
SDIO_DCTRL_DBLOCKSIZE_1 = 0x20
SDIO_DCTRL_DBLOCKSIZE_2 = 0x40
SDIO_DCTRL_DBLOCKSIZE_3 = 0x80
SDIO_DCTRL_RWSTART = 0x100
SDIO_DCTRL_RWSTOP = 0x200
SDIO_DCTRL_RWMOD = 0x400
SDIO_DCTRL_SDIOEN = 0x800
SDIO_DCOUNT_DATACOUNT = 0x1FFFFFF
SDIO_STA_CCRCFAIL = 0x1
SDIO_STA_DCRCFAIL = 0x2
SDIO_STA_CTIMEOUT = 0x4
SDIO_STA_DTIMEOUT = 0x8
SDIO_STA_TXUNDERR = 0x10
SDIO_STA_RXOVERR = 0x20
SDIO_STA_CMDREND = 0x40
SDIO_STA_CMDSENT = 0x80
SDIO_STA_DATAEND = 0x100
SDIO_STA_STBITERR = 0x200
SDIO_STA_DBCKEND = 0x400
SDIO_STA_CMDACT = 0x800
SDIO_STA_TXACT = 0x1000
SDIO_STA_RXACT = 0x2000
SDIO_STA_TXFIFOHE = 0x4000
SDIO_STA_RXFIFOHF = 0x8000
SDIO_STA_TXFIFOF = 0x10000
SDIO_STA_RXFIFOF = 0x20000
SDIO_STA_TXFIFOE = 0x40000
SDIO_STA_RXFIFOE = 0x80000
SDIO_STA_TXDAVL = 0x100000
SDIO_STA_RXDAVL = 0x200000
SDIO_STA_SDIOIT = 0x400000
SDIO_STA_CEATAEND = 0x800000
SDIO_ICR_CCRCFAILC = 0x1
SDIO_ICR_DCRCFAILC = 0x2
SDIO_ICR_CTIMEOUTC = 0x4
SDIO_ICR_DTIMEOUTC = 0x8
SDIO_ICR_TXUNDERRC = 0x10
SDIO_ICR_RXOVERRC = 0x20
SDIO_ICR_CMDRENDC = 0x40
SDIO_ICR_CMDSENTC = 0x80
SDIO_ICR_DATAENDC = 0x100
SDIO_ICR_STBITERRC = 0x200
SDIO_ICR_DBCKENDC = 0x400
SDIO_ICR_SDIOITC = 0x400000
SDIO_ICR_CEATAENDC = 0x800000
SDIO_MASK_CCRCFAILIE = 0x1
SDIO_MASK_DCRCFAILIE = 0x2
SDIO_MASK_CTIMEOUTIE = 0x4
SDIO_MASK_DTIMEOUTIE = 0x8
SDIO_MASK_TXUNDERRIE = 0x10
SDIO_MASK_RXOVERRIE = 0x20
SDIO_MASK_CMDRENDIE = 0x40
SDIO_MASK_CMDSENTIE = 0x80
SDIO_MASK_DATAENDIE = 0x100
SDIO_MASK_STBITERRIE = 0x200
SDIO_MASK_DBCKENDIE = 0x400
SDIO_MASK_CMDACTIE = 0x800
SDIO_MASK_TXACTIE = 0x1000
SDIO_MASK_RXACTIE = 0x2000
SDIO_MASK_TXFIFOHEIE = 0x4000
SDIO_MASK_RXFIFOHFIE = 0x8000
SDIO_MASK_TXFIFOFIE = 0x10000
SDIO_MASK_RXFIFOFIE = 0x20000
SDIO_MASK_TXFIFOEIE = 0x40000
SDIO_MASK_RXFIFOEIE = 0x80000
SDIO_MASK_TXDAVLIE = 0x100000
SDIO_MASK_RXDAVLIE = 0x200000
SDIO_MASK_SDIOITIE = 0x400000
SDIO_MASK_CEATAENDIE = 0x800000
SDIO_FIFOCNT_FIFOCOUNT = 0xFFFFFF
SDIO_FIFO_FIFODATA = 0xFFFFFFFF
SPI_CR1_CPHA = 0x1
SPI_CR1_CPOL = 0x2
SPI_CR1_MSTR = 0x4
SPI_CR1_BR = 0x38
SPI_CR1_BR_0 = 0x8
SPI_CR1_BR_1 = 0x10
SPI_CR1_BR_2 = 0x20
SPI_CR1_SPE = 0x40
SPI_CR1_LSBFIRST = 0x80
SPI_CR1_SSI = 0x100
SPI_CR1_SSM = 0x200
SPI_CR1_RXONLY = 0x400
SPI_CR1_DFF = 0x800
SPI_CR1_CRCNEXT = 0x1000
SPI_CR1_CRCEN = 0x2000
SPI_CR1_BIDIOE = 0x4000
SPI_CR1_BIDIMODE = 0x8000
SPI_CR2_RXDMAEN = 0x1
SPI_CR2_TXDMAEN = 0x2
SPI_CR2_SSOE = 0x4
SPI_CR2_FRF = 0x8
SPI_CR2_ERRIE = 0x20
SPI_CR2_RXNEIE = 0x40
SPI_CR2_TXEIE = 0x80
SPI_SR_RXNE = 0x1
SPI_SR_TXE = 0x2
SPI_SR_CHSIDE = 0x4
SPI_SR_UDR = 0x8
SPI_SR_CRCERR = 0x10
SPI_SR_MODF = 0x20
SPI_SR_OVR = 0x40
SPI_SR_BSY = 0x80
SPI_DR_DR = 0xFFFF
SPI_CRCPR_CRCPOLY = 0xFFFF
SPI_RXCRCR_RXCRC = 0xFFFF
SPI_TXCRCR_TXCRC = 0xFFFF
SPI_I2SCFGR_CHLEN = 0x1
SPI_I2SCFGR_DATLEN = 0x6
SPI_I2SCFGR_DATLEN_0 = 0x2
SPI_I2SCFGR_DATLEN_1 = 0x4
SPI_I2SCFGR_CKPOL = 0x8
SPI_I2SCFGR_I2SSTD = 0x30
SPI_I2SCFGR_I2SSTD_0 = 0x10
SPI_I2SCFGR_I2SSTD_1 = 0x20
SPI_I2SCFGR_PCMSYNC = 0x80
SPI_I2SCFGR_I2SCFG = 0x300
SPI_I2SCFGR_I2SCFG_0 = 0x100
SPI_I2SCFGR_I2SCFG_1 = 0x200
SPI_I2SCFGR_I2SE = 0x400
SPI_I2SCFGR_I2SMOD = 0x800
SPI_I2SPR_I2SDIV = 0xFF
SPI_I2SPR_ODD = 0x100
SPI_I2SPR_MCKOE = 0x200
SYSCFG_MEMRMP_MEM_MODE = 0x3
SYSCFG_MEMRMP_MEM_MODE_0 = 0x1
SYSCFG_MEMRMP_MEM_MODE_1 = 0x2
SYSCFG_MEMRMP_BOOT_MODE = 0x300
SYSCFG_MEMRMP_BOOT_MODE_0 = 0x100
SYSCFG_MEMRMP_BOOT_MODE_1 = 0x200
SYSCFG_PMC_USB_PU = 0x1
SYSCFG_EXTICR1_EXTI0 = 0xF
SYSCFG_EXTICR1_EXTI1 = 0xF0
SYSCFG_EXTICR1_EXTI2 = 0xF00
SYSCFG_EXTICR1_EXTI3 = 0xF000
SYSCFG_EXTICR1_EXTI0_PA = 0x0
SYSCFG_EXTICR1_EXTI0_PB = 0x1
SYSCFG_EXTICR1_EXTI0_PC = 0x2
SYSCFG_EXTICR1_EXTI0_PD = 0x3
SYSCFG_EXTICR1_EXTI0_PE = 0x4
SYSCFG_EXTICR1_EXTI0_PH = 0x5
SYSCFG_EXTICR1_EXTI0_PF = 0x6
SYSCFG_EXTICR1_EXTI0_PG = 0x7
SYSCFG_EXTICR1_EXTI1_PA = 0x0
SYSCFG_EXTICR1_EXTI1_PB = 0x10
SYSCFG_EXTICR1_EXTI1_PC = 0x20
SYSCFG_EXTICR1_EXTI1_PD = 0x30
SYSCFG_EXTICR1_EXTI1_PE = 0x40
SYSCFG_EXTICR1_EXTI1_PH = 0x50
SYSCFG_EXTICR1_EXTI1_PF = 0x60
SYSCFG_EXTICR1_EXTI1_PG = 0x70
SYSCFG_EXTICR1_EXTI2_PA = 0x0
SYSCFG_EXTICR1_EXTI2_PB = 0x100
SYSCFG_EXTICR1_EXTI2_PC = 0x200
SYSCFG_EXTICR1_EXTI2_PD = 0x300
SYSCFG_EXTICR1_EXTI2_PE = 0x400
SYSCFG_EXTICR1_EXTI2_PH = 0x500
SYSCFG_EXTICR1_EXTI2_PF = 0x600
SYSCFG_EXTICR1_EXTI2_PG = 0x700
SYSCFG_EXTICR1_EXTI3_PA = 0x0
SYSCFG_EXTICR1_EXTI3_PB = 0x1000
SYSCFG_EXTICR1_EXTI3_PC = 0x2000
SYSCFG_EXTICR1_EXTI3_PD = 0x3000
SYSCFG_EXTICR1_EXTI3_PE = 0x4000
SYSCFG_EXTICR1_EXTI3_PF = 0x3000
SYSCFG_EXTICR1_EXTI3_PG = 0x4000
SYSCFG_EXTICR2_EXTI4 = 0xF
SYSCFG_EXTICR2_EXTI5 = 0xF0
SYSCFG_EXTICR2_EXTI6 = 0xF00
SYSCFG_EXTICR2_EXTI7 = 0xF000
SYSCFG_EXTICR2_EXTI4_PA = 0x0
SYSCFG_EXTICR2_EXTI4_PB = 0x1
SYSCFG_EXTICR2_EXTI4_PC = 0x2
SYSCFG_EXTICR2_EXTI4_PD = 0x3
SYSCFG_EXTICR2_EXTI4_PE = 0x4
SYSCFG_EXTICR2_EXTI4_PF = 0x6
SYSCFG_EXTICR2_EXTI4_PG = 0x7
SYSCFG_EXTICR2_EXTI5_PA = 0x0
SYSCFG_EXTICR2_EXTI5_PB = 0x10
SYSCFG_EXTICR2_EXTI5_PC = 0x20
SYSCFG_EXTICR2_EXTI5_PD = 0x30
SYSCFG_EXTICR2_EXTI5_PE = 0x40
SYSCFG_EXTICR2_EXTI5_PF = 0x60
SYSCFG_EXTICR2_EXTI5_PG = 0x70
SYSCFG_EXTICR2_EXTI6_PA = 0x0
SYSCFG_EXTICR2_EXTI6_PB = 0x100
SYSCFG_EXTICR2_EXTI6_PC = 0x200
SYSCFG_EXTICR2_EXTI6_PD = 0x300
SYSCFG_EXTICR2_EXTI6_PE = 0x400
SYSCFG_EXTICR2_EXTI6_PF = 0x600
SYSCFG_EXTICR2_EXTI6_PG = 0x700
SYSCFG_EXTICR2_EXTI7_PA = 0x0
SYSCFG_EXTICR2_EXTI7_PB = 0x1000
SYSCFG_EXTICR2_EXTI7_PC = 0x2000
SYSCFG_EXTICR2_EXTI7_PD = 0x3000
SYSCFG_EXTICR2_EXTI7_PE = 0x4000
SYSCFG_EXTICR2_EXTI7_PF = 0x6000
SYSCFG_EXTICR2_EXTI7_PG = 0x7000
SYSCFG_EXTICR3_EXTI8 = 0xF
SYSCFG_EXTICR3_EXTI9 = 0xF0
SYSCFG_EXTICR3_EXTI10 = 0xF00
SYSCFG_EXTICR3_EXTI11 = 0xF000
SYSCFG_EXTICR3_EXTI8_PA = 0x0
SYSCFG_EXTICR3_EXTI8_PB = 0x1
SYSCFG_EXTICR3_EXTI8_PC = 0x2
SYSCFG_EXTICR3_EXTI8_PD = 0x3
SYSCFG_EXTICR3_EXTI8_PE = 0x4
SYSCFG_EXTICR3_EXTI8_PF = 0x6
SYSCFG_EXTICR3_EXTI8_PG = 0x7
SYSCFG_EXTICR3_EXTI9_PA = 0x0
SYSCFG_EXTICR3_EXTI9_PB = 0x10
SYSCFG_EXTICR3_EXTI9_PC = 0x20
SYSCFG_EXTICR3_EXTI9_PD = 0x30
SYSCFG_EXTICR3_EXTI9_PE = 0x40
SYSCFG_EXTICR3_EXTI9_PF = 0x60
SYSCFG_EXTICR3_EXTI9_PG = 0x70
SYSCFG_EXTICR3_EXTI10_PA = 0x0
SYSCFG_EXTICR3_EXTI10_PB = 0x100
SYSCFG_EXTICR3_EXTI10_PC = 0x200
SYSCFG_EXTICR3_EXTI10_PD = 0x300
SYSCFG_EXTICR3_EXTI10_PE = 0x400
SYSCFG_EXTICR3_EXTI10_PF = 0x600
SYSCFG_EXTICR3_EXTI10_PG = 0x700
SYSCFG_EXTICR3_EXTI11_PA = 0x0
SYSCFG_EXTICR3_EXTI11_PB = 0x1000
SYSCFG_EXTICR3_EXTI11_PC = 0x2000
SYSCFG_EXTICR3_EXTI11_PD = 0x3000
SYSCFG_EXTICR3_EXTI11_PE = 0x4000
SYSCFG_EXTICR3_EXTI11_PF = 0x6000
SYSCFG_EXTICR3_EXTI11_PG = 0x7000
SYSCFG_EXTICR4_EXTI12 = 0xF
SYSCFG_EXTICR4_EXTI13 = 0xF0
SYSCFG_EXTICR4_EXTI14 = 0xF00
SYSCFG_EXTICR4_EXTI15 = 0xF000
SYSCFG_EXTICR4_EXTI12_PA = 0x0
SYSCFG_EXTICR4_EXTI12_PB = 0x1
SYSCFG_EXTICR4_EXTI12_PC = 0x2
SYSCFG_EXTICR4_EXTI12_PD = 0x3
SYSCFG_EXTICR4_EXTI12_PE = 0x4
SYSCFG_EXTICR4_EXTI12_PF = 0x6
SYSCFG_EXTICR4_EXTI12_PG = 0x7
SYSCFG_EXTICR4_EXTI13_PA = 0x0
SYSCFG_EXTICR4_EXTI13_PB = 0x10
SYSCFG_EXTICR4_EXTI13_PC = 0x20
SYSCFG_EXTICR4_EXTI13_PD = 0x30
SYSCFG_EXTICR4_EXTI13_PE = 0x40
SYSCFG_EXTICR4_EXTI13_PF = 0x60
SYSCFG_EXTICR4_EXTI13_PG = 0x70
SYSCFG_EXTICR4_EXTI14_PA = 0x0
SYSCFG_EXTICR4_EXTI14_PB = 0x100
SYSCFG_EXTICR4_EXTI14_PC = 0x200
SYSCFG_EXTICR4_EXTI14_PD = 0x300
SYSCFG_EXTICR4_EXTI14_PE = 0x400
SYSCFG_EXTICR4_EXTI14_PF = 0x600
SYSCFG_EXTICR4_EXTI14_PG = 0x700
SYSCFG_EXTICR4_EXTI15_PA = 0x0
SYSCFG_EXTICR4_EXTI15_PB = 0x1000
SYSCFG_EXTICR4_EXTI15_PC = 0x2000
SYSCFG_EXTICR4_EXTI15_PD = 0x3000
SYSCFG_EXTICR4_EXTI15_PE = 0x4000
SYSCFG_EXTICR4_EXTI15_PF = 0x6000
SYSCFG_EXTICR4_EXTI15_PG = 0x7000
RI_ICR_IC1Z = 0xF
RI_ICR_IC1Z_0 = 0x1
RI_ICR_IC1Z_1 = 0x2
RI_ICR_IC1Z_2 = 0x4
RI_ICR_IC1Z_3 = 0x8
RI_ICR_IC2Z = 0xF0
RI_ICR_IC2Z_0 = 0x10
RI_ICR_IC2Z_1 = 0x20
RI_ICR_IC2Z_2 = 0x40
RI_ICR_IC2Z_3 = 0x80
RI_ICR_IC3Z = 0xF00
RI_ICR_IC3Z_0 = 0x100
RI_ICR_IC3Z_1 = 0x200
RI_ICR_IC3Z_2 = 0x400
RI_ICR_IC3Z_3 = 0x800
RI_ICR_IC4Z = 0xF000
RI_ICR_IC4Z_0 = 0x1000
RI_ICR_IC4Z_1 = 0x2000
RI_ICR_IC4Z_2 = 0x4000
RI_ICR_IC4Z_3 = 0x8000
RI_ICR_TIM = 0x30000
RI_ICR_TIM_0 = 0x10000
RI_ICR_TIM_1 = 0x20000
RI_ICR_IC1 = 0x40000
RI_ICR_IC2 = 0x80000
RI_ICR_IC3 = 0x100000
RI_ICR_IC4 = 0x200000
RI_ASCR1_CH = 0x3FCFFFF
RI_ASCR1_CH_0 = 0x1
RI_ASCR1_CH_1 = 0x2
RI_ASCR1_CH_2 = 0x4
RI_ASCR1_CH_3 = 0x8
RI_ASCR1_CH_4 = 0x10
RI_ASCR1_CH_5 = 0x20
RI_ASCR1_CH_6 = 0x40
RI_ASCR1_CH_7 = 0x80
RI_ASCR1_CH_8 = 0x100
RI_ASCR1_CH_9 = 0x200
RI_ASCR1_CH_10 = 0x400
RI_ASCR1_CH_11 = 0x800
RI_ASCR1_CH_12 = 0x1000
RI_ASCR1_CH_13 = 0x2000
RI_ASCR1_CH_14 = 0x4000
RI_ASCR1_CH_15 = 0x8000
RI_ASCR1_CH_31 = 0x10000
RI_ASCR1_CH_18 = 0x40000
RI_ASCR1_CH_19 = 0x80000
RI_ASCR1_CH_20 = 0x100000
RI_ASCR1_CH_21 = 0x200000
RI_ASCR1_CH_22 = 0x400000
RI_ASCR1_CH_23 = 0x800000
RI_ASCR1_CH_24 = 0x1000000
RI_ASCR1_CH_25 = 0x2000000
RI_ASCR1_VCOMP = 0x4000000
RI_ASCR1_CH_27 = 0x400000
RI_ASCR1_CH_28 = 0x800000
RI_ASCR1_CH_29 = 0x1000000
RI_ASCR1_CH_30 = 0x2000000
RI_ASCR1_SCM = 0x80000000
RI_ASCR2_GR10_1 = 0x1
RI_ASCR2_GR10_2 = 0x2
RI_ASCR2_GR10_3 = 0x4
RI_ASCR2_GR10_4 = 0x8
RI_ASCR2_GR6_1 = 0x10
RI_ASCR2_GR6_2 = 0x20
RI_ASCR2_GR5_1 = 0x40
RI_ASCR2_GR5_2 = 0x80
RI_ASCR2_GR5_3 = 0x100
RI_ASCR2_GR4_1 = 0x200
RI_ASCR2_GR4_2 = 0x400
RI_ASCR2_GR4_3 = 0x800
RI_ASCR2_GR4_4 = 0x8000
RI_ASCR2_CH0b = 0x10000
RI_ASCR2_CH1b = 0x20000
RI_ASCR2_CH2b = 0x40000
RI_ASCR2_CH3b = 0x80000
RI_ASCR2_CH6b = 0x100000
RI_ASCR2_CH7b = 0x200000
RI_ASCR2_CH8b = 0x400000
RI_ASCR2_CH9b = 0x800000
RI_ASCR2_CH10b = 0x1000000
RI_ASCR2_CH11b = 0x2000000
RI_ASCR2_CH12b = 0x4000000
RI_ASCR2_GR6_3 = 0x8000000
RI_ASCR2_GR6_4 = 0x10000000
RI_ASCR2_GR5_4 = 0x20000000
RI_HYSCR1_PA = 0xFFFF
RI_HYSCR1_PA_0 = 0x1
RI_HYSCR1_PA_1 = 0x2
RI_HYSCR1_PA_2 = 0x4
RI_HYSCR1_PA_3 = 0x8
RI_HYSCR1_PA_4 = 0x10
RI_HYSCR1_PA_5 = 0x20
RI_HYSCR1_PA_6 = 0x40
RI_HYSCR1_PA_7 = 0x80
RI_HYSCR1_PA_8 = 0x100
RI_HYSCR1_PA_9 = 0x200
RI_HYSCR1_PA_10 = 0x400
RI_HYSCR1_PA_11 = 0x800
RI_HYSCR1_PA_12 = 0x1000
RI_HYSCR1_PA_13 = 0x2000
RI_HYSCR1_PA_14 = 0x4000
RI_HYSCR1_PA_15 = 0x8000
RI_HYSCR1_PB = 0xFFFF0000
RI_HYSCR1_PB_0 = 0x10000
RI_HYSCR1_PB_1 = 0x20000
RI_HYSCR1_PB_2 = 0x40000
RI_HYSCR1_PB_3 = 0x80000
RI_HYSCR1_PB_4 = 0x100000
RI_HYSCR1_PB_5 = 0x200000
RI_HYSCR1_PB_6 = 0x400000
RI_HYSCR1_PB_7 = 0x800000
RI_HYSCR1_PB_8 = 0x1000000
RI_HYSCR1_PB_9 = 0x2000000
RI_HYSCR1_PB_10 = 0x4000000
RI_HYSCR1_PB_11 = 0x8000000
RI_HYSCR1_PB_12 = 0x10000000
RI_HYSCR1_PB_13 = 0x20000000
RI_HYSCR1_PB_14 = 0x40000000
RI_HYSCR1_PB_15 = 0x80000000
RI_HYSCR2_PC = 0xFFFF
RI_HYSCR2_PC_0 = 0x1
RI_HYSCR2_PC_1 = 0x2
RI_HYSCR2_PC_2 = 0x4
RI_HYSCR2_PC_3 = 0x8
RI_HYSCR2_PC_4 = 0x10
RI_HYSCR2_PC_5 = 0x20
RI_HYSCR2_PC_6 = 0x40
RI_HYSCR2_PC_7 = 0x80
RI_HYSCR2_PC_8 = 0x100
RI_HYSCR2_PC_9 = 0x200
RI_HYSCR2_PC_10 = 0x400
RI_HYSCR2_PC_11 = 0x800
RI_HYSCR2_PC_12 = 0x1000
RI_HYSCR2_PC_13 = 0x2000
RI_HYSCR2_PC_14 = 0x4000
RI_HYSCR2_PC_15 = 0x8000
RI_HYSCR2_PD = 0xFFFF0000
RI_HYSCR2_PD_0 = 0x10000
RI_HYSCR2_PD_1 = 0x20000
RI_HYSCR2_PD_2 = 0x40000
RI_HYSCR2_PD_3 = 0x80000
RI_HYSCR2_PD_4 = 0x100000
RI_HYSCR2_PD_5 = 0x200000
RI_HYSCR2_PD_6 = 0x400000
RI_HYSCR2_PD_7 = 0x800000
RI_HYSCR2_PD_8 = 0x1000000
RI_HYSCR2_PD_9 = 0x2000000
RI_HYSCR2_PD_10 = 0x4000000
RI_HYSCR2_PD_11 = 0x8000000
RI_HYSCR2_PD_12 = 0x10000000
RI_HYSCR2_PD_13 = 0x20000000
RI_HYSCR2_PD_14 = 0x40000000
RI_HYSCR2_PD_15 = 0x80000000
RI_HYSCR2_PE = 0xFFFF
RI_HYSCR2_PE_0 = 0x1
RI_HYSCR2_PE_1 = 0x2
RI_HYSCR2_PE_2 = 0x4
RI_HYSCR2_PE_3 = 0x8
RI_HYSCR2_PE_4 = 0x10
RI_HYSCR2_PE_5 = 0x20
RI_HYSCR2_PE_6 = 0x40
RI_HYSCR2_PE_7 = 0x80
RI_HYSCR2_PE_8 = 0x100
RI_HYSCR2_PE_9 = 0x200
RI_HYSCR2_PE_10 = 0x400
RI_HYSCR2_PE_11 = 0x800
RI_HYSCR2_PE_12 = 0x1000
RI_HYSCR2_PE_13 = 0x2000
RI_HYSCR2_PE_14 = 0x4000
RI_HYSCR2_PE_15 = 0x8000
RI_HYSCR3_PF = 0xFFFF0000
RI_HYSCR3_PF_0 = 0x10000
RI_HYSCR3_PF_1 = 0x20000
RI_HYSCR3_PF_2 = 0x40000
RI_HYSCR3_PF_3 = 0x80000
RI_HYSCR3_PF_4 = 0x100000
RI_HYSCR3_PF_5 = 0x200000
RI_HYSCR3_PF_6 = 0x400000
RI_HYSCR3_PF_7 = 0x800000
RI_HYSCR3_PF_8 = 0x1000000
RI_HYSCR3_PF_9 = 0x2000000
RI_HYSCR3_PF_10 = 0x4000000
RI_HYSCR3_PF_11 = 0x8000000
RI_HYSCR3_PF_12 = 0x10000000
RI_HYSCR3_PF_13 = 0x20000000
RI_HYSCR3_PF_14 = 0x40000000
RI_HYSCR3_PF_15 = 0x80000000
RI_HYSCR4_PG = 0xFFFF
RI_HYSCR4_PG_0 = 0x1
RI_HYSCR4_PG_1 = 0x2
RI_HYSCR4_PG_2 = 0x4
RI_HYSCR4_PG_3 = 0x8
RI_HYSCR4_PG_4 = 0x10
RI_HYSCR4_PG_5 = 0x20
RI_HYSCR4_PG_6 = 0x40
RI_HYSCR4_PG_7 = 0x80
RI_HYSCR4_PG_8 = 0x100
RI_HYSCR4_PG_9 = 0x200
RI_HYSCR4_PG_10 = 0x400
RI_HYSCR4_PG_11 = 0x800
RI_HYSCR4_PG_12 = 0x1000
RI_HYSCR4_PG_13 = 0x2000
RI_HYSCR4_PG_14 = 0x4000
RI_HYSCR4_PG_15 = 0x8000
RI_ASMR1_PA = 0xFFFF
RI_ASMR1_PA_0 = 0x1
RI_ASMR1_PA_1 = 0x2
RI_ASMR1_PA_2 = 0x4
RI_ASMR1_PA_3 = 0x8
RI_ASMR1_PA_4 = 0x10
RI_ASMR1_PA_5 = 0x20
RI_ASMR1_PA_6 = 0x40
RI_ASMR1_PA_7 = 0x80
RI_ASMR1_PA_8 = 0x100
RI_ASMR1_PA_9 = 0x200
RI_ASMR1_PA_10 = 0x400
RI_ASMR1_PA_11 = 0x800
RI_ASMR1_PA_12 = 0x1000
RI_ASMR1_PA_13 = 0x2000
RI_ASMR1_PA_14 = 0x4000
RI_ASMR1_PA_15 = 0x8000
RI_CMR1_PA = 0xFFFF
RI_CMR1_PA_0 = 0x1
RI_CMR1_PA_1 = 0x2
RI_CMR1_PA_2 = 0x4
RI_CMR1_PA_3 = 0x8
RI_CMR1_PA_4 = 0x10
RI_CMR1_PA_5 = 0x20
RI_CMR1_PA_6 = 0x40
RI_CMR1_PA_7 = 0x80
RI_CMR1_PA_8 = 0x100
RI_CMR1_PA_9 = 0x200
RI_CMR1_PA_10 = 0x400
RI_CMR1_PA_11 = 0x800
RI_CMR1_PA_12 = 0x1000
RI_CMR1_PA_13 = 0x2000
RI_CMR1_PA_14 = 0x4000
RI_CMR1_PA_15 = 0x8000
RI_CICR1_PA = 0xFFFF
RI_CICR1_PA_0 = 0x1
RI_CICR1_PA_1 = 0x2
RI_CICR1_PA_2 = 0x4
RI_CICR1_PA_3 = 0x8
RI_CICR1_PA_4 = 0x10
RI_CICR1_PA_5 = 0x20
RI_CICR1_PA_6 = 0x40
RI_CICR1_PA_7 = 0x80
RI_CICR1_PA_8 = 0x100
RI_CICR1_PA_9 = 0x200
RI_CICR1_PA_10 = 0x400
RI_CICR1_PA_11 = 0x800
RI_CICR1_PA_12 = 0x1000
RI_CICR1_PA_13 = 0x2000
RI_CICR1_PA_14 = 0x4000
RI_CICR1_PA_15 = 0x8000
RI_ASMR2_PB = 0xFFFF
RI_ASMR2_PB_0 = 0x1
RI_ASMR2_PB_1 = 0x2
RI_ASMR2_PB_2 = 0x4
RI_ASMR2_PB_3 = 0x8
RI_ASMR2_PB_4 = 0x10
RI_ASMR2_PB_5 = 0x20
RI_ASMR2_PB_6 = 0x40
RI_ASMR2_PB_7 = 0x80
RI_ASMR2_PB_8 = 0x100
RI_ASMR2_PB_9 = 0x200
RI_ASMR2_PB_10 = 0x400
RI_ASMR2_PB_11 = 0x800
RI_ASMR2_PB_12 = 0x1000
RI_ASMR2_PB_13 = 0x2000
RI_ASMR2_PB_14 = 0x4000
RI_ASMR2_PB_15 = 0x8000
RI_CMR2_PB = 0xFFFF
RI_CMR2_PB_0 = 0x1
RI_CMR2_PB_1 = 0x2
RI_CMR2_PB_2 = 0x4
RI_CMR2_PB_3 = 0x8
RI_CMR2_PB_4 = 0x10
RI_CMR2_PB_5 = 0x20
RI_CMR2_PB_6 = 0x40
RI_CMR2_PB_7 = 0x80
RI_CMR2_PB_8 = 0x100
RI_CMR2_PB_9 = 0x200
RI_CMR2_PB_10 = 0x400
RI_CMR2_PB_11 = 0x800
RI_CMR2_PB_12 = 0x1000
RI_CMR2_PB_13 = 0x2000
RI_CMR2_PB_14 = 0x4000
RI_CMR2_PB_15 = 0x8000
RI_CICR2_PB = 0xFFFF
RI_CICR2_PB_0 = 0x1
RI_CICR2_PB_1 = 0x2
RI_CICR2_PB_2 = 0x4
RI_CICR2_PB_3 = 0x8
RI_CICR2_PB_4 = 0x10
RI_CICR2_PB_5 = 0x20
RI_CICR2_PB_6 = 0x40
RI_CICR2_PB_7 = 0x80
RI_CICR2_PB_8 = 0x100
RI_CICR2_PB_9 = 0x200
RI_CICR2_PB_10 = 0x400
RI_CICR2_PB_11 = 0x800
RI_CICR2_PB_12 = 0x1000
RI_CICR2_PB_13 = 0x2000
RI_CICR2_PB_14 = 0x4000
RI_CICR2_PB_15 = 0x8000
RI_ASMR3_PC = 0xFFFF
RI_ASMR3_PC_0 = 0x1
RI_ASMR3_PC_1 = 0x2
RI_ASMR3_PC_2 = 0x4
RI_ASMR3_PC_3 = 0x8
RI_ASMR3_PC_4 = 0x10
RI_ASMR3_PC_5 = 0x20
RI_ASMR3_PC_6 = 0x40
RI_ASMR3_PC_7 = 0x80
RI_ASMR3_PC_8 = 0x100
RI_ASMR3_PC_9 = 0x200
RI_ASMR3_PC_10 = 0x400
RI_ASMR3_PC_11 = 0x800
RI_ASMR3_PC_12 = 0x1000
RI_ASMR3_PC_13 = 0x2000
RI_ASMR3_PC_14 = 0x4000
RI_ASMR3_PC_15 = 0x8000
RI_CMR3_PC = 0xFFFF
RI_CMR3_PC_0 = 0x1
RI_CMR3_PC_1 = 0x2
RI_CMR3_PC_2 = 0x4
RI_CMR3_PC_3 = 0x8
RI_CMR3_PC_4 = 0x10
RI_CMR3_PC_5 = 0x20
RI_CMR3_PC_6 = 0x40
RI_CMR3_PC_7 = 0x80
RI_CMR3_PC_8 = 0x100
RI_CMR3_PC_9 = 0x200
RI_CMR3_PC_10 = 0x400
RI_CMR3_PC_11 = 0x800
RI_CMR3_PC_12 = 0x1000
RI_CMR3_PC_13 = 0x2000
RI_CMR3_PC_14 = 0x4000
RI_CMR3_PC_15 = 0x8000
RI_CICR3_PC = 0xFFFF
RI_CICR3_PC_0 = 0x1
RI_CICR3_PC_1 = 0x2
RI_CICR3_PC_2 = 0x4
RI_CICR3_PC_3 = 0x8
RI_CICR3_PC_4 = 0x10
RI_CICR3_PC_5 = 0x20
RI_CICR3_PC_6 = 0x40
RI_CICR3_PC_7 = 0x80
RI_CICR3_PC_8 = 0x100
RI_CICR3_PC_9 = 0x200
RI_CICR3_PC_10 = 0x400
RI_CICR3_PC_11 = 0x800
RI_CICR3_PC_12 = 0x1000
RI_CICR3_PC_13 = 0x2000
RI_CICR3_PC_14 = 0x4000
RI_CICR3_PC_15 = 0x8000
RI_ASMR4_PF = 0xFFFF
RI_ASMR4_PF_0 = 0x1
RI_ASMR4_PF_1 = 0x2
RI_ASMR4_PF_2 = 0x4
RI_ASMR4_PF_3 = 0x8
RI_ASMR4_PF_4 = 0x10
RI_ASMR4_PF_5 = 0x20
RI_ASMR4_PF_6 = 0x40
RI_ASMR4_PF_7 = 0x80
RI_ASMR4_PF_8 = 0x100
RI_ASMR4_PF_9 = 0x200
RI_ASMR4_PF_10 = 0x400
RI_ASMR4_PF_11 = 0x800
RI_ASMR4_PF_12 = 0x1000
RI_ASMR4_PF_13 = 0x2000
RI_ASMR4_PF_14 = 0x4000
RI_ASMR4_PF_15 = 0x8000
RI_CMR4_PF = 0xFFFF
RI_CMR4_PF_0 = 0x1
RI_CMR4_PF_1 = 0x2
RI_CMR4_PF_2 = 0x4
RI_CMR4_PF_3 = 0x8
RI_CMR4_PF_4 = 0x10
RI_CMR4_PF_5 = 0x20
RI_CMR4_PF_6 = 0x40
RI_CMR4_PF_7 = 0x80
RI_CMR4_PF_8 = 0x100
RI_CMR4_PF_9 = 0x200
RI_CMR4_PF_10 = 0x400
RI_CMR4_PF_11 = 0x800
RI_CMR4_PF_12 = 0x1000
RI_CMR4_PF_13 = 0x2000
RI_CMR4_PF_14 = 0x4000
RI_CMR4_PF_15 = 0x8000
RI_CICR4_PF = 0xFFFF
RI_CICR4_PF_0 = 0x1
RI_CICR4_PF_1 = 0x2
RI_CICR4_PF_2 = 0x4
RI_CICR4_PF_3 = 0x8
RI_CICR4_PF_4 = 0x10
RI_CICR4_PF_5 = 0x20
RI_CICR4_PF_6 = 0x40
RI_CICR4_PF_7 = 0x80
RI_CICR4_PF_8 = 0x100
RI_CICR4_PF_9 = 0x200
RI_CICR4_PF_10 = 0x400
RI_CICR4_PF_11 = 0x800
RI_CICR4_PF_12 = 0x1000
RI_CICR4_PF_13 = 0x2000
RI_CICR4_PF_14 = 0x4000
RI_CICR4_PF_15 = 0x8000
RI_ASMR5_PG = 0xFFFF
RI_ASMR5_PG_0 = 0x1
RI_ASMR5_PG_1 = 0x2
RI_ASMR5_PG_2 = 0x4
RI_ASMR5_PG_3 = 0x8
RI_ASMR5_PG_4 = 0x10
RI_ASMR5_PG_5 = 0x20
RI_ASMR5_PG_6 = 0x40
RI_ASMR5_PG_7 = 0x80
RI_ASMR5_PG_8 = 0x100
RI_ASMR5_PG_9 = 0x200
RI_ASMR5_PG_10 = 0x400
RI_ASMR5_PG_11 = 0x800
RI_ASMR5_PG_12 = 0x1000
RI_ASMR5_PG_13 = 0x2000
RI_ASMR5_PG_14 = 0x4000
RI_ASMR5_PG_15 = 0x8000
RI_CMR5_PG = 0xFFFF
RI_CMR5_PG_0 = 0x1
RI_CMR5_PG_1 = 0x2
RI_CMR5_PG_2 = 0x4
RI_CMR5_PG_3 = 0x8
RI_CMR5_PG_4 = 0x10
RI_CMR5_PG_5 = 0x20
RI_CMR5_PG_6 = 0x40
RI_CMR5_PG_7 = 0x80
RI_CMR5_PG_8 = 0x100
RI_CMR5_PG_9 = 0x200
RI_CMR5_PG_10 = 0x400
RI_CMR5_PG_11 = 0x800
RI_CMR5_PG_12 = 0x1000
RI_CMR5_PG_13 = 0x2000
RI_CMR5_PG_14 = 0x4000
RI_CMR5_PG_15 = 0x8000
RI_CICR5_PG = 0xFFFF
RI_CICR5_PG_0 = 0x1
RI_CICR5_PG_1 = 0x2
RI_CICR5_PG_2 = 0x4
RI_CICR5_PG_3 = 0x8
RI_CICR5_PG_4 = 0x10
RI_CICR5_PG_5 = 0x20
RI_CICR5_PG_6 = 0x40
RI_CICR5_PG_7 = 0x80
RI_CICR5_PG_8 = 0x100
RI_CICR5_PG_9 = 0x200
RI_CICR5_PG_10 = 0x400
RI_CICR5_PG_11 = 0x800
RI_CICR5_PG_12 = 0x1000
RI_CICR5_PG_13 = 0x2000
RI_CICR5_PG_14 = 0x4000
RI_CICR5_PG_15 = 0x8000
TIM_CR1_CEN = 0x1
TIM_CR1_UDIS = 0x2
TIM_CR1_URS = 0x4
TIM_CR1_OPM = 0x8
TIM_CR1_DIR = 0x10
TIM_CR1_CMS = 0x60
TIM_CR1_CMS_0 = 0x20
TIM_CR1_CMS_1 = 0x40
TIM_CR1_ARPE = 0x80
TIM_CR1_CKD = 0x300
TIM_CR1_CKD_0 = 0x100
TIM_CR1_CKD_1 = 0x200
TIM_CR2_CCDS = 0x8
TIM_CR2_MMS = 0x70
TIM_CR2_MMS_0 = 0x10
TIM_CR2_MMS_1 = 0x20
TIM_CR2_MMS_2 = 0x40
TIM_CR2_TI1S = 0x80
TIM_SMCR_SMS = 0x7
TIM_SMCR_SMS_0 = 0x1
TIM_SMCR_SMS_1 = 0x2
TIM_SMCR_SMS_2 = 0x4
TIM_SMCR_OCCS = 0x8
TIM_SMCR_TS = 0x70
TIM_SMCR_TS_0 = 0x10
TIM_SMCR_TS_1 = 0x20
TIM_SMCR_TS_2 = 0x40
TIM_SMCR_MSM = 0x80
TIM_SMCR_ETF = 0xF00
TIM_SMCR_ETF_0 = 0x100
TIM_SMCR_ETF_1 = 0x200
TIM_SMCR_ETF_2 = 0x400
TIM_SMCR_ETF_3 = 0x800
TIM_SMCR_ETPS = 0x3000
TIM_SMCR_ETPS_0 = 0x1000
TIM_SMCR_ETPS_1 = 0x2000
TIM_SMCR_ECE = 0x4000
TIM_SMCR_ETP = 0x8000
TIM_DIER_UIE = 0x1
TIM_DIER_CC1IE = 0x2
TIM_DIER_CC2IE = 0x4
TIM_DIER_CC3IE = 0x8
TIM_DIER_CC4IE = 0x10
TIM_DIER_TIE = 0x40
TIM_DIER_UDE = 0x100
TIM_DIER_CC1DE = 0x200
TIM_DIER_CC2DE = 0x400
TIM_DIER_CC3DE = 0x800
TIM_DIER_CC4DE = 0x1000
TIM_DIER_TDE = 0x4000
TIM_SR_UIF = 0x1
TIM_SR_CC1IF = 0x2
TIM_SR_CC2IF = 0x4
TIM_SR_CC3IF = 0x8
TIM_SR_CC4IF = 0x10
TIM_SR_TIF = 0x40
TIM_SR_CC1OF = 0x200
TIM_SR_CC2OF = 0x400
TIM_SR_CC3OF = 0x800
TIM_SR_CC4OF = 0x1000
TIM_EGR_UG = 0x1
TIM_EGR_CC1G = 0x2
TIM_EGR_CC2G = 0x4
TIM_EGR_CC3G = 0x8
TIM_EGR_CC4G = 0x10
TIM_EGR_TG = 0x40
TIM_CCMR1_CC1S = 0x3
TIM_CCMR1_CC1S_0 = 0x1
TIM_CCMR1_CC1S_1 = 0x2
TIM_CCMR1_OC1FE = 0x4
TIM_CCMR1_OC1PE = 0x8
TIM_CCMR1_OC1M = 0x70
TIM_CCMR1_OC1M_0 = 0x10
TIM_CCMR1_OC1M_1 = 0x20
TIM_CCMR1_OC1M_2 = 0x40
TIM_CCMR1_OC1CE = 0x80
TIM_CCMR1_CC2S = 0x300
TIM_CCMR1_CC2S_0 = 0x100
TIM_CCMR1_CC2S_1 = 0x200
TIM_CCMR1_OC2FE = 0x400
TIM_CCMR1_OC2PE = 0x800
TIM_CCMR1_OC2M = 0x7000
TIM_CCMR1_OC2M_0 = 0x1000
TIM_CCMR1_OC2M_1 = 0x2000
TIM_CCMR1_OC2M_2 = 0x4000
TIM_CCMR1_OC2CE = 0x8000
TIM_CCMR1_IC1PSC = 0xC
TIM_CCMR1_IC1PSC_0 = 0x4
TIM_CCMR1_IC1PSC_1 = 0x8
TIM_CCMR1_IC1F = 0xF0
TIM_CCMR1_IC1F_0 = 0x10
TIM_CCMR1_IC1F_1 = 0x20
TIM_CCMR1_IC1F_2 = 0x40
TIM_CCMR1_IC1F_3 = 0x80
TIM_CCMR1_IC2PSC = 0xC00
TIM_CCMR1_IC2PSC_0 = 0x400
TIM_CCMR1_IC2PSC_1 = 0x800
TIM_CCMR1_IC2F = 0xF000
TIM_CCMR1_IC2F_0 = 0x1000
TIM_CCMR1_IC2F_1 = 0x2000
TIM_CCMR1_IC2F_2 = 0x4000
TIM_CCMR1_IC2F_3 = 0x8000
TIM_CCMR2_CC3S = 0x3
TIM_CCMR2_CC3S_0 = 0x1
TIM_CCMR2_CC3S_1 = 0x2
TIM_CCMR2_OC3FE = 0x4
TIM_CCMR2_OC3PE = 0x8
TIM_CCMR2_OC3M = 0x70
TIM_CCMR2_OC3M_0 = 0x10
TIM_CCMR2_OC3M_1 = 0x20
TIM_CCMR2_OC3M_2 = 0x40
TIM_CCMR2_OC3CE = 0x80
TIM_CCMR2_CC4S = 0x300
TIM_CCMR2_CC4S_0 = 0x100
TIM_CCMR2_CC4S_1 = 0x200
TIM_CCMR2_OC4FE = 0x400
TIM_CCMR2_OC4PE = 0x800
TIM_CCMR2_OC4M = 0x7000
TIM_CCMR2_OC4M_0 = 0x1000
TIM_CCMR2_OC4M_1 = 0x2000
TIM_CCMR2_OC4M_2 = 0x4000
TIM_CCMR2_OC4CE = 0x8000
TIM_CCMR2_IC3PSC = 0xC
TIM_CCMR2_IC3PSC_0 = 0x4
TIM_CCMR2_IC3PSC_1 = 0x8
TIM_CCMR2_IC3F = 0xF0
TIM_CCMR2_IC3F_0 = 0x10
TIM_CCMR2_IC3F_1 = 0x20
TIM_CCMR2_IC3F_2 = 0x40
TIM_CCMR2_IC3F_3 = 0x80
TIM_CCMR2_IC4PSC = 0xC00
TIM_CCMR2_IC4PSC_0 = 0x400
TIM_CCMR2_IC4PSC_1 = 0x800
TIM_CCMR2_IC4F = 0xF000
TIM_CCMR2_IC4F_0 = 0x1000
TIM_CCMR2_IC4F_1 = 0x2000
TIM_CCMR2_IC4F_2 = 0x4000
TIM_CCMR2_IC4F_3 = 0x8000
TIM_CCER_CC1E = 0x1
TIM_CCER_CC1P = 0x2
TIM_CCER_CC1NP = 0x8
TIM_CCER_CC2E = 0x10
TIM_CCER_CC2P = 0x20
TIM_CCER_CC2NP = 0x80
TIM_CCER_CC3E = 0x100
TIM_CCER_CC3P = 0x200
TIM_CCER_CC3NP = 0x800
TIM_CCER_CC4E = 0x1000
TIM_CCER_CC4P = 0x2000
TIM_CCER_CC4NP = 0x8000
TIM_CNT_CNT = 0xFFFF
TIM_PSC_PSC = 0xFFFF
TIM_ARR_ARR = 0xFFFF
TIM_CCR1_CCR1 = 0xFFFF
TIM_CCR2_CCR2 = 0xFFFF
TIM_CCR3_CCR3 = 0xFFFF
TIM_CCR4_CCR4 = 0xFFFF
TIM_DCR_DBA = 0x1F
TIM_DCR_DBA_0 = 0x1
TIM_DCR_DBA_1 = 0x2
TIM_DCR_DBA_2 = 0x4
TIM_DCR_DBA_3 = 0x8
TIM_DCR_DBA_4 = 0x10
TIM_DCR_DBL = 0x1F00
TIM_DCR_DBL_0 = 0x100
TIM_DCR_DBL_1 = 0x200
TIM_DCR_DBL_2 = 0x400
TIM_DCR_DBL_3 = 0x800
TIM_DCR_DBL_4 = 0x1000
TIM_DMAR_DMAB = 0xFFFF
TIM_OR_TI1RMP = 0x3
TIM_OR_TI1RMP_0 = 0x1
TIM_OR_TI1RMP_1 = 0x2
USART_SR_PE = 0x1
USART_SR_FE = 0x2
USART_SR_NE = 0x4
USART_SR_ORE = 0x8
USART_SR_IDLE = 0x10
USART_SR_RXNE = 0x20
USART_SR_TC = 0x40
USART_SR_TXE = 0x80
USART_SR_LBD = 0x100
USART_SR_CTS = 0x200
USART_DR_DR = 0x1FF
USART_BRR_DIV_FRACTION = 0xF
USART_BRR_DIV_MANTISSA = 0xFFF0
USART_CR1_SBK = 0x1
USART_CR1_RWU = 0x2
USART_CR1_RE = 0x4
USART_CR1_TE = 0x8
USART_CR1_IDLEIE = 0x10
USART_CR1_RXNEIE = 0x20
USART_CR1_TCIE = 0x40
USART_CR1_TXEIE = 0x80
USART_CR1_PEIE = 0x100
USART_CR1_PS = 0x200
USART_CR1_PCE = 0x400
USART_CR1_WAKE = 0x800
USART_CR1_M = 0x1000
USART_CR1_UE = 0x2000
USART_CR1_OVER8 = 0x8000
USART_CR2_ADD = 0xF
USART_CR2_LBDL = 0x20
USART_CR2_LBDIE = 0x40
USART_CR2_LBCL = 0x100
USART_CR2_CPHA = 0x200
USART_CR2_CPOL = 0x400
USART_CR2_CLKEN = 0x800
USART_CR2_STOP = 0x3000
USART_CR2_STOP_0 = 0x1000
USART_CR2_STOP_1 = 0x2000
USART_CR2_LINEN = 0x4000
USART_CR3_EIE = 0x1
USART_CR3_IREN = 0x2
USART_CR3_IRLP = 0x4
USART_CR3_HDSEL = 0x8
USART_CR3_NACK = 0x10
USART_CR3_SCEN = 0x20
USART_CR3_DMAR = 0x40
USART_CR3_DMAT = 0x80
USART_CR3_RTSE = 0x100
USART_CR3_CTSE = 0x200
USART_CR3_CTSIE = 0x400
USART_CR3_ONEBIT = 0x800
USART_GTPR_PSC = 0xFF
USART_GTPR_PSC_0 = 0x1
USART_GTPR_PSC_1 = 0x2
USART_GTPR_PSC_2 = 0x4
USART_GTPR_PSC_3 = 0x8
USART_GTPR_PSC_4 = 0x10
USART_GTPR_PSC_5 = 0x20
USART_GTPR_PSC_6 = 0x40
USART_GTPR_PSC_7 = 0x80
USART_GTPR_GT = 0xFF00
USB_EP0R_EA = 0xF
USB_EP0R_STAT_TX = 0x30
USB_EP0R_STAT_TX_0 = 0x10
USB_EP0R_STAT_TX_1 = 0x20
USB_EP0R_DTOG_TX = 0x40
USB_EP0R_CTR_TX = 0x80
USB_EP0R_EP_KIND = 0x100
USB_EP0R_EP_TYPE = 0x600
USB_EP0R_EP_TYPE_0 = 0x200
USB_EP0R_EP_TYPE_1 = 0x400
USB_EP0R_SETUP = 0x800
USB_EP0R_STAT_RX = 0x3000
USB_EP0R_STAT_RX_0 = 0x1000
USB_EP0R_STAT_RX_1 = 0x2000
USB_EP0R_DTOG_RX = 0x4000
USB_EP0R_CTR_RX = 0x8000
USB_EP1R_EA = 0xF
USB_EP1R_STAT_TX = 0x30
USB_EP1R_STAT_TX_0 = 0x10
USB_EP1R_STAT_TX_1 = 0x20
USB_EP1R_DTOG_TX = 0x40
USB_EP1R_CTR_TX = 0x80
USB_EP1R_EP_KIND = 0x100
USB_EP1R_EP_TYPE = 0x600
USB_EP1R_EP_TYPE_0 = 0x200
USB_EP1R_EP_TYPE_1 = 0x400
USB_EP1R_SETUP = 0x800
USB_EP1R_STAT_RX = 0x3000
USB_EP1R_STAT_RX_0 = 0x1000
USB_EP1R_STAT_RX_1 = 0x2000
USB_EP1R_DTOG_RX = 0x4000
USB_EP1R_CTR_RX = 0x8000
USB_EP2R_EA = 0xF
USB_EP2R_STAT_TX = 0x30
USB_EP2R_STAT_TX_0 = 0x10
USB_EP2R_STAT_TX_1 = 0x20
USB_EP2R_DTOG_TX = 0x40
USB_EP2R_CTR_TX = 0x80
USB_EP2R_EP_KIND = 0x100
USB_EP2R_EP_TYPE = 0x600
USB_EP2R_EP_TYPE_0 = 0x200
USB_EP2R_EP_TYPE_1 = 0x400
USB_EP2R_SETUP = 0x800
USB_EP2R_STAT_RX = 0x3000
USB_EP2R_STAT_RX_0 = 0x1000
USB_EP2R_STAT_RX_1 = 0x2000
USB_EP2R_DTOG_RX = 0x4000
USB_EP2R_CTR_RX = 0x8000
USB_EP3R_EA = 0xF
USB_EP3R_STAT_TX = 0x30
USB_EP3R_STAT_TX_0 = 0x10
USB_EP3R_STAT_TX_1 = 0x20
USB_EP3R_DTOG_TX = 0x40
USB_EP3R_CTR_TX = 0x80
USB_EP3R_EP_KIND = 0x100
USB_EP3R_EP_TYPE = 0x600
USB_EP3R_EP_TYPE_0 = 0x200
USB_EP3R_EP_TYPE_1 = 0x400
USB_EP3R_SETUP = 0x800
USB_EP3R_STAT_RX = 0x3000
USB_EP3R_STAT_RX_0 = 0x1000
USB_EP3R_STAT_RX_1 = 0x2000
USB_EP3R_DTOG_RX = 0x4000
USB_EP3R_CTR_RX = 0x8000
USB_EP4R_EA = 0xF
USB_EP4R_STAT_TX = 0x30
USB_EP4R_STAT_TX_0 = 0x10
USB_EP4R_STAT_TX_1 = 0x20
USB_EP4R_DTOG_TX = 0x40
USB_EP4R_CTR_TX = 0x80
USB_EP4R_EP_KIND = 0x100
USB_EP4R_EP_TYPE = 0x600
USB_EP4R_EP_TYPE_0 = 0x200
USB_EP4R_EP_TYPE_1 = 0x400
USB_EP4R_SETUP = 0x800
USB_EP4R_STAT_RX = 0x3000
USB_EP4R_STAT_RX_0 = 0x1000
USB_EP4R_STAT_RX_1 = 0x2000
USB_EP4R_DTOG_RX = 0x4000
USB_EP4R_CTR_RX = 0x8000
USB_EP5R_EA = 0xF
USB_EP5R_STAT_TX = 0x30
USB_EP5R_STAT_TX_0 = 0x10
USB_EP5R_STAT_TX_1 = 0x20
USB_EP5R_DTOG_TX = 0x40
USB_EP5R_CTR_TX = 0x80
USB_EP5R_EP_KIND = 0x100
USB_EP5R_EP_TYPE = 0x600
USB_EP5R_EP_TYPE_0 = 0x200
USB_EP5R_EP_TYPE_1 = 0x400
USB_EP5R_SETUP = 0x800
USB_EP5R_STAT_RX = 0x3000
USB_EP5R_STAT_RX_0 = 0x1000
USB_EP5R_STAT_RX_1 = 0x2000
USB_EP5R_DTOG_RX = 0x4000
USB_EP5R_CTR_RX = 0x8000
USB_EP6R_EA = 0xF
USB_EP6R_STAT_TX = 0x30
USB_EP6R_STAT_TX_0 = 0x10
USB_EP6R_STAT_TX_1 = 0x20
USB_EP6R_DTOG_TX = 0x40
USB_EP6R_CTR_TX = 0x80
USB_EP6R_EP_KIND = 0x100
USB_EP6R_EP_TYPE = 0x600
USB_EP6R_EP_TYPE_0 = 0x200
USB_EP6R_EP_TYPE_1 = 0x400
USB_EP6R_SETUP = 0x800
USB_EP6R_STAT_RX = 0x3000
USB_EP6R_STAT_RX_0 = 0x1000
USB_EP6R_STAT_RX_1 = 0x2000
USB_EP6R_DTOG_RX = 0x4000
USB_EP6R_CTR_RX = 0x8000
USB_EP7R_EA = 0xF
USB_EP7R_STAT_TX = 0x30
USB_EP7R_STAT_TX_0 = 0x10
USB_EP7R_STAT_TX_1 = 0x20
USB_EP7R_DTOG_TX = 0x40
USB_EP7R_CTR_TX = 0x80
USB_EP7R_EP_KIND = 0x100
USB_EP7R_EP_TYPE = 0x600
USB_EP7R_EP_TYPE_0 = 0x200
USB_EP7R_EP_TYPE_1 = 0x400
USB_EP7R_SETUP = 0x800
USB_EP7R_STAT_RX = 0x3000
USB_EP7R_STAT_RX_0 = 0x1000
USB_EP7R_STAT_RX_1 = 0x2000
USB_EP7R_DTOG_RX = 0x4000
USB_EP7R_CTR_RX = 0x8000
USB_CNTR_FRES = 0x1
USB_CNTR_PDWN = 0x2
USB_CNTR_LP_MODE = 0x4
USB_CNTR_FSUSP = 0x8
USB_CNTR_RESUME = 0x10
USB_CNTR_ESOFM = 0x100
USB_CNTR_SOFM = 0x200
USB_CNTR_RESETM = 0x400
USB_CNTR_SUSPM = 0x800
USB_CNTR_WKUPM = 0x1000
USB_CNTR_ERRM = 0x2000
USB_CNTR_PMAOVRM = 0x4000
USB_CNTR_CTRM = 0x8000
USB_ISTR_EP_ID = 0xF
USB_ISTR_DIR = 0x10
USB_ISTR_ESOF = 0x100
USB_ISTR_SOF = 0x200
USB_ISTR_RESET = 0x400
USB_ISTR_SUSP = 0x800
USB_ISTR_WKUP = 0x1000
USB_ISTR_ERR = 0x2000
USB_ISTR_PMAOVR = 0x4000
USB_ISTR_CTR = 0x8000
USB_FNR_FN = 0x7FF
USB_FNR_LSOF = 0x1800
USB_FNR_LCK = 0x2000
USB_FNR_RXDM = 0x4000
USB_FNR_RXDP = 0x8000
USB_DADDR_ADD = 0x7F
USB_DADDR_ADD0 = 0x1
USB_DADDR_ADD1 = 0x2
USB_DADDR_ADD2 = 0x4
USB_DADDR_ADD3 = 0x8
USB_DADDR_ADD4 = 0x10
USB_DADDR_ADD5 = 0x20
USB_DADDR_ADD6 = 0x40
USB_DADDR_EF = 0x80
USB_BTABLE_BTABLE = 0xFFF8
USB_ADDR0_TX_ADDR0_TX = 0xFFFE
USB_ADDR1_TX_ADDR1_TX = 0xFFFE
USB_ADDR2_TX_ADDR2_TX = 0xFFFE
USB_ADDR3_TX_ADDR3_TX = 0xFFFE
USB_ADDR4_TX_ADDR4_TX = 0xFFFE
USB_ADDR5_TX_ADDR5_TX = 0xFFFE
USB_ADDR6_TX_ADDR6_TX = 0xFFFE
USB_ADDR7_TX_ADDR7_TX = 0xFFFE
USB_COUNT0_TX_COUNT0_TX = 0x3FF
USB_COUNT1_TX_COUNT1_TX = 0x3FF
USB_COUNT2_TX_COUNT2_TX = 0x3FF
USB_COUNT3_TX_COUNT3_TX = 0x3FF
USB_COUNT4_TX_COUNT4_TX = 0x3FF
USB_COUNT5_TX_COUNT5_TX = 0x3FF
USB_COUNT6_TX_COUNT6_TX = 0x3FF
USB_COUNT7_TX_COUNT7_TX = 0x3FF
USB_COUNT0_TX_0_COUNT0_TX_0 = 0x3FF
USB_COUNT0_TX_1_COUNT0_TX_1 = 0x3FF0000
USB_COUNT1_TX_0_COUNT1_TX_0 = 0x3FF
USB_COUNT1_TX_1_COUNT1_TX_1 = 0x3FF0000
USB_COUNT2_TX_0_COUNT2_TX_0 = 0x3FF
USB_COUNT2_TX_1_COUNT2_TX_1 = 0x3FF0000
USB_COUNT3_TX_0_COUNT3_TX_0 = 0x3FF
USB_COUNT3_TX_1_COUNT3_TX_1 = 0x0
USB_COUNT4_TX_0_COUNT4_TX_0 = 0x3FF
USB_COUNT4_TX_1_COUNT4_TX_1 = 0x3FF0000
USB_COUNT5_TX_0_COUNT5_TX_0 = 0x3FF
USB_COUNT5_TX_1_COUNT5_TX_1 = 0x3FF0000
USB_COUNT6_TX_0_COUNT6_TX_0 = 0x3FF
USB_COUNT6_TX_1_COUNT6_TX_1 = 0x3FF0000
USB_COUNT7_TX_0_COUNT7_TX_0 = 0x3FF
USB_COUNT7_TX_1_COUNT7_TX_1 = 0x3FF0000
USB_ADDR0_RX_ADDR0_RX = 0xFFFE
USB_ADDR1_RX_ADDR1_RX = 0xFFFE
USB_ADDR2_RX_ADDR2_RX = 0xFFFE
USB_ADDR3_RX_ADDR3_RX = 0xFFFE
USB_ADDR4_RX_ADDR4_RX = 0xFFFE
USB_ADDR5_RX_ADDR5_RX = 0xFFFE
USB_ADDR6_RX_ADDR6_RX = 0xFFFE
USB_ADDR7_RX_ADDR7_RX = 0xFFFE
USB_COUNT0_RX_COUNT0_RX = 0x3FF
USB_COUNT0_RX_NUM_BLOCK = 0x7C00
USB_COUNT0_RX_NUM_BLOCK_0 = 0x400
USB_COUNT0_RX_NUM_BLOCK_1 = 0x800
USB_COUNT0_RX_NUM_BLOCK_2 = 0x1000
USB_COUNT0_RX_NUM_BLOCK_3 = 0x2000
USB_COUNT0_RX_NUM_BLOCK_4 = 0x4000
USB_COUNT0_RX_BLSIZE = 0x8000
USB_COUNT1_RX_COUNT1_RX = 0x3FF
USB_COUNT1_RX_NUM_BLOCK = 0x7C00
USB_COUNT1_RX_NUM_BLOCK_0 = 0x400
USB_COUNT1_RX_NUM_BLOCK_1 = 0x800
USB_COUNT1_RX_NUM_BLOCK_2 = 0x1000
USB_COUNT1_RX_NUM_BLOCK_3 = 0x2000
USB_COUNT1_RX_NUM_BLOCK_4 = 0x4000
USB_COUNT1_RX_BLSIZE = 0x8000
USB_COUNT2_RX_COUNT2_RX = 0x3FF
USB_COUNT2_RX_NUM_BLOCK = 0x7C00
USB_COUNT2_RX_NUM_BLOCK_0 = 0x400
USB_COUNT2_RX_NUM_BLOCK_1 = 0x800
USB_COUNT2_RX_NUM_BLOCK_2 = 0x1000
USB_COUNT2_RX_NUM_BLOCK_3 = 0x2000
USB_COUNT2_RX_NUM_BLOCK_4 = 0x4000
USB_COUNT2_RX_BLSIZE = 0x8000
USB_COUNT3_RX_COUNT3_RX = 0x3FF
USB_COUNT3_RX_NUM_BLOCK = 0x7C00
USB_COUNT3_RX_NUM_BLOCK_0 = 0x400
USB_COUNT3_RX_NUM_BLOCK_1 = 0x800
USB_COUNT3_RX_NUM_BLOCK_2 = 0x1000
USB_COUNT3_RX_NUM_BLOCK_3 = 0x2000
USB_COUNT3_RX_NUM_BLOCK_4 = 0x4000
USB_COUNT3_RX_BLSIZE = 0x8000
USB_COUNT4_RX_COUNT4_RX = 0x3FF
USB_COUNT4_RX_NUM_BLOCK = 0x7C00
USB_COUNT4_RX_NUM_BLOCK_0 = 0x400
USB_COUNT4_RX_NUM_BLOCK_1 = 0x800
USB_COUNT4_RX_NUM_BLOCK_2 = 0x1000
USB_COUNT4_RX_NUM_BLOCK_3 = 0x2000
USB_COUNT4_RX_NUM_BLOCK_4 = 0x4000
USB_COUNT4_RX_BLSIZE = 0x8000
USB_COUNT5_RX_COUNT5_RX = 0x3FF
USB_COUNT5_RX_NUM_BLOCK = 0x7C00
USB_COUNT5_RX_NUM_BLOCK_0 = 0x400
USB_COUNT5_RX_NUM_BLOCK_1 = 0x800
USB_COUNT5_RX_NUM_BLOCK_2 = 0x1000
USB_COUNT5_RX_NUM_BLOCK_3 = 0x2000
USB_COUNT5_RX_NUM_BLOCK_4 = 0x4000
USB_COUNT5_RX_BLSIZE = 0x8000
USB_COUNT6_RX_COUNT6_RX = 0x3FF
USB_COUNT6_RX_NUM_BLOCK = 0x7C00
USB_COUNT6_RX_NUM_BLOCK_0 = 0x400
USB_COUNT6_RX_NUM_BLOCK_1 = 0x800
USB_COUNT6_RX_NUM_BLOCK_2 = 0x1000
USB_COUNT6_RX_NUM_BLOCK_3 = 0x2000
USB_COUNT6_RX_NUM_BLOCK_4 = 0x4000
USB_COUNT6_RX_BLSIZE = 0x8000
USB_COUNT7_RX_COUNT7_RX = 0x3FF
USB_COUNT7_RX_NUM_BLOCK = 0x7C00
USB_COUNT7_RX_NUM_BLOCK_0 = 0x400
USB_COUNT7_RX_NUM_BLOCK_1 = 0x800
USB_COUNT7_RX_NUM_BLOCK_2 = 0x1000
USB_COUNT7_RX_NUM_BLOCK_3 = 0x2000
USB_COUNT7_RX_NUM_BLOCK_4 = 0x4000
USB_COUNT7_RX_BLSIZE = 0x8000
USB_COUNT0_RX_0_COUNT0_RX_0 = 0x3FF
USB_COUNT0_RX_0_NUM_BLOCK_0 = 0x7C00
USB_COUNT0_RX_0_NUM_BLOCK_0_0 = 0x400
USB_COUNT0_RX_0_NUM_BLOCK_0_1 = 0x800
USB_COUNT0_RX_0_NUM_BLOCK_0_2 = 0x1000
USB_COUNT0_RX_0_NUM_BLOCK_0_3 = 0x2000
USB_COUNT0_RX_0_NUM_BLOCK_0_4 = 0x4000
USB_COUNT0_RX_0_BLSIZE_0 = 0x8000
USB_COUNT0_RX_1_COUNT0_RX_1 = 0x3FF0000
USB_COUNT0_RX_1_NUM_BLOCK_1 = 0x7C000000
USB_COUNT0_RX_1_NUM_BLOCK_1_0 = 0x4000000
USB_COUNT0_RX_1_NUM_BLOCK_1_1 = 0x8000000
USB_COUNT0_RX_1_NUM_BLOCK_1_2 = 0x10000000
USB_COUNT0_RX_1_NUM_BLOCK_1_3 = 0x20000000
USB_COUNT0_RX_1_NUM_BLOCK_1_4 = 0x40000000
USB_COUNT0_RX_1_BLSIZE_1 = 0x80000000
USB_COUNT1_RX_0_COUNT1_RX_0 = 0x3FF
USB_COUNT1_RX_0_NUM_BLOCK_0 = 0x7C00
USB_COUNT1_RX_0_NUM_BLOCK_0_0 = 0x400
USB_COUNT1_RX_0_NUM_BLOCK_0_1 = 0x800
USB_COUNT1_RX_0_NUM_BLOCK_0_2 = 0x1000
USB_COUNT1_RX_0_NUM_BLOCK_0_3 = 0x2000
USB_COUNT1_RX_0_NUM_BLOCK_0_4 = 0x4000
USB_COUNT1_RX_0_BLSIZE_0 = 0x8000
USB_COUNT1_RX_1_COUNT1_RX_1 = 0x3FF0000
USB_COUNT1_RX_1_NUM_BLOCK_1 = 0x7C000000
USB_COUNT1_RX_1_NUM_BLOCK_1_0 = 0x4000000
USB_COUNT1_RX_1_NUM_BLOCK_1_1 = 0x8000000
USB_COUNT1_RX_1_NUM_BLOCK_1_2 = 0x10000000
USB_COUNT1_RX_1_NUM_BLOCK_1_3 = 0x20000000
USB_COUNT1_RX_1_NUM_BLOCK_1_4 = 0x40000000
USB_COUNT1_RX_1_BLSIZE_1 = 0x80000000
USB_COUNT2_RX_0_COUNT2_RX_0 = 0x3FF
USB_COUNT2_RX_0_NUM_BLOCK_0 = 0x7C00
USB_COUNT2_RX_0_NUM_BLOCK_0_0 = 0x400
USB_COUNT2_RX_0_NUM_BLOCK_0_1 = 0x800
USB_COUNT2_RX_0_NUM_BLOCK_0_2 = 0x1000
USB_COUNT2_RX_0_NUM_BLOCK_0_3 = 0x2000
USB_COUNT2_RX_0_NUM_BLOCK_0_4 = 0x4000
USB_COUNT2_RX_0_BLSIZE_0 = 0x8000
USB_COUNT2_RX_1_COUNT2_RX_1 = 0x3FF0000
USB_COUNT2_RX_1_NUM_BLOCK_1 = 0x7C000000
USB_COUNT2_RX_1_NUM_BLOCK_1_0 = 0x4000000
USB_COUNT2_RX_1_NUM_BLOCK_1_1 = 0x8000000
USB_COUNT2_RX_1_NUM_BLOCK_1_2 = 0x10000000
USB_COUNT2_RX_1_NUM_BLOCK_1_3 = 0x20000000
USB_COUNT2_RX_1_NUM_BLOCK_1_4 = 0x40000000
USB_COUNT2_RX_1_BLSIZE_1 = 0x80000000
USB_COUNT3_RX_0_COUNT3_RX_0 = 0x3FF
USB_COUNT3_RX_0_NUM_BLOCK_0 = 0x7C00
USB_COUNT3_RX_0_NUM_BLOCK_0_0 = 0x400
USB_COUNT3_RX_0_NUM_BLOCK_0_1 = 0x800
USB_COUNT3_RX_0_NUM_BLOCK_0_2 = 0x1000
USB_COUNT3_RX_0_NUM_BLOCK_0_3 = 0x2000
USB_COUNT3_RX_0_NUM_BLOCK_0_4 = 0x4000
USB_COUNT3_RX_0_BLSIZE_0 = 0x8000
USB_COUNT3_RX_1_COUNT3_RX_1 = 0x3FF0000
USB_COUNT3_RX_1_NUM_BLOCK_1 = 0x7C000000
USB_COUNT3_RX_1_NUM_BLOCK_1_0 = 0x4000000
USB_COUNT3_RX_1_NUM_BLOCK_1_1 = 0x8000000
USB_COUNT3_RX_1_NUM_BLOCK_1_2 = 0x10000000
USB_COUNT3_RX_1_NUM_BLOCK_1_3 = 0x20000000
USB_COUNT3_RX_1_NUM_BLOCK_1_4 = 0x40000000
USB_COUNT3_RX_1_BLSIZE_1 = 0x80000000
USB_COUNT4_RX_0_COUNT4_RX_0 = 0x3FF
USB_COUNT4_RX_0_NUM_BLOCK_0 = 0x7C00
USB_COUNT4_RX_0_NUM_BLOCK_0_0 = 0x400
USB_COUNT4_RX_0_NUM_BLOCK_0_1 = 0x800
USB_COUNT4_RX_0_NUM_BLOCK_0_2 = 0x1000
USB_COUNT4_RX_0_NUM_BLOCK_0_3 = 0x2000
USB_COUNT4_RX_0_NUM_BLOCK_0_4 = 0x4000
USB_COUNT4_RX_0_BLSIZE_0 = 0x8000
USB_COUNT4_RX_1_COUNT4_RX_1 = 0x3FF0000
USB_COUNT4_RX_1_NUM_BLOCK_1 = 0x7C000000
USB_COUNT4_RX_1_NUM_BLOCK_1_0 = 0x4000000
USB_COUNT4_RX_1_NUM_BLOCK_1_1 = 0x8000000
USB_COUNT4_RX_1_NUM_BLOCK_1_2 = 0x10000000
USB_COUNT4_RX_1_NUM_BLOCK_1_3 = 0x20000000
USB_COUNT4_RX_1_NUM_BLOCK_1_4 = 0x40000000
USB_COUNT4_RX_1_BLSIZE_1 = 0x80000000
USB_COUNT5_RX_0_COUNT5_RX_0 = 0x3FF
USB_COUNT5_RX_0_NUM_BLOCK_0 = 0x7C00
USB_COUNT5_RX_0_NUM_BLOCK_0_0 = 0x400
USB_COUNT5_RX_0_NUM_BLOCK_0_1 = 0x800
USB_COUNT5_RX_0_NUM_BLOCK_0_2 = 0x1000
USB_COUNT5_RX_0_NUM_BLOCK_0_3 = 0x2000
USB_COUNT5_RX_0_NUM_BLOCK_0_4 = 0x4000
USB_COUNT5_RX_0_BLSIZE_0 = 0x8000
USB_COUNT5_RX_1_COUNT5_RX_1 = 0x3FF0000
USB_COUNT5_RX_1_NUM_BLOCK_1 = 0x7C000000
USB_COUNT5_RX_1_NUM_BLOCK_1_0 = 0x4000000
USB_COUNT5_RX_1_NUM_BLOCK_1_1 = 0x8000000
USB_COUNT5_RX_1_NUM_BLOCK_1_2 = 0x10000000
USB_COUNT5_RX_1_NUM_BLOCK_1_3 = 0x20000000
USB_COUNT5_RX_1_NUM_BLOCK_1_4 = 0x40000000
USB_COUNT5_RX_1_BLSIZE_1 = 0x80000000
USB_COUNT6_RX_0_COUNT6_RX_0 = 0x3FF
USB_COUNT6_RX_0_NUM_BLOCK_0 = 0x7C00
USB_COUNT6_RX_0_NUM_BLOCK_0_0 = 0x400
USB_COUNT6_RX_0_NUM_BLOCK_0_1 = 0x800
USB_COUNT6_RX_0_NUM_BLOCK_0_2 = 0x1000
USB_COUNT6_RX_0_NUM_BLOCK_0_3 = 0x2000
USB_COUNT6_RX_0_NUM_BLOCK_0_4 = 0x4000
USB_COUNT6_RX_0_BLSIZE_0 = 0x8000
USB_COUNT6_RX_1_COUNT6_RX_1 = 0x3FF0000
USB_COUNT6_RX_1_NUM_BLOCK_1 = 0x7C000000
USB_COUNT6_RX_1_NUM_BLOCK_1_0 = 0x4000000
USB_COUNT6_RX_1_NUM_BLOCK_1_1 = 0x8000000
USB_COUNT6_RX_1_NUM_BLOCK_1_2 = 0x10000000
USB_COUNT6_RX_1_NUM_BLOCK_1_3 = 0x20000000
USB_COUNT6_RX_1_NUM_BLOCK_1_4 = 0x40000000
USB_COUNT6_RX_1_BLSIZE_1 = 0x80000000
USB_COUNT7_RX_0_COUNT7_RX_0 = 0x3FF
USB_COUNT7_RX_0_NUM_BLOCK_0 = 0x7C00
USB_COUNT7_RX_0_NUM_BLOCK_0_0 = 0x400
USB_COUNT7_RX_0_NUM_BLOCK_0_1 = 0x800
USB_COUNT7_RX_0_NUM_BLOCK_0_2 = 0x1000
USB_COUNT7_RX_0_NUM_BLOCK_0_3 = 0x2000
USB_COUNT7_RX_0_NUM_BLOCK_0_4 = 0x4000
USB_COUNT7_RX_0_BLSIZE_0 = 0x8000
USB_COUNT7_RX_1_COUNT7_RX_1 = 0x3FF0000
USB_COUNT7_RX_1_NUM_BLOCK_1 = 0x7C000000
USB_COUNT7_RX_1_NUM_BLOCK_1_0 = 0x4000000
USB_COUNT7_RX_1_NUM_BLOCK_1_1 = 0x8000000
USB_COUNT7_RX_1_NUM_BLOCK_1_2 = 0x10000000
USB_COUNT7_RX_1_NUM_BLOCK_1_3 = 0x20000000
USB_COUNT7_RX_1_NUM_BLOCK_1_4 = 0x40000000
USB_COUNT7_RX_1_BLSIZE_1 = 0x80000000
WWDG_CR_T = 0x7F
WWDG_CR_T0 = 0x1
WWDG_CR_T1 = 0x2
WWDG_CR_T2 = 0x4
WWDG_CR_T3 = 0x8
WWDG_CR_T4 = 0x10
WWDG_CR_T5 = 0x20
WWDG_CR_T6 = 0x40
WWDG_CR_WDGA = 0x80
WWDG_CFR_W = 0x7F
WWDG_CFR_W0 = 0x1
WWDG_CFR_W1 = 0x2
WWDG_CFR_W2 = 0x4
WWDG_CFR_W3 = 0x8
WWDG_CFR_W4 = 0x10
WWDG_CFR_W5 = 0x20
WWDG_CFR_W6 = 0x40
WWDG_CFR_WDGTB = 0x180
WWDG_CFR_WDGTB0 = 0x80
WWDG_CFR_WDGTB1 = 0x100
WWDG_CFR_EWI = 0x200
WWDG_SR_EWIF = 0x1
SysTick_CTRL_ENABLE = 0x1
SysTick_CTRL_TICKINT = 0x2
SysTick_CTRL_CLKSOURCE = 0x4
SysTick_CTRL_COUNTFLAG = 0x10000
SysTick_LOAD_RELOAD = 0xFFFFFF
SysTick_VAL_CURRENT = 0xFFFFFF
SysTick_CALIB_TENMS = 0xFFFFFF
SysTick_CALIB_SKEW = 0x40000000
SysTick_CALIB_NOREF = 0x80000000
NVIC_ISER_SETENA = 0xFFFFFFFF
NVIC_ISER_SETENA_0 = 0x1
NVIC_ISER_SETENA_1 = 0x2
NVIC_ISER_SETENA_2 = 0x4
NVIC_ISER_SETENA_3 = 0x8
NVIC_ISER_SETENA_4 = 0x10
NVIC_ISER_SETENA_5 = 0x20
NVIC_ISER_SETENA_6 = 0x40
NVIC_ISER_SETENA_7 = 0x80
NVIC_ISER_SETENA_8 = 0x100
NVIC_ISER_SETENA_9 = 0x200
NVIC_ISER_SETENA_10 = 0x400
NVIC_ISER_SETENA_11 = 0x800
NVIC_ISER_SETENA_12 = 0x1000
NVIC_ISER_SETENA_13 = 0x2000
NVIC_ISER_SETENA_14 = 0x4000
NVIC_ISER_SETENA_15 = 0x8000
NVIC_ISER_SETENA_16 = 0x10000
NVIC_ISER_SETENA_17 = 0x20000
NVIC_ISER_SETENA_18 = 0x40000
NVIC_ISER_SETENA_19 = 0x80000
NVIC_ISER_SETENA_20 = 0x100000
NVIC_ISER_SETENA_21 = 0x200000
NVIC_ISER_SETENA_22 = 0x400000
NVIC_ISER_SETENA_23 = 0x800000
NVIC_ISER_SETENA_24 = 0x1000000
NVIC_ISER_SETENA_25 = 0x2000000
NVIC_ISER_SETENA_26 = 0x4000000
NVIC_ISER_SETENA_27 = 0x8000000
NVIC_ISER_SETENA_28 = 0x10000000
NVIC_ISER_SETENA_29 = 0x20000000
NVIC_ISER_SETENA_30 = 0x40000000
NVIC_ISER_SETENA_31 = 0x80000000
NVIC_ICER_CLRENA = 0xFFFFFFFF
NVIC_ICER_CLRENA_0 = 0x1
NVIC_ICER_CLRENA_1 = 0x2
NVIC_ICER_CLRENA_2 = 0x4
NVIC_ICER_CLRENA_3 = 0x8
NVIC_ICER_CLRENA_4 = 0x10
NVIC_ICER_CLRENA_5 = 0x20
NVIC_ICER_CLRENA_6 = 0x40
NVIC_ICER_CLRENA_7 = 0x80
NVIC_ICER_CLRENA_8 = 0x100
NVIC_ICER_CLRENA_9 = 0x200
NVIC_ICER_CLRENA_10 = 0x400
NVIC_ICER_CLRENA_11 = 0x800
NVIC_ICER_CLRENA_12 = 0x1000
NVIC_ICER_CLRENA_13 = 0x2000
NVIC_ICER_CLRENA_14 = 0x4000
NVIC_ICER_CLRENA_15 = 0x8000
NVIC_ICER_CLRENA_16 = 0x10000
NVIC_ICER_CLRENA_17 = 0x20000
NVIC_ICER_CLRENA_18 = 0x40000
NVIC_ICER_CLRENA_19 = 0x80000
NVIC_ICER_CLRENA_20 = 0x100000
NVIC_ICER_CLRENA_21 = 0x200000
NVIC_ICER_CLRENA_22 = 0x400000
NVIC_ICER_CLRENA_23 = 0x800000
NVIC_ICER_CLRENA_24 = 0x1000000
NVIC_ICER_CLRENA_25 = 0x2000000
NVIC_ICER_CLRENA_26 = 0x4000000
NVIC_ICER_CLRENA_27 = 0x8000000
NVIC_ICER_CLRENA_28 = 0x10000000
NVIC_ICER_CLRENA_29 = 0x20000000
NVIC_ICER_CLRENA_30 = 0x40000000
NVIC_ICER_CLRENA_31 = 0x80000000
NVIC_ISPR_SETPEND = 0xFFFFFFFF
NVIC_ISPR_SETPEND_0 = 0x1
NVIC_ISPR_SETPEND_1 = 0x2
NVIC_ISPR_SETPEND_2 = 0x4
NVIC_ISPR_SETPEND_3 = 0x8
NVIC_ISPR_SETPEND_4 = 0x10
NVIC_ISPR_SETPEND_5 = 0x20
NVIC_ISPR_SETPEND_6 = 0x40
NVIC_ISPR_SETPEND_7 = 0x80
NVIC_ISPR_SETPEND_8 = 0x100
NVIC_ISPR_SETPEND_9 = 0x200
NVIC_ISPR_SETPEND_10 = 0x400
NVIC_ISPR_SETPEND_11 = 0x800
NVIC_ISPR_SETPEND_12 = 0x1000
NVIC_ISPR_SETPEND_13 = 0x2000
NVIC_ISPR_SETPEND_14 = 0x4000
NVIC_ISPR_SETPEND_15 = 0x8000
NVIC_ISPR_SETPEND_16 = 0x10000
NVIC_ISPR_SETPEND_17 = 0x20000
NVIC_ISPR_SETPEND_18 = 0x40000
NVIC_ISPR_SETPEND_19 = 0x80000
NVIC_ISPR_SETPEND_20 = 0x100000
NVIC_ISPR_SETPEND_21 = 0x200000
NVIC_ISPR_SETPEND_22 = 0x400000
NVIC_ISPR_SETPEND_23 = 0x800000
NVIC_ISPR_SETPEND_24 = 0x1000000
NVIC_ISPR_SETPEND_25 = 0x2000000
NVIC_ISPR_SETPEND_26 = 0x4000000
NVIC_ISPR_SETPEND_27 = 0x8000000
NVIC_ISPR_SETPEND_28 = 0x10000000
NVIC_ISPR_SETPEND_29 = 0x20000000
NVIC_ISPR_SETPEND_30 = 0x40000000
NVIC_ISPR_SETPEND_31 = 0x80000000
NVIC_ICPR_CLRPEND = 0xFFFFFFFF
NVIC_ICPR_CLRPEND_0 = 0x1
NVIC_ICPR_CLRPEND_1 = 0x2
NVIC_ICPR_CLRPEND_2 = 0x4
NVIC_ICPR_CLRPEND_3 = 0x8
NVIC_ICPR_CLRPEND_4 = 0x10
NVIC_ICPR_CLRPEND_5 = 0x20
NVIC_ICPR_CLRPEND_6 = 0x40
NVIC_ICPR_CLRPEND_7 = 0x80
NVIC_ICPR_CLRPEND_8 = 0x100
NVIC_ICPR_CLRPEND_9 = 0x200
NVIC_ICPR_CLRPEND_10 = 0x400
NVIC_ICPR_CLRPEND_11 = 0x800
NVIC_ICPR_CLRPEND_12 = 0x1000
NVIC_ICPR_CLRPEND_13 = 0x2000
NVIC_ICPR_CLRPEND_14 = 0x4000
NVIC_ICPR_CLRPEND_15 = 0x8000
NVIC_ICPR_CLRPEND_16 = 0x10000
NVIC_ICPR_CLRPEND_17 = 0x20000
NVIC_ICPR_CLRPEND_18 = 0x40000
NVIC_ICPR_CLRPEND_19 = 0x80000
NVIC_ICPR_CLRPEND_20 = 0x100000
NVIC_ICPR_CLRPEND_21 = 0x200000
NVIC_ICPR_CLRPEND_22 = 0x400000
NVIC_ICPR_CLRPEND_23 = 0x800000
NVIC_ICPR_CLRPEND_24 = 0x1000000
NVIC_ICPR_CLRPEND_25 = 0x2000000
NVIC_ICPR_CLRPEND_26 = 0x4000000
NVIC_ICPR_CLRPEND_27 = 0x8000000
NVIC_ICPR_CLRPEND_28 = 0x10000000
NVIC_ICPR_CLRPEND_29 = 0x20000000
NVIC_ICPR_CLRPEND_30 = 0x40000000
NVIC_ICPR_CLRPEND_31 = 0x80000000
NVIC_IABR_ACTIVE = 0xFFFFFFFF
NVIC_IABR_ACTIVE_0 = 0x1
NVIC_IABR_ACTIVE_1 = 0x2
NVIC_IABR_ACTIVE_2 = 0x4
NVIC_IABR_ACTIVE_3 = 0x8
NVIC_IABR_ACTIVE_4 = 0x10
NVIC_IABR_ACTIVE_5 = 0x20
NVIC_IABR_ACTIVE_6 = 0x40
NVIC_IABR_ACTIVE_7 = 0x80
NVIC_IABR_ACTIVE_8 = 0x100
NVIC_IABR_ACTIVE_9 = 0x200
NVIC_IABR_ACTIVE_10 = 0x400
NVIC_IABR_ACTIVE_11 = 0x800
NVIC_IABR_ACTIVE_12 = 0x1000
NVIC_IABR_ACTIVE_13 = 0x2000
NVIC_IABR_ACTIVE_14 = 0x4000
NVIC_IABR_ACTIVE_15 = 0x8000
NVIC_IABR_ACTIVE_16 = 0x10000
NVIC_IABR_ACTIVE_17 = 0x20000
NVIC_IABR_ACTIVE_18 = 0x40000
NVIC_IABR_ACTIVE_19 = 0x80000
NVIC_IABR_ACTIVE_20 = 0x100000
NVIC_IABR_ACTIVE_21 = 0x200000
NVIC_IABR_ACTIVE_22 = 0x400000
NVIC_IABR_ACTIVE_23 = 0x800000
NVIC_IABR_ACTIVE_24 = 0x1000000
NVIC_IABR_ACTIVE_25 = 0x2000000
NVIC_IABR_ACTIVE_26 = 0x4000000
NVIC_IABR_ACTIVE_27 = 0x8000000
NVIC_IABR_ACTIVE_28 = 0x10000000
NVIC_IABR_ACTIVE_29 = 0x20000000
NVIC_IABR_ACTIVE_30 = 0x40000000
NVIC_IABR_ACTIVE_31 = 0x80000000
NVIC_IPR0_PRI_0 = 0xFF
NVIC_IPR0_PRI_1 = 0xFF00
NVIC_IPR0_PRI_2 = 0xFF0000
NVIC_IPR0_PRI_3 = 0xFF000000
NVIC_IPR1_PRI_4 = 0xFF
NVIC_IPR1_PRI_5 = 0xFF00
NVIC_IPR1_PRI_6 = 0xFF0000
NVIC_IPR1_PRI_7 = 0xFF000000
NVIC_IPR2_PRI_8 = 0xFF
NVIC_IPR2_PRI_9 = 0xFF00
NVIC_IPR2_PRI_10 = 0xFF0000
NVIC_IPR2_PRI_11 = 0xFF000000
NVIC_IPR3_PRI_12 = 0xFF
NVIC_IPR3_PRI_13 = 0xFF00
NVIC_IPR3_PRI_14 = 0xFF0000
NVIC_IPR3_PRI_15 = 0xFF000000
NVIC_IPR4_PRI_16 = 0xFF
NVIC_IPR4_PRI_17 = 0xFF00
NVIC_IPR4_PRI_18 = 0xFF0000
NVIC_IPR4_PRI_19 = 0xFF000000
NVIC_IPR5_PRI_20 = 0xFF
NVIC_IPR5_PRI_21 = 0xFF00
NVIC_IPR5_PRI_22 = 0xFF0000
NVIC_IPR5_PRI_23 = 0xFF000000
NVIC_IPR6_PRI_24 = 0xFF
NVIC_IPR6_PRI_25 = 0xFF00
NVIC_IPR6_PRI_26 = 0xFF0000
NVIC_IPR6_PRI_27 = 0xFF000000
NVIC_IPR7_PRI_28 = 0xFF
NVIC_IPR7_PRI_29 = 0xFF00
NVIC_IPR7_PRI_30 = 0xFF0000
NVIC_IPR7_PRI_31 = 0xFF000000
SCB_CPUID_REVISION = 0xF
SCB_CPUID_PARTNO = 0xFFF0
SCB_CPUID_Constant = 0xF0000
SCB_CPUID_VARIANT = 0xF00000
SCB_CPUID_IMPLEMENTER = 0xFF000000
SCB_ICSR_VECTACTIVE = 0x1FF
SCB_ICSR_RETTOBASE = 0x800
SCB_ICSR_VECTPENDING = 0x3FF000
SCB_ICSR_ISRPENDING = 0x400000
SCB_ICSR_ISRPREEMPT = 0x800000
SCB_ICSR_PENDSTCLR = 0x2000000
SCB_ICSR_PENDSTSET = 0x4000000
SCB_ICSR_PENDSVCLR = 0x8000000
SCB_ICSR_PENDSVSET = 0x10000000
SCB_ICSR_NMIPENDSET = 0x80000000
SCB_VTOR_TBLOFF = 0x1FFFFF80
SCB_VTOR_TBLBASE = 0x20000000
SCB_AIRCR_VECTRESET = 0x1
SCB_AIRCR_VECTCLRACTIVE = 0x2
SCB_AIRCR_SYSRESETREQ = 0x4
SCB_AIRCR_PRIGROUP = 0x700
SCB_AIRCR_PRIGROUP_0 = 0x100
SCB_AIRCR_PRIGROUP_1 = 0x200
SCB_AIRCR_PRIGROUP_2 = 0x400
SCB_AIRCR_PRIGROUP0 = 0x0
SCB_AIRCR_PRIGROUP1 = 0x100
SCB_AIRCR_PRIGROUP2 = 0x200
SCB_AIRCR_PRIGROUP3 = 0x300
SCB_AIRCR_PRIGROUP4 = 0x400
SCB_AIRCR_PRIGROUP5 = 0x500
SCB_AIRCR_PRIGROUP6 = 0x600
SCB_AIRCR_PRIGROUP7 = 0x700
SCB_AIRCR_ENDIANESS = 0x8000
SCB_AIRCR_VECTKEY = 0xFFFF0000
SCB_SCR_SLEEPONEXIT = 0x2
SCB_SCR_SLEEPDEEP = 0x4
SCB_SCR_SEVONPEND = 0x10
SCB_CCR_NONBASETHRDENA = 0x1
SCB_CCR_USERSETMPEND = 0x2
SCB_CCR_UNALIGN_TRP = 0x8
SCB_CCR_DIV_0_TRP = 0x10
SCB_CCR_BFHFNMIGN = 0x100
SCB_CCR_STKALIGN = 0x200
SCB_SHPR_PRI_N = 0xFF
SCB_SHPR_PRI_N1 = 0xFF00
SCB_SHPR_PRI_N2 = 0xFF0000
SCB_SHPR_PRI_N3 = 0xFF000000
SCB_SHCSR_MEMFAULTACT = 0x1
SCB_SHCSR_BUSFAULTACT = 0x2
SCB_SHCSR_USGFAULTACT = 0x8
SCB_SHCSR_SVCALLACT = 0x80
SCB_SHCSR_MONITORACT = 0x100
SCB_SHCSR_PENDSVACT = 0x400
SCB_SHCSR_SYSTICKACT = 0x800
SCB_SHCSR_USGFAULTPENDED = 0x1000
SCB_SHCSR_MEMFAULTPENDED = 0x2000
SCB_SHCSR_BUSFAULTPENDED = 0x4000
SCB_SHCSR_SVCALLPENDED = 0x8000
SCB_SHCSR_MEMFAULTENA = 0x10000
SCB_SHCSR_BUSFAULTENA = 0x20000
SCB_SHCSR_USGFAULTENA = 0x40000
SCB_CFSR_IACCVIOL = 0x1
SCB_CFSR_DACCVIOL = 0x2
SCB_CFSR_MUNSTKERR = 0x8
SCB_CFSR_MSTKERR = 0x10
SCB_CFSR_MMARVALID = 0x80
SCB_CFSR_IBUSERR = 0x100
SCB_CFSR_PRECISERR = 0x200
SCB_CFSR_IMPRECISERR = 0x400
SCB_CFSR_UNSTKERR = 0x800
SCB_CFSR_STKERR = 0x1000
SCB_CFSR_BFARVALID = 0x8000
SCB_CFSR_UNDEFINSTR = 0x10000
SCB_CFSR_INVSTATE = 0x20000
SCB_CFSR_INVPC = 0x40000
SCB_CFSR_NOCP = 0x80000
SCB_CFSR_UNALIGNED = 0x1000000
SCB_CFSR_DIVBYZERO = 0x2000000
SCB_HFSR_VECTTBL = 0x2
SCB_HFSR_FORCED = 0x40000000
SCB_HFSR_DEBUGEVT = 0x80000000
SCB_DFSR_HALTED = 0x1
SCB_DFSR_BKPT = 0x2
SCB_DFSR_DWTTRAP = 0x4
SCB_DFSR_VCATCH = 0x8
SCB_DFSR_EXTERNAL = 0x10
SCB_MMFAR_ADDRESS = 0xFFFFFFFF
SCB_BFAR_ADDRESS = 0xFFFFFFFF
SCB_AFSR_IMPDEF = 0xFFFFFFFF
# struct ADC_TypeDef

class ADC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('SR',	ctypes.c_uint32),
		('CR1',	ctypes.c_uint32),
		('CR2',	ctypes.c_uint32),
		('SMPR1',	ctypes.c_uint32),
		('SMPR2',	ctypes.c_uint32),
		('SMPR3',	ctypes.c_uint32),
		('JOFR1',	ctypes.c_uint32),
		('JOFR2',	ctypes.c_uint32),
		('JOFR3',	ctypes.c_uint32),
		('JOFR4',	ctypes.c_uint32),
		('HTR',	ctypes.c_uint32),
		('LTR',	ctypes.c_uint32),
		('SQR1',	ctypes.c_uint32),
		('SQR2',	ctypes.c_uint32),
		('SQR3',	ctypes.c_uint32),
		('SQR4',	ctypes.c_uint32),
		('SQR5',	ctypes.c_uint32),
		('JSQR',	ctypes.c_uint32),
		('JDR1',	ctypes.c_uint32),
		('JDR2',	ctypes.c_uint32),
		('JDR3',	ctypes.c_uint32),
		('JDR4',	ctypes.c_uint32),
		('DR',	ctypes.c_uint32),
		('SMPR0',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct ADC_Common_TypeDef

class ADC_Common_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CSR',	ctypes.c_uint32),
		('CCR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct AES_TypeDef

class AES_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('DINR',	ctypes.c_uint32),
		('DOUTR',	ctypes.c_uint32),
		('KEYR0',	ctypes.c_uint32),
		('KEYR1',	ctypes.c_uint32),
		('KEYR2',	ctypes.c_uint32),
		('KEYR3',	ctypes.c_uint32),
		('IVR0',	ctypes.c_uint32),
		('IVR1',	ctypes.c_uint32),
		('IVR2',	ctypes.c_uint32),
		('IVR3',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct COMP_TypeDef

class COMP_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CSR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct CRC_TypeDef

class CRC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('DR',	ctypes.c_uint32),
		('IDR',	ctypes.c_uint8),
		('RESERVED0',	ctypes.c_uint8),
		('RESERVED1',	ctypes.c_uint16),
		('CR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DAC_TypeDef

class DAC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('SWTRIGR',	ctypes.c_uint32),
		('DHR12R1',	ctypes.c_uint32),
		('DHR12L1',	ctypes.c_uint32),
		('DHR8R1',	ctypes.c_uint32),
		('DHR12R2',	ctypes.c_uint32),
		('DHR12L2',	ctypes.c_uint32),
		('DHR8R2',	ctypes.c_uint32),
		('DHR12RD',	ctypes.c_uint32),
		('DHR12LD',	ctypes.c_uint32),
		('DHR8RD',	ctypes.c_uint32),
		('DOR1',	ctypes.c_uint32),
		('DOR2',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DBGMCU_TypeDef

class DBGMCU_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('IDCODE',	ctypes.c_uint32),
		('CR',	ctypes.c_uint32),
		('APB1FZ',	ctypes.c_uint32),
		('APB2FZ',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DMA_Channel_TypeDef

class DMA_Channel_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CCR',	ctypes.c_uint32),
		('CNDTR',	ctypes.c_uint32),
		('CPAR',	ctypes.c_uint32),
		('CMAR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DMA_TypeDef

class DMA_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ISR',	ctypes.c_uint32),
		('IFCR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct EXTI_TypeDef

class EXTI_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('IMR',	ctypes.c_uint32),
		('EMR',	ctypes.c_uint32),
		('RTSR',	ctypes.c_uint32),
		('FTSR',	ctypes.c_uint32),
		('SWIER',	ctypes.c_uint32),
		('PR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct FLASH_TypeDef

class FLASH_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ACR',	ctypes.c_uint32),
		('PECR',	ctypes.c_uint32),
		('PDKEYR',	ctypes.c_uint32),
		('PEKEYR',	ctypes.c_uint32),
		('PRGKEYR',	ctypes.c_uint32),
		('OPTKEYR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('OBR',	ctypes.c_uint32),
		('WRPR',	ctypes.c_uint32),
		('RESERVED',	ctypes.c_uint32 * 23),
		('WRPR1',	ctypes.c_uint32),
		('WRPR2',	ctypes.c_uint32),
		('WRPR3',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct OB_TypeDef

class OB_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('RDP',	ctypes.c_uint32),
		('USER',	ctypes.c_uint32),
		('WRP01',	ctypes.c_uint32),
		('WRP23',	ctypes.c_uint32),
		('WRP45',	ctypes.c_uint32),
		('WRP67',	ctypes.c_uint32),
		('WRP89',	ctypes.c_uint32),
		('WRP1011',	ctypes.c_uint32),
		('RESERVED',	ctypes.c_uint32 * 24),
		('WRP1213',	ctypes.c_uint32),
		('WRP1415',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct OPAMP_TypeDef

class OPAMP_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CSR',	ctypes.c_uint32),
		('OTR',	ctypes.c_uint32),
		('LPOTR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct FSMC_Bank1_TypeDef

class FSMC_Bank1_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('BTCR',	ctypes.c_uint32 * 8),
	]
	def ref(self):
		return ctypes.byref(self)

# struct FSMC_Bank1E_TypeDef

class FSMC_Bank1E_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('BWTR',	ctypes.c_uint32 * 7),
	]
	def ref(self):
		return ctypes.byref(self)

# struct GPIO_TypeDef

class GPIO_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('MODER',	ctypes.c_uint32),
		('OTYPER',	ctypes.c_uint16),
		('RESERVED0',	ctypes.c_uint16),
		('OSPEEDR',	ctypes.c_uint32),
		('PUPDR',	ctypes.c_uint32),
		('IDR',	ctypes.c_uint16),
		('RESERVED1',	ctypes.c_uint16),
		('ODR',	ctypes.c_uint16),
		('RESERVED2',	ctypes.c_uint16),
		('BSRRL',	ctypes.c_uint16),
		('BSRRH',	ctypes.c_uint16),
		('LCKR',	ctypes.c_uint32),
		('AFR',	ctypes.c_uint32 * 2),
	]
	def ref(self):
		return ctypes.byref(self)

# struct SYSCFG_TypeDef

class SYSCFG_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('MEMRMP',	ctypes.c_uint32),
		('PMC',	ctypes.c_uint32),
		('EXTICR',	ctypes.c_uint32 * 4),
	]
	def ref(self):
		return ctypes.byref(self)

# struct I2C_TypeDef

class I2C_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR1',	ctypes.c_uint16),
		('RESERVED0',	ctypes.c_uint16),
		('CR2',	ctypes.c_uint16),
		('RESERVED1',	ctypes.c_uint16),
		('OAR1',	ctypes.c_uint16),
		('RESERVED2',	ctypes.c_uint16),
		('OAR2',	ctypes.c_uint16),
		('RESERVED3',	ctypes.c_uint16),
		('DR',	ctypes.c_uint16),
		('RESERVED4',	ctypes.c_uint16),
		('SR1',	ctypes.c_uint16),
		('RESERVED5',	ctypes.c_uint16),
		('SR2',	ctypes.c_uint16),
		('RESERVED6',	ctypes.c_uint16),
		('CCR',	ctypes.c_uint16),
		('RESERVED7',	ctypes.c_uint16),
		('TRISE',	ctypes.c_uint16),
		('RESERVED8',	ctypes.c_uint16),
	]
	def ref(self):
		return ctypes.byref(self)

# struct IWDG_TypeDef

class IWDG_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('KR',	ctypes.c_uint32),
		('PR',	ctypes.c_uint32),
		('RLR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LCD_TypeDef

class LCD_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('FCR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('CLR',	ctypes.c_uint32),
		('RESERVED',	ctypes.c_uint32),
		('RAM',	ctypes.c_uint32 * 16),
	]
	def ref(self):
		return ctypes.byref(self)

# struct PWR_TypeDef

class PWR_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('CSR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct RCC_TypeDef

class RCC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('ICSCR',	ctypes.c_uint32),
		('CFGR',	ctypes.c_uint32),
		('CIR',	ctypes.c_uint32),
		('AHBRSTR',	ctypes.c_uint32),
		('APB2RSTR',	ctypes.c_uint32),
		('APB1RSTR',	ctypes.c_uint32),
		('AHBENR',	ctypes.c_uint32),
		('APB2ENR',	ctypes.c_uint32),
		('APB1ENR',	ctypes.c_uint32),
		('AHBLPENR',	ctypes.c_uint32),
		('APB2LPENR',	ctypes.c_uint32),
		('APB1LPENR',	ctypes.c_uint32),
		('CSR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct RI_TypeDef

class RI_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ICR',	ctypes.c_uint32),
		('ASCR1',	ctypes.c_uint32),
		('ASCR2',	ctypes.c_uint32),
		('HYSCR1',	ctypes.c_uint32),
		('HYSCR2',	ctypes.c_uint32),
		('HYSCR3',	ctypes.c_uint32),
		('HYSCR4',	ctypes.c_uint32),
		('ASMR1',	ctypes.c_uint32),
		('CMR1',	ctypes.c_uint32),
		('CICR1',	ctypes.c_uint32),
		('ASMR2',	ctypes.c_uint32),
		('CMR2',	ctypes.c_uint32),
		('CICR2',	ctypes.c_uint32),
		('ASMR3',	ctypes.c_uint32),
		('CMR3',	ctypes.c_uint32),
		('CICR3',	ctypes.c_uint32),
		('ASMR4',	ctypes.c_uint32),
		('CMR4',	ctypes.c_uint32),
		('CICR4',	ctypes.c_uint32),
		('ASMR5',	ctypes.c_uint32),
		('CMR5',	ctypes.c_uint32),
		('CICR5',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct RTC_TypeDef

class RTC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('TR',	ctypes.c_uint32),
		('DR',	ctypes.c_uint32),
		('CR',	ctypes.c_uint32),
		('ISR',	ctypes.c_uint32),
		('PRER',	ctypes.c_uint32),
		('WUTR',	ctypes.c_uint32),
		('CALIBR',	ctypes.c_uint32),
		('ALRMAR',	ctypes.c_uint32),
		('ALRMBR',	ctypes.c_uint32),
		('WPR',	ctypes.c_uint32),
		('SSR',	ctypes.c_uint32),
		('SHIFTR',	ctypes.c_uint32),
		('TSTR',	ctypes.c_uint32),
		('TSDR',	ctypes.c_uint32),
		('TSSSR',	ctypes.c_uint32),
		('CALR',	ctypes.c_uint32),
		('TAFCR',	ctypes.c_uint32),
		('ALRMASSR',	ctypes.c_uint32),
		('ALRMBSSR',	ctypes.c_uint32),
		('RESERVED7',	ctypes.c_uint32),
		('BKP0R',	ctypes.c_uint32),
		('BKP1R',	ctypes.c_uint32),
		('BKP2R',	ctypes.c_uint32),
		('BKP3R',	ctypes.c_uint32),
		('BKP4R',	ctypes.c_uint32),
		('BKP5R',	ctypes.c_uint32),
		('BKP6R',	ctypes.c_uint32),
		('BKP7R',	ctypes.c_uint32),
		('BKP8R',	ctypes.c_uint32),
		('BKP9R',	ctypes.c_uint32),
		('BKP10R',	ctypes.c_uint32),
		('BKP11R',	ctypes.c_uint32),
		('BKP12R',	ctypes.c_uint32),
		('BKP13R',	ctypes.c_uint32),
		('BKP14R',	ctypes.c_uint32),
		('BKP15R',	ctypes.c_uint32),
		('BKP16R',	ctypes.c_uint32),
		('BKP17R',	ctypes.c_uint32),
		('BKP18R',	ctypes.c_uint32),
		('BKP19R',	ctypes.c_uint32),
		('BKP20R',	ctypes.c_uint32),
		('BKP21R',	ctypes.c_uint32),
		('BKP22R',	ctypes.c_uint32),
		('BKP23R',	ctypes.c_uint32),
		('BKP24R',	ctypes.c_uint32),
		('BKP25R',	ctypes.c_uint32),
		('BKP26R',	ctypes.c_uint32),
		('BKP27R',	ctypes.c_uint32),
		('BKP28R',	ctypes.c_uint32),
		('BKP29R',	ctypes.c_uint32),
		('BKP30R',	ctypes.c_uint32),
		('BKP31R',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct SDIO_TypeDef

class SDIO_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('POWER',	ctypes.c_uint32),
		('CLKCR',	ctypes.c_uint32),
		('ARG',	ctypes.c_uint32),
		('CMD',	ctypes.c_uint32),
		('RESPCMD',	ctypes.c_uint32),
		('RESP1',	ctypes.c_uint32),
		('RESP2',	ctypes.c_uint32),
		('RESP3',	ctypes.c_uint32),
		('RESP4',	ctypes.c_uint32),
		('DTIMER',	ctypes.c_uint32),
		('DLEN',	ctypes.c_uint32),
		('DCTRL',	ctypes.c_uint32),
		('DCOUNT',	ctypes.c_uint32),
		('STA',	ctypes.c_uint32),
		('ICR',	ctypes.c_uint32),
		('MASK',	ctypes.c_uint32),
		('RESERVED0',	ctypes.c_uint32 * 2),
		('FIFOCNT',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32 * 13),
		('FIFO',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct SPI_TypeDef

class SPI_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR1',	ctypes.c_uint16),
		('RESERVED0',	ctypes.c_uint16),
		('CR2',	ctypes.c_uint16),
		('RESERVED1',	ctypes.c_uint16),
		('SR',	ctypes.c_uint16),
		('RESERVED2',	ctypes.c_uint16),
		('DR',	ctypes.c_uint16),
		('RESERVED3',	ctypes.c_uint16),
		('CRCPR',	ctypes.c_uint16),
		('RESERVED4',	ctypes.c_uint16),
		('RXCRCR',	ctypes.c_uint16),
		('RESERVED5',	ctypes.c_uint16),
		('TXCRCR',	ctypes.c_uint16),
		('RESERVED6',	ctypes.c_uint16),
		('I2SCFGR',	ctypes.c_uint16),
		('RESERVED7',	ctypes.c_uint16),
		('I2SPR',	ctypes.c_uint16),
		('RESERVED8',	ctypes.c_uint16),
	]
	def ref(self):
		return ctypes.byref(self)

# struct TIM_TypeDef

class TIM_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR1',	ctypes.c_uint16),
		('RESERVED0',	ctypes.c_uint16),
		('CR2',	ctypes.c_uint16),
		('RESERVED1',	ctypes.c_uint16),
		('SMCR',	ctypes.c_uint16),
		('RESERVED2',	ctypes.c_uint16),
		('DIER',	ctypes.c_uint16),
		('RESERVED3',	ctypes.c_uint16),
		('SR',	ctypes.c_uint16),
		('RESERVED4',	ctypes.c_uint16),
		('EGR',	ctypes.c_uint16),
		('RESERVED5',	ctypes.c_uint16),
		('CCMR1',	ctypes.c_uint16),
		('RESERVED6',	ctypes.c_uint16),
		('CCMR2',	ctypes.c_uint16),
		('RESERVED7',	ctypes.c_uint16),
		('CCER',	ctypes.c_uint16),
		('RESERVED8',	ctypes.c_uint16),
		('CNT',	ctypes.c_uint32),
		('PSC',	ctypes.c_uint16),
		('RESERVED10',	ctypes.c_uint16),
		('ARR',	ctypes.c_uint32),
		('RESERVED12',	ctypes.c_uint32),
		('CCR1',	ctypes.c_uint32),
		('CCR2',	ctypes.c_uint32),
		('CCR3',	ctypes.c_uint32),
		('CCR4',	ctypes.c_uint32),
		('RESERVED17',	ctypes.c_uint32),
		('DCR',	ctypes.c_uint16),
		('RESERVED18',	ctypes.c_uint16),
		('DMAR',	ctypes.c_uint16),
		('RESERVED19',	ctypes.c_uint16),
		('OR',	ctypes.c_uint16),
		('RESERVED20',	ctypes.c_uint16),
	]
	def ref(self):
		return ctypes.byref(self)

# struct USART_TypeDef

class USART_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('SR',	ctypes.c_uint16),
		('RESERVED0',	ctypes.c_uint16),
		('DR',	ctypes.c_uint16),
		('RESERVED1',	ctypes.c_uint16),
		('BRR',	ctypes.c_uint16),
		('RESERVED2',	ctypes.c_uint16),
		('CR1',	ctypes.c_uint16),
		('RESERVED3',	ctypes.c_uint16),
		('CR2',	ctypes.c_uint16),
		('RESERVED4',	ctypes.c_uint16),
		('CR3',	ctypes.c_uint16),
		('RESERVED5',	ctypes.c_uint16),
		('GTPR',	ctypes.c_uint16),
		('RESERVED6',	ctypes.c_uint16),
	]
	def ref(self):
		return ctypes.byref(self)

# struct WWDG_TypeDef

class WWDG_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('CFR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file system_stm32l1xx.h : 

# empty define __SYSTEM_STM32L1XX_H
# Skip SystemCoreClock : no need parse
# ----------------------------------------

# file core_cm3.h : 

# empty define __CORE_CM3_H_GENERIC
__CM3_CMSIS_VERSION_MAIN = 0x3
__CM3_CMSIS_VERSION_SUB = 0x20
__CM3_CMSIS_VERSION = 0x30020
__CORTEX_M = 0x3
# Skip __INLINE : no need parse
# Skip __STATIC_INLINE : no need parse
# Skip __ASM : no need parse
# Skip __INLINE : no need parse
# Skip __STATIC_INLINE : no need parse
# Skip __ASM : no need parse
# Skip __INLINE : no need parse
# Skip __STATIC_INLINE : no need parse
# Skip __ASM : no need parse
# Skip __STATIC_INLINE : no need parse
# Skip __ASM : no need parse
# Skip __INLINE : no need parse
# Skip __STATIC_INLINE : no need parse
# Skip __ASM : no need parse
# Skip __INLINE : no need parse
# Skip __STATIC_INLINE : no need parse
# Skip __FPU_USED : no need parse
# empty define __CORE_CM3_H_DEPENDANT
# Skip __CM3_REV : no need parse
# Skip __MPU_PRESENT : no need parse
# Skip __NVIC_PRIO_BITS : no need parse
# Skip __Vendor_SysTickConfig : no need parse
# Skip __I : no need parse
# Skip __I : no need parse
# Skip __O : no need parse
# Skip __IO : no need parse
# Skip NVIC_STIR_INTID_Pos : no need parse
# Skip NVIC_STIR_INTID_Msk : no need parse
# Skip SCB_CPUID_IMPLEMENTER_Pos : no need parse
# Skip SCB_CPUID_IMPLEMENTER_Msk : no need parse
# Skip SCB_CPUID_VARIANT_Pos : no need parse
# Skip SCB_CPUID_VARIANT_Msk : no need parse
# Skip SCB_CPUID_ARCHITECTURE_Pos : no need parse
# Skip SCB_CPUID_ARCHITECTURE_Msk : no need parse
# Skip SCB_CPUID_PARTNO_Pos : no need parse
# Skip SCB_CPUID_PARTNO_Msk : no need parse
# Skip SCB_CPUID_REVISION_Pos : no need parse
# Skip SCB_CPUID_REVISION_Msk : no need parse
# Skip SCB_ICSR_NMIPENDSET_Pos : no need parse
# Skip SCB_ICSR_NMIPENDSET_Msk : no need parse
# Skip SCB_ICSR_PENDSVSET_Pos : no need parse
# Skip SCB_ICSR_PENDSVSET_Msk : no need parse
# Skip SCB_ICSR_PENDSVCLR_Pos : no need parse
# Skip SCB_ICSR_PENDSVCLR_Msk : no need parse
# Skip SCB_ICSR_PENDSTSET_Pos : no need parse
# Skip SCB_ICSR_PENDSTSET_Msk : no need parse
# Skip SCB_ICSR_PENDSTCLR_Pos : no need parse
# Skip SCB_ICSR_PENDSTCLR_Msk : no need parse
# Skip SCB_ICSR_ISRPREEMPT_Pos : no need parse
# Skip SCB_ICSR_ISRPREEMPT_Msk : no need parse
# Skip SCB_ICSR_ISRPENDING_Pos : no need parse
# Skip SCB_ICSR_ISRPENDING_Msk : no need parse
# Skip SCB_ICSR_VECTPENDING_Pos : no need parse
# Skip SCB_ICSR_VECTPENDING_Msk : no need parse
# Skip SCB_ICSR_RETTOBASE_Pos : no need parse
# Skip SCB_ICSR_RETTOBASE_Msk : no need parse
# Skip SCB_ICSR_VECTACTIVE_Pos : no need parse
# Skip SCB_ICSR_VECTACTIVE_Msk : no need parse
# Skip SCB_VTOR_TBLBASE_Pos : no need parse
# Skip SCB_VTOR_TBLBASE_Msk : no need parse
# Skip SCB_VTOR_TBLOFF_Pos : no need parse
# Skip SCB_VTOR_TBLOFF_Msk : no need parse
# Skip SCB_VTOR_TBLOFF_Pos : no need parse
# Skip SCB_VTOR_TBLOFF_Msk : no need parse
# Skip SCB_AIRCR_VECTKEY_Pos : no need parse
# Skip SCB_AIRCR_VECTKEY_Msk : no need parse
# Skip SCB_AIRCR_VECTKEYSTAT_Pos : no need parse
# Skip SCB_AIRCR_VECTKEYSTAT_Msk : no need parse
# Skip SCB_AIRCR_ENDIANESS_Pos : no need parse
# Skip SCB_AIRCR_ENDIANESS_Msk : no need parse
# Skip SCB_AIRCR_PRIGROUP_Pos : no need parse
# Skip SCB_AIRCR_PRIGROUP_Msk : no need parse
# Skip SCB_AIRCR_SYSRESETREQ_Pos : no need parse
# Skip SCB_AIRCR_SYSRESETREQ_Msk : no need parse
# Skip SCB_AIRCR_VECTCLRACTIVE_Pos : no need parse
# Skip SCB_AIRCR_VECTCLRACTIVE_Msk : no need parse
# Skip SCB_AIRCR_VECTRESET_Pos : no need parse
# Skip SCB_AIRCR_VECTRESET_Msk : no need parse
# Skip SCB_SCR_SEVONPEND_Pos : no need parse
# Skip SCB_SCR_SEVONPEND_Msk : no need parse
# Skip SCB_SCR_SLEEPDEEP_Pos : no need parse
# Skip SCB_SCR_SLEEPDEEP_Msk : no need parse
# Skip SCB_SCR_SLEEPONEXIT_Pos : no need parse
# Skip SCB_SCR_SLEEPONEXIT_Msk : no need parse
# Skip SCB_CCR_STKALIGN_Pos : no need parse
# Skip SCB_CCR_STKALIGN_Msk : no need parse
# Skip SCB_CCR_BFHFNMIGN_Pos : no need parse
# Skip SCB_CCR_BFHFNMIGN_Msk : no need parse
# Skip SCB_CCR_DIV_0_TRP_Pos : no need parse
# Skip SCB_CCR_DIV_0_TRP_Msk : no need parse
# Skip SCB_CCR_UNALIGN_TRP_Pos : no need parse
# Skip SCB_CCR_UNALIGN_TRP_Msk : no need parse
# Skip SCB_CCR_USERSETMPEND_Pos : no need parse
# Skip SCB_CCR_USERSETMPEND_Msk : no need parse
# Skip SCB_CCR_NONBASETHRDENA_Pos : no need parse
# Skip SCB_CCR_NONBASETHRDENA_Msk : no need parse
# Skip SCB_SHCSR_USGFAULTENA_Pos : no need parse
# Skip SCB_SHCSR_USGFAULTENA_Msk : no need parse
# Skip SCB_SHCSR_BUSFAULTENA_Pos : no need parse
# Skip SCB_SHCSR_BUSFAULTENA_Msk : no need parse
# Skip SCB_SHCSR_MEMFAULTENA_Pos : no need parse
# Skip SCB_SHCSR_MEMFAULTENA_Msk : no need parse
# Skip SCB_SHCSR_SVCALLPENDED_Pos : no need parse
# Skip SCB_SHCSR_SVCALLPENDED_Msk : no need parse
# Skip SCB_SHCSR_BUSFAULTPENDED_Pos : no need parse
# Skip SCB_SHCSR_BUSFAULTPENDED_Msk : no need parse
# Skip SCB_SHCSR_MEMFAULTPENDED_Pos : no need parse
# Skip SCB_SHCSR_MEMFAULTPENDED_Msk : no need parse
# Skip SCB_SHCSR_USGFAULTPENDED_Pos : no need parse
# Skip SCB_SHCSR_USGFAULTPENDED_Msk : no need parse
# Skip SCB_SHCSR_SYSTICKACT_Pos : no need parse
# Skip SCB_SHCSR_SYSTICKACT_Msk : no need parse
# Skip SCB_SHCSR_PENDSVACT_Pos : no need parse
# Skip SCB_SHCSR_PENDSVACT_Msk : no need parse
# Skip SCB_SHCSR_MONITORACT_Pos : no need parse
# Skip SCB_SHCSR_MONITORACT_Msk : no need parse
# Skip SCB_SHCSR_SVCALLACT_Pos : no need parse
# Skip SCB_SHCSR_SVCALLACT_Msk : no need parse
# Skip SCB_SHCSR_USGFAULTACT_Pos : no need parse
# Skip SCB_SHCSR_USGFAULTACT_Msk : no need parse
# Skip SCB_SHCSR_BUSFAULTACT_Pos : no need parse
# Skip SCB_SHCSR_BUSFAULTACT_Msk : no need parse
# Skip SCB_SHCSR_MEMFAULTACT_Pos : no need parse
# Skip SCB_SHCSR_MEMFAULTACT_Msk : no need parse
# Skip SCB_CFSR_USGFAULTSR_Pos : no need parse
# Skip SCB_CFSR_USGFAULTSR_Msk : no need parse
# Skip SCB_CFSR_BUSFAULTSR_Pos : no need parse
# Skip SCB_CFSR_BUSFAULTSR_Msk : no need parse
# Skip SCB_CFSR_MEMFAULTSR_Pos : no need parse
# Skip SCB_CFSR_MEMFAULTSR_Msk : no need parse
# Skip SCB_HFSR_DEBUGEVT_Pos : no need parse
# Skip SCB_HFSR_DEBUGEVT_Msk : no need parse
# Skip SCB_HFSR_FORCED_Pos : no need parse
# Skip SCB_HFSR_FORCED_Msk : no need parse
# Skip SCB_HFSR_VECTTBL_Pos : no need parse
# Skip SCB_HFSR_VECTTBL_Msk : no need parse
# Skip SCB_DFSR_EXTERNAL_Pos : no need parse
# Skip SCB_DFSR_EXTERNAL_Msk : no need parse
# Skip SCB_DFSR_VCATCH_Pos : no need parse
# Skip SCB_DFSR_VCATCH_Msk : no need parse
# Skip SCB_DFSR_DWTTRAP_Pos : no need parse
# Skip SCB_DFSR_DWTTRAP_Msk : no need parse
# Skip SCB_DFSR_BKPT_Pos : no need parse
# Skip SCB_DFSR_BKPT_Msk : no need parse
# Skip SCB_DFSR_HALTED_Pos : no need parse
# Skip SCB_DFSR_HALTED_Msk : no need parse
# Skip SCnSCB_ICTR_INTLINESNUM_Pos : no need parse
# Skip SCnSCB_ICTR_INTLINESNUM_Msk : no need parse
# Skip SCnSCB_ACTLR_DISFOLD_Pos : no need parse
# Skip SCnSCB_ACTLR_DISFOLD_Msk : no need parse
# Skip SCnSCB_ACTLR_DISDEFWBUF_Pos : no need parse
# Skip SCnSCB_ACTLR_DISDEFWBUF_Msk : no need parse
# Skip SCnSCB_ACTLR_DISMCYCINT_Pos : no need parse
# Skip SCnSCB_ACTLR_DISMCYCINT_Msk : no need parse
# Skip SysTick_CTRL_COUNTFLAG_Pos : no need parse
# Skip SysTick_CTRL_COUNTFLAG_Msk : no need parse
# Skip SysTick_CTRL_CLKSOURCE_Pos : no need parse
# Skip SysTick_CTRL_CLKSOURCE_Msk : no need parse
# Skip SysTick_CTRL_TICKINT_Pos : no need parse
# Skip SysTick_CTRL_TICKINT_Msk : no need parse
# Skip SysTick_CTRL_ENABLE_Pos : no need parse
# Skip SysTick_CTRL_ENABLE_Msk : no need parse
# Skip SysTick_LOAD_RELOAD_Pos : no need parse
# Skip SysTick_LOAD_RELOAD_Msk : no need parse
# Skip SysTick_VAL_CURRENT_Pos : no need parse
# Skip SysTick_VAL_CURRENT_Msk : no need parse
# Skip SysTick_CALIB_NOREF_Pos : no need parse
# Skip SysTick_CALIB_NOREF_Msk : no need parse
# Skip SysTick_CALIB_SKEW_Pos : no need parse
# Skip SysTick_CALIB_SKEW_Msk : no need parse
# Skip SysTick_CALIB_TENMS_Pos : no need parse
# Skip SysTick_CALIB_TENMS_Msk : no need parse
# Skip ITM_TPR_PRIVMASK_Pos : no need parse
# Skip ITM_TPR_PRIVMASK_Msk : no need parse
# Skip ITM_TCR_BUSY_Pos : no need parse
# Skip ITM_TCR_BUSY_Msk : no need parse
# Skip ITM_TCR_TraceBusID_Pos : no need parse
# Skip ITM_TCR_TraceBusID_Msk : no need parse
# Skip ITM_TCR_GTSFREQ_Pos : no need parse
# Skip ITM_TCR_GTSFREQ_Msk : no need parse
# Skip ITM_TCR_TSPrescale_Pos : no need parse
# Skip ITM_TCR_TSPrescale_Msk : no need parse
# Skip ITM_TCR_SWOENA_Pos : no need parse
# Skip ITM_TCR_SWOENA_Msk : no need parse
# Skip ITM_TCR_DWTENA_Pos : no need parse
# Skip ITM_TCR_DWTENA_Msk : no need parse
# Skip ITM_TCR_SYNCENA_Pos : no need parse
# Skip ITM_TCR_SYNCENA_Msk : no need parse
# Skip ITM_TCR_TSENA_Pos : no need parse
# Skip ITM_TCR_TSENA_Msk : no need parse
# Skip ITM_TCR_ITMENA_Pos : no need parse
# Skip ITM_TCR_ITMENA_Msk : no need parse
# Skip ITM_IWR_ATVALIDM_Pos : no need parse
# Skip ITM_IWR_ATVALIDM_Msk : no need parse
# Skip ITM_IRR_ATREADYM_Pos : no need parse
# Skip ITM_IRR_ATREADYM_Msk : no need parse
# Skip ITM_IMCR_INTEGRATION_Pos : no need parse
# Skip ITM_IMCR_INTEGRATION_Msk : no need parse
# Skip ITM_LSR_ByteAcc_Pos : no need parse
# Skip ITM_LSR_ByteAcc_Msk : no need parse
# Skip ITM_LSR_Access_Pos : no need parse
# Skip ITM_LSR_Access_Msk : no need parse
# Skip ITM_LSR_Present_Pos : no need parse
# Skip ITM_LSR_Present_Msk : no need parse
# Skip DWT_CTRL_NUMCOMP_Pos : no need parse
# Skip DWT_CTRL_NUMCOMP_Msk : no need parse
# Skip DWT_CTRL_NOTRCPKT_Pos : no need parse
# Skip DWT_CTRL_NOTRCPKT_Msk : no need parse
# Skip DWT_CTRL_NOEXTTRIG_Pos : no need parse
# Skip DWT_CTRL_NOEXTTRIG_Msk : no need parse
# Skip DWT_CTRL_NOCYCCNT_Pos : no need parse
# Skip DWT_CTRL_NOCYCCNT_Msk : no need parse
# Skip DWT_CTRL_NOPRFCNT_Pos : no need parse
# Skip DWT_CTRL_NOPRFCNT_Msk : no need parse
# Skip DWT_CTRL_CYCEVTENA_Pos : no need parse
# Skip DWT_CTRL_CYCEVTENA_Msk : no need parse
# Skip DWT_CTRL_FOLDEVTENA_Pos : no need parse
# Skip DWT_CTRL_FOLDEVTENA_Msk : no need parse
# Skip DWT_CTRL_LSUEVTENA_Pos : no need parse
# Skip DWT_CTRL_LSUEVTENA_Msk : no need parse
# Skip DWT_CTRL_SLEEPEVTENA_Pos : no need parse
# Skip DWT_CTRL_SLEEPEVTENA_Msk : no need parse
# Skip DWT_CTRL_EXCEVTENA_Pos : no need parse
# Skip DWT_CTRL_EXCEVTENA_Msk : no need parse
# Skip DWT_CTRL_CPIEVTENA_Pos : no need parse
# Skip DWT_CTRL_CPIEVTENA_Msk : no need parse
# Skip DWT_CTRL_EXCTRCENA_Pos : no need parse
# Skip DWT_CTRL_EXCTRCENA_Msk : no need parse
# Skip DWT_CTRL_PCSAMPLENA_Pos : no need parse
# Skip DWT_CTRL_PCSAMPLENA_Msk : no need parse
# Skip DWT_CTRL_SYNCTAP_Pos : no need parse
# Skip DWT_CTRL_SYNCTAP_Msk : no need parse
# Skip DWT_CTRL_CYCTAP_Pos : no need parse
# Skip DWT_CTRL_CYCTAP_Msk : no need parse
# Skip DWT_CTRL_POSTINIT_Pos : no need parse
# Skip DWT_CTRL_POSTINIT_Msk : no need parse
# Skip DWT_CTRL_POSTPRESET_Pos : no need parse
# Skip DWT_CTRL_POSTPRESET_Msk : no need parse
# Skip DWT_CTRL_CYCCNTENA_Pos : no need parse
# Skip DWT_CTRL_CYCCNTENA_Msk : no need parse
# Skip DWT_CPICNT_CPICNT_Pos : no need parse
# Skip DWT_CPICNT_CPICNT_Msk : no need parse
# Skip DWT_EXCCNT_EXCCNT_Pos : no need parse
# Skip DWT_EXCCNT_EXCCNT_Msk : no need parse
# Skip DWT_SLEEPCNT_SLEEPCNT_Pos : no need parse
# Skip DWT_SLEEPCNT_SLEEPCNT_Msk : no need parse
# Skip DWT_LSUCNT_LSUCNT_Pos : no need parse
# Skip DWT_LSUCNT_LSUCNT_Msk : no need parse
# Skip DWT_FOLDCNT_FOLDCNT_Pos : no need parse
# Skip DWT_FOLDCNT_FOLDCNT_Msk : no need parse
# Skip DWT_MASK_MASK_Pos : no need parse
# Skip DWT_MASK_MASK_Msk : no need parse
# Skip DWT_FUNCTION_MATCHED_Pos : no need parse
# Skip DWT_FUNCTION_MATCHED_Msk : no need parse
# Skip DWT_FUNCTION_DATAVADDR1_Pos : no need parse
# Skip DWT_FUNCTION_DATAVADDR1_Msk : no need parse
# Skip DWT_FUNCTION_DATAVADDR0_Pos : no need parse
# Skip DWT_FUNCTION_DATAVADDR0_Msk : no need parse
# Skip DWT_FUNCTION_DATAVSIZE_Pos : no need parse
# Skip DWT_FUNCTION_DATAVSIZE_Msk : no need parse
# Skip DWT_FUNCTION_LNK1ENA_Pos : no need parse
# Skip DWT_FUNCTION_LNK1ENA_Msk : no need parse
# Skip DWT_FUNCTION_DATAVMATCH_Pos : no need parse
# Skip DWT_FUNCTION_DATAVMATCH_Msk : no need parse
# Skip DWT_FUNCTION_CYCMATCH_Pos : no need parse
# Skip DWT_FUNCTION_CYCMATCH_Msk : no need parse
# Skip DWT_FUNCTION_EMITRANGE_Pos : no need parse
# Skip DWT_FUNCTION_EMITRANGE_Msk : no need parse
# Skip DWT_FUNCTION_FUNCTION_Pos : no need parse
# Skip DWT_FUNCTION_FUNCTION_Msk : no need parse
# Skip TPI_ACPR_PRESCALER_Pos : no need parse
# Skip TPI_ACPR_PRESCALER_Msk : no need parse
# Skip TPI_SPPR_TXMODE_Pos : no need parse
# Skip TPI_SPPR_TXMODE_Msk : no need parse
# Skip TPI_FFSR_FtNonStop_Pos : no need parse
# Skip TPI_FFSR_FtNonStop_Msk : no need parse
# Skip TPI_FFSR_TCPresent_Pos : no need parse
# Skip TPI_FFSR_TCPresent_Msk : no need parse
# Skip TPI_FFSR_FtStopped_Pos : no need parse
# Skip TPI_FFSR_FtStopped_Msk : no need parse
# Skip TPI_FFSR_FlInProg_Pos : no need parse
# Skip TPI_FFSR_FlInProg_Msk : no need parse
# Skip TPI_FFCR_TrigIn_Pos : no need parse
# Skip TPI_FFCR_TrigIn_Msk : no need parse
# Skip TPI_FFCR_EnFCont_Pos : no need parse
# Skip TPI_FFCR_EnFCont_Msk : no need parse
# Skip TPI_TRIGGER_TRIGGER_Pos : no need parse
# Skip TPI_TRIGGER_TRIGGER_Msk : no need parse
# Skip TPI_FIFO0_ITM_ATVALID_Pos : no need parse
# Skip TPI_FIFO0_ITM_ATVALID_Msk : no need parse
# Skip TPI_FIFO0_ITM_bytecount_Pos : no need parse
# Skip TPI_FIFO0_ITM_bytecount_Msk : no need parse
# Skip TPI_FIFO0_ETM_ATVALID_Pos : no need parse
# Skip TPI_FIFO0_ETM_ATVALID_Msk : no need parse
# Skip TPI_FIFO0_ETM_bytecount_Pos : no need parse
# Skip TPI_FIFO0_ETM_bytecount_Msk : no need parse
# Skip TPI_FIFO0_ETM2_Pos : no need parse
# Skip TPI_FIFO0_ETM2_Msk : no need parse
# Skip TPI_FIFO0_ETM1_Pos : no need parse
# Skip TPI_FIFO0_ETM1_Msk : no need parse
# Skip TPI_FIFO0_ETM0_Pos : no need parse
# Skip TPI_FIFO0_ETM0_Msk : no need parse
# Skip TPI_ITATBCTR2_ATREADY_Pos : no need parse
# Skip TPI_ITATBCTR2_ATREADY_Msk : no need parse
# Skip TPI_FIFO1_ITM_ATVALID_Pos : no need parse
# Skip TPI_FIFO1_ITM_ATVALID_Msk : no need parse
# Skip TPI_FIFO1_ITM_bytecount_Pos : no need parse
# Skip TPI_FIFO1_ITM_bytecount_Msk : no need parse
# Skip TPI_FIFO1_ETM_ATVALID_Pos : no need parse
# Skip TPI_FIFO1_ETM_ATVALID_Msk : no need parse
# Skip TPI_FIFO1_ETM_bytecount_Pos : no need parse
# Skip TPI_FIFO1_ETM_bytecount_Msk : no need parse
# Skip TPI_FIFO1_ITM2_Pos : no need parse
# Skip TPI_FIFO1_ITM2_Msk : no need parse
# Skip TPI_FIFO1_ITM1_Pos : no need parse
# Skip TPI_FIFO1_ITM1_Msk : no need parse
# Skip TPI_FIFO1_ITM0_Pos : no need parse
# Skip TPI_FIFO1_ITM0_Msk : no need parse
# Skip TPI_ITATBCTR0_ATREADY_Pos : no need parse
# Skip TPI_ITATBCTR0_ATREADY_Msk : no need parse
# Skip TPI_ITCTRL_Mode_Pos : no need parse
# Skip TPI_ITCTRL_Mode_Msk : no need parse
# Skip TPI_DEVID_NRZVALID_Pos : no need parse
# Skip TPI_DEVID_NRZVALID_Msk : no need parse
# Skip TPI_DEVID_MANCVALID_Pos : no need parse
# Skip TPI_DEVID_MANCVALID_Msk : no need parse
# Skip TPI_DEVID_PTINVALID_Pos : no need parse
# Skip TPI_DEVID_PTINVALID_Msk : no need parse
# Skip TPI_DEVID_MinBufSz_Pos : no need parse
# Skip TPI_DEVID_MinBufSz_Msk : no need parse
# Skip TPI_DEVID_AsynClkIn_Pos : no need parse
# Skip TPI_DEVID_AsynClkIn_Msk : no need parse
# Skip TPI_DEVID_NrTraceInput_Pos : no need parse
# Skip TPI_DEVID_NrTraceInput_Msk : no need parse
# Skip TPI_DEVTYPE_SubType_Pos : no need parse
# Skip TPI_DEVTYPE_SubType_Msk : no need parse
# Skip TPI_DEVTYPE_MajorType_Pos : no need parse
# Skip TPI_DEVTYPE_MajorType_Msk : no need parse
# Skip MPU_TYPE_IREGION_Pos : no need parse
# Skip MPU_TYPE_IREGION_Msk : no need parse
# Skip MPU_TYPE_DREGION_Pos : no need parse
# Skip MPU_TYPE_DREGION_Msk : no need parse
# Skip MPU_TYPE_SEPARATE_Pos : no need parse
# Skip MPU_TYPE_SEPARATE_Msk : no need parse
# Skip MPU_CTRL_PRIVDEFENA_Pos : no need parse
# Skip MPU_CTRL_PRIVDEFENA_Msk : no need parse
# Skip MPU_CTRL_HFNMIENA_Pos : no need parse
# Skip MPU_CTRL_HFNMIENA_Msk : no need parse
# Skip MPU_CTRL_ENABLE_Pos : no need parse
# Skip MPU_CTRL_ENABLE_Msk : no need parse
# Skip MPU_RNR_REGION_Pos : no need parse
# Skip MPU_RNR_REGION_Msk : no need parse
# Skip MPU_RBAR_ADDR_Pos : no need parse
# Skip MPU_RBAR_ADDR_Msk : no need parse
# Skip MPU_RBAR_VALID_Pos : no need parse
# Skip MPU_RBAR_VALID_Msk : no need parse
# Skip MPU_RBAR_REGION_Pos : no need parse
# Skip MPU_RBAR_REGION_Msk : no need parse
# Skip MPU_RASR_ATTRS_Pos : no need parse
# Skip MPU_RASR_ATTRS_Msk : no need parse
# Skip MPU_RASR_XN_Pos : no need parse
# Skip MPU_RASR_XN_Msk : no need parse
# Skip MPU_RASR_AP_Pos : no need parse
# Skip MPU_RASR_AP_Msk : no need parse
# Skip MPU_RASR_TEX_Pos : no need parse
# Skip MPU_RASR_TEX_Msk : no need parse
# Skip MPU_RASR_S_Pos : no need parse
# Skip MPU_RASR_S_Msk : no need parse
# Skip MPU_RASR_C_Pos : no need parse
# Skip MPU_RASR_C_Msk : no need parse
# Skip MPU_RASR_B_Pos : no need parse
# Skip MPU_RASR_B_Msk : no need parse
# Skip MPU_RASR_SRD_Pos : no need parse
# Skip MPU_RASR_SRD_Msk : no need parse
# Skip MPU_RASR_SIZE_Pos : no need parse
# Skip MPU_RASR_SIZE_Msk : no need parse
# Skip MPU_RASR_ENABLE_Pos : no need parse
# Skip MPU_RASR_ENABLE_Msk : no need parse
# Skip CoreDebug_DHCSR_DBGKEY_Pos : no need parse
# Skip CoreDebug_DHCSR_DBGKEY_Msk : no need parse
# Skip CoreDebug_DHCSR_S_RESET_ST_Pos : no need parse
# Skip CoreDebug_DHCSR_S_RESET_ST_Msk : no need parse
# Skip CoreDebug_DHCSR_S_RETIRE_ST_Pos : no need parse
# Skip CoreDebug_DHCSR_S_RETIRE_ST_Msk : no need parse
# Skip CoreDebug_DHCSR_S_LOCKUP_Pos : no need parse
# Skip CoreDebug_DHCSR_S_LOCKUP_Msk : no need parse
# Skip CoreDebug_DHCSR_S_SLEEP_Pos : no need parse
# Skip CoreDebug_DHCSR_S_SLEEP_Msk : no need parse
# Skip CoreDebug_DHCSR_S_HALT_Pos : no need parse
# Skip CoreDebug_DHCSR_S_HALT_Msk : no need parse
# Skip CoreDebug_DHCSR_S_REGRDY_Pos : no need parse
# Skip CoreDebug_DHCSR_S_REGRDY_Msk : no need parse
# Skip CoreDebug_DHCSR_C_SNAPSTALL_Pos : no need parse
# Skip CoreDebug_DHCSR_C_SNAPSTALL_Msk : no need parse
# Skip CoreDebug_DHCSR_C_MASKINTS_Pos : no need parse
# Skip CoreDebug_DHCSR_C_MASKINTS_Msk : no need parse
# Skip CoreDebug_DHCSR_C_STEP_Pos : no need parse
# Skip CoreDebug_DHCSR_C_STEP_Msk : no need parse
# Skip CoreDebug_DHCSR_C_HALT_Pos : no need parse
# Skip CoreDebug_DHCSR_C_HALT_Msk : no need parse
# Skip CoreDebug_DHCSR_C_DEBUGEN_Pos : no need parse
# Skip CoreDebug_DHCSR_C_DEBUGEN_Msk : no need parse
# Skip CoreDebug_DCRSR_REGWnR_Pos : no need parse
# Skip CoreDebug_DCRSR_REGWnR_Msk : no need parse
# Skip CoreDebug_DCRSR_REGSEL_Pos : no need parse
# Skip CoreDebug_DCRSR_REGSEL_Msk : no need parse
# Skip CoreDebug_DEMCR_TRCENA_Pos : no need parse
# Skip CoreDebug_DEMCR_TRCENA_Msk : no need parse
# Skip CoreDebug_DEMCR_MON_REQ_Pos : no need parse
# Skip CoreDebug_DEMCR_MON_REQ_Msk : no need parse
# Skip CoreDebug_DEMCR_MON_STEP_Pos : no need parse
# Skip CoreDebug_DEMCR_MON_STEP_Msk : no need parse
# Skip CoreDebug_DEMCR_MON_PEND_Pos : no need parse
# Skip CoreDebug_DEMCR_MON_PEND_Msk : no need parse
# Skip CoreDebug_DEMCR_MON_EN_Pos : no need parse
# Skip CoreDebug_DEMCR_MON_EN_Msk : no need parse
# Skip CoreDebug_DEMCR_VC_HARDERR_Pos : no need parse
# Skip CoreDebug_DEMCR_VC_HARDERR_Msk : no need parse
# Skip CoreDebug_DEMCR_VC_INTERR_Pos : no need parse
# Skip CoreDebug_DEMCR_VC_INTERR_Msk : no need parse
# Skip CoreDebug_DEMCR_VC_BUSERR_Pos : no need parse
# Skip CoreDebug_DEMCR_VC_BUSERR_Msk : no need parse
# Skip CoreDebug_DEMCR_VC_STATERR_Pos : no need parse
# Skip CoreDebug_DEMCR_VC_STATERR_Msk : no need parse
# Skip CoreDebug_DEMCR_VC_CHKERR_Pos : no need parse
# Skip CoreDebug_DEMCR_VC_CHKERR_Msk : no need parse
# Skip CoreDebug_DEMCR_VC_NOCPERR_Pos : no need parse
# Skip CoreDebug_DEMCR_VC_NOCPERR_Msk : no need parse
# Skip CoreDebug_DEMCR_VC_MMERR_Pos : no need parse
# Skip CoreDebug_DEMCR_VC_MMERR_Msk : no need parse
# Skip CoreDebug_DEMCR_VC_CORERESET_Pos : no need parse
# Skip CoreDebug_DEMCR_VC_CORERESET_Msk : no need parse
# Skip SCS_BASE : no need parse
# Skip ITM_BASE : no need parse
# Skip DWT_BASE : no need parse
# Skip TPI_BASE : no need parse
# Skip CoreDebug_BASE : no need parse
# Skip SysTick_BASE : no need parse
# Skip NVIC_BASE : no need parse
# Skip SCB_BASE : no need parse
# Skip SCnSCB : no need parse
# Skip SCB : no need parse
# Skip SysTick : no need parse
# Skip NVIC : no need parse
# Skip ITM : no need parse
# Skip DWT : no need parse
# Skip TPI : no need parse
# Skip CoreDebug : no need parse
# Skip MPU_BASE : no need parse
# Skip MPU : no need parse
# Skip ITM_RXBUFFER_EMPTY : no need parse
# Skip ITM_RxBuffer : no need parse
# struct union <anon-struct-1>::
# struct union <anon-struct-1>:: : parent
# struct APSR_Type
# struct APSR_Type : declaration_method is not struct
# struct union <anon-struct-2>::
# struct union <anon-struct-2>:: : parent
# struct IPSR_Type
# struct IPSR_Type : declaration_method is not struct
# struct union <anon-struct-3>::
# struct union <anon-struct-3>:: : parent
# struct xPSR_Type
# struct xPSR_Type : declaration_method is not struct
# struct union <anon-struct-4>::
# struct union <anon-struct-4>:: : parent
# struct CONTROL_Type
# struct CONTROL_Type : declaration_method is not struct
# struct NVIC_Type

class NVIC_Type(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct SCB_Type

class SCB_Type(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct SCnSCB_Type

class SCnSCB_Type(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct SysTick_Type

class SysTick_Type(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct ITM_Type

class ITM_Type(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct DWT_Type

class DWT_Type(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct TPI_Type

class TPI_Type(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct MPU_Type

class MPU_Type(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct CoreDebug_Type

class CoreDebug_Type(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_rcc.h : 

# empty define __STM32L1xx_RCC_H
RCC_HSE_OFF = 0x0
RCC_HSE_ON = 0x1
RCC_HSE_Bypass = 0x5
RCC_MSIRange_0 = 0x0
RCC_MSIRange_1 = 0x2000
RCC_MSIRange_2 = 0x4000
RCC_MSIRange_3 = 0x6000
RCC_MSIRange_4 = 0x8000
RCC_MSIRange_5 = 0xA000
RCC_MSIRange_6 = 0xC000
RCC_PLLSource_HSI = 0x0
RCC_PLLSource_HSE = 0x1
RCC_PLLMul_3 = 0x0
RCC_PLLMul_4 = 0x4
RCC_PLLMul_6 = 0x8
RCC_PLLMul_8 = 0xC
RCC_PLLMul_12 = 0x10
RCC_PLLMul_16 = 0x14
RCC_PLLMul_24 = 0x18
RCC_PLLMul_32 = 0x1C
RCC_PLLMul_48 = 0x20
RCC_PLLDiv_2 = 0x40
RCC_PLLDiv_3 = 0x80
RCC_PLLDiv_4 = 0xC0
RCC_SYSCLKSource_MSI = 0x0
RCC_SYSCLKSource_HSI = 0x1
RCC_SYSCLKSource_HSE = 0x2
RCC_SYSCLKSource_PLLCLK = 0x3
RCC_SYSCLK_Div1 = 0x0
RCC_SYSCLK_Div2 = 0x80
RCC_SYSCLK_Div4 = 0x90
RCC_SYSCLK_Div8 = 0xA0
RCC_SYSCLK_Div16 = 0xB0
RCC_SYSCLK_Div64 = 0xC0
RCC_SYSCLK_Div128 = 0xD0
RCC_SYSCLK_Div256 = 0xE0
RCC_SYSCLK_Div512 = 0xF0
RCC_HCLK_Div1 = 0x0
RCC_HCLK_Div2 = 0x400
RCC_HCLK_Div4 = 0x500
RCC_HCLK_Div8 = 0x600
RCC_HCLK_Div16 = 0x700
RCC_IT_LSIRDY = 0x1
RCC_IT_LSERDY = 0x2
RCC_IT_HSIRDY = 0x4
RCC_IT_HSERDY = 0x8
RCC_IT_PLLRDY = 0x10
RCC_IT_MSIRDY = 0x20
RCC_IT_LSECSS = 0x40
RCC_IT_CSS = 0x80
RCC_LSE_OFF = 0x0
RCC_LSE_ON = 0x1
RCC_LSE_Bypass = 0x5
RCC_RTCCLKSource_LSE = 0x10000
RCC_RTCCLKSource_LSI = 0x20000
RCC_RTCCLKSource_HSE_Div2 = 0x30000
RCC_RTCCLKSource_HSE_Div4 = 0x20030000
RCC_RTCCLKSource_HSE_Div8 = 0x40030000
RCC_RTCCLKSource_HSE_Div16 = 0x60030000
RCC_AHBPeriph_GPIOA = 0x1
RCC_AHBPeriph_GPIOB = 0x2
RCC_AHBPeriph_GPIOC = 0x4
RCC_AHBPeriph_GPIOD = 0x8
RCC_AHBPeriph_GPIOE = 0x10
RCC_AHBPeriph_GPIOH = 0x20
RCC_AHBPeriph_GPIOF = 0x40
RCC_AHBPeriph_GPIOG = 0x80
RCC_AHBPeriph_CRC = 0x1000
RCC_AHBPeriph_FLITF = 0x8000
RCC_AHBPeriph_SRAM = 0x10000
RCC_AHBPeriph_DMA1 = 0x1000000
RCC_AHBPeriph_DMA2 = 0x2000000
RCC_AHBPeriph_AES = 0x8000000
RCC_AHBPeriph_FSMC = 0x40000000
RCC_APB2Periph_SYSCFG = 0x1
RCC_APB2Periph_TIM9 = 0x4
RCC_APB2Periph_TIM10 = 0x8
RCC_APB2Periph_TIM11 = 0x10
RCC_APB2Periph_ADC1 = 0x200
RCC_APB2Periph_SDIO = 0x800
RCC_APB2Periph_SPI1 = 0x1000
RCC_APB2Periph_USART1 = 0x4000
RCC_APB1Periph_TIM2 = 0x1
RCC_APB1Periph_TIM3 = 0x2
RCC_APB1Periph_TIM4 = 0x4
RCC_APB1Periph_TIM5 = 0x8
RCC_APB1Periph_TIM6 = 0x10
RCC_APB1Periph_TIM7 = 0x20
RCC_APB1Periph_LCD = 0x200
RCC_APB1Periph_WWDG = 0x800
RCC_APB1Periph_SPI2 = 0x4000
RCC_APB1Periph_SPI3 = 0x8000
RCC_APB1Periph_USART2 = 0x20000
RCC_APB1Periph_USART3 = 0x40000
RCC_APB1Periph_UART4 = 0x80000
RCC_APB1Periph_UART5 = 0x100000
RCC_APB1Periph_I2C1 = 0x200000
RCC_APB1Periph_I2C2 = 0x400000
RCC_APB1Periph_USB = 0x800000
RCC_APB1Periph_PWR = 0x10000000
RCC_APB1Periph_DAC = 0x20000000
RCC_APB1Periph_COMP = 0x80000000
RCC_MCOSource_NoClock = 0x0
RCC_MCOSource_SYSCLK = 0x1
RCC_MCOSource_HSI = 0x2
RCC_MCOSource_MSI = 0x3
RCC_MCOSource_HSE = 0x4
RCC_MCOSource_PLLCLK = 0x5
RCC_MCOSource_LSI = 0x6
RCC_MCOSource_LSE = 0x7
RCC_MCODiv_1 = 0x0
RCC_MCODiv_2 = 0x10
RCC_MCODiv_4 = 0x20
RCC_MCODiv_8 = 0x30
RCC_MCODiv_16 = 0x40
RCC_FLAG_HSIRDY = 0x21
RCC_FLAG_MSIRDY = 0x29
RCC_FLAG_HSERDY = 0x31
RCC_FLAG_PLLRDY = 0x39
RCC_FLAG_LSERDY = 0x49
RCC_FLAG_LSECSS = 0x4A
RCC_FLAG_LSIRDY = 0x41
RCC_FLAG_OBLRST = 0x59
RCC_FLAG_PINRST = 0x5A
RCC_FLAG_PORRST = 0x5B
RCC_FLAG_SFTRST = 0x5C
RCC_FLAG_IWDGRST = 0x5D
RCC_FLAG_WWDGRST = 0x5E
RCC_FLAG_LPWRRST = 0x5F
# struct RCC_ClocksTypeDef

class RCC_ClocksTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('SYSCLK_Frequency',	ctypes.c_uint32),
		('HCLK_Frequency',	ctypes.c_uint32),
		('PCLK1_Frequency',	ctypes.c_uint32),
		('PCLK2_Frequency',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_gpio.h : 

# Enum GPIOMode_TypeDef
GPIO_Mode_IN = 0x0
GPIO_Mode_OUT = 0x1
GPIO_Mode_AF = 0x2
GPIO_Mode_AN = 0x3
# Enum GPIOOType_TypeDef
GPIO_OType_PP = 0x0
GPIO_OType_OD = 0x1
# Enum GPIOSpeed_TypeDef
GPIO_Speed_400KHz = 0x0
GPIO_Speed_2MHz = 0x1
GPIO_Speed_10MHz = 0x2
GPIO_Speed_40MHz = 0x3
# Enum GPIOPuPd_TypeDef
GPIO_PuPd_NOPULL = 0x0
GPIO_PuPd_UP = 0x1
GPIO_PuPd_DOWN = 0x2
# Enum BitAction
Bit_RESET = 0x0
Bit_SET = 0x1
# empty define __STM32L1xx_GPIO_H
GPIO_Pin_0 = 0x1
GPIO_Pin_1 = 0x2
GPIO_Pin_2 = 0x4
GPIO_Pin_3 = 0x8
GPIO_Pin_4 = 0x10
GPIO_Pin_5 = 0x20
GPIO_Pin_6 = 0x40
GPIO_Pin_7 = 0x80
GPIO_Pin_8 = 0x100
GPIO_Pin_9 = 0x200
GPIO_Pin_10 = 0x400
GPIO_Pin_11 = 0x800
GPIO_Pin_12 = 0x1000
GPIO_Pin_13 = 0x2000
GPIO_Pin_14 = 0x4000
GPIO_Pin_15 = 0x8000
GPIO_Pin_All = 0xFFFF
GPIO_PinSource0 = 0x0
GPIO_PinSource1 = 0x1
GPIO_PinSource2 = 0x2
GPIO_PinSource3 = 0x3
GPIO_PinSource4 = 0x4
GPIO_PinSource5 = 0x5
GPIO_PinSource6 = 0x6
GPIO_PinSource7 = 0x7
GPIO_PinSource8 = 0x8
GPIO_PinSource9 = 0x9
GPIO_PinSource10 = 0xA
GPIO_PinSource11 = 0xB
GPIO_PinSource12 = 0xC
GPIO_PinSource13 = 0xD
GPIO_PinSource14 = 0xE
GPIO_PinSource15 = 0xF
GPIO_AF_RTC_50Hz = 0x0
GPIO_AF_MCO = 0x0
GPIO_AF_RTC_AF1 = 0x0
GPIO_AF_WKUP = 0x0
GPIO_AF_SWJ = 0x0
GPIO_AF_TRACE = 0x0
GPIO_AF_TIM2 = 0x1
GPIO_AF_TIM3 = 0x2
GPIO_AF_TIM4 = 0x2
GPIO_AF_TIM5 = 0x2
GPIO_AF_TIM9 = 0x3
GPIO_AF_TIM10 = 0x3
GPIO_AF_TIM11 = 0x3
GPIO_AF_I2C1 = 0x4
GPIO_AF_I2C2 = 0x4
GPIO_AF_SPI1 = 0x5
GPIO_AF_SPI2 = 0x5
GPIO_AF_SPI3 = 0x6
GPIO_AF_USART1 = 0x7
GPIO_AF_USART2 = 0x7
GPIO_AF_USART3 = 0x7
GPIO_AF_UART4 = 0x8
GPIO_AF_UART5 = 0x8
GPIO_AF_USB = 0xA
GPIO_AF_LCD = 0xB
GPIO_AF_FSMC = 0xC
GPIO_AF_SDIO = 0xC
GPIO_AF_RI = 0xE
GPIO_AF_EVENTOUT = 0xF
GPIO_Mode_AIN = 0x3
# struct GPIO_InitTypeDef

class GPIO_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('GPIO_Pin',	ctypes.c_uint32),
		('GPIO_Mode',	ctypes.c_uint32),
		('GPIO_Speed',	ctypes.c_uint32),
		('GPIO_OType',	ctypes.c_uint32),
		('GPIO_PuPd',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_adc.h : 

# empty define __STM32L1xx_ADC_H
ADC_PowerDown_Delay = 0x10000
ADC_PowerDown_Idle = 0x20000
ADC_PowerDown_Idle_Delay = 0x30000
ADC_Prescaler_Div1 = 0x0
ADC_Prescaler_Div2 = 0x10000
ADC_Prescaler_Div4 = 0x20000
ADC_Resolution_12b = 0x0
ADC_Resolution_10b = 0x1000000
ADC_Resolution_8b = 0x2000000
ADC_Resolution_6b = 0x3000000
ADC_ExternalTrigConvEdge_None = 0x0
ADC_ExternalTrigConvEdge_Rising = 0x10000000
ADC_ExternalTrigConvEdge_Falling = 0x20000000
ADC_ExternalTrigConvEdge_RisingFalling = 0x30000000
ADC_ExternalTrigConv_T2_CC3 = 0x2000000
ADC_ExternalTrigConv_T2_CC2 = 0x3000000
ADC_ExternalTrigConv_T2_TRGO = 0x6000000
ADC_ExternalTrigConv_T3_CC1 = 0x7000000
ADC_ExternalTrigConv_T3_CC3 = 0x8000000
ADC_ExternalTrigConv_T3_TRGO = 0x4000000
ADC_ExternalTrigConv_T4_CC4 = 0x5000000
ADC_ExternalTrigConv_T4_TRGO = 0x9000000
ADC_ExternalTrigConv_T6_TRGO = 0xA000000
ADC_ExternalTrigConv_T9_CC2 = 0x0
ADC_ExternalTrigConv_T9_TRGO = 0x1000000
ADC_ExternalTrigConv_Ext_IT11 = 0xF000000
ADC_DataAlign_Right = 0x0
ADC_DataAlign_Left = 0x800
ADC_Channel_0 = 0x0
ADC_Channel_1 = 0x1
ADC_Channel_2 = 0x2
ADC_Channel_3 = 0x3
ADC_Channel_6 = 0x6
ADC_Channel_7 = 0x7
ADC_Channel_8 = 0x8
ADC_Channel_9 = 0x9
ADC_Channel_10 = 0xA
ADC_Channel_11 = 0xB
ADC_Channel_12 = 0xC
ADC_Channel_0b = 0x0
ADC_Channel_1b = 0x1
ADC_Channel_2b = 0x2
ADC_Channel_3b = 0x3
ADC_Channel_6b = 0x6
ADC_Channel_7b = 0x7
ADC_Channel_8b = 0x8
ADC_Channel_9b = 0x9
ADC_Channel_10b = 0xA
ADC_Channel_11b = 0xB
ADC_Channel_12b = 0xC
ADC_Channel_4 = 0x4
ADC_Channel_5 = 0x5
ADC_Channel_13 = 0xD
ADC_Channel_14 = 0xE
ADC_Channel_15 = 0xF
ADC_Channel_16 = 0x10
ADC_Channel_17 = 0x11
ADC_Channel_18 = 0x12
ADC_Channel_19 = 0x13
ADC_Channel_20 = 0x14
ADC_Channel_21 = 0x15
ADC_Channel_22 = 0x16
ADC_Channel_23 = 0x17
ADC_Channel_24 = 0x18
ADC_Channel_25 = 0x19
ADC_Channel_27 = 0x1B
ADC_Channel_28 = 0x1C
ADC_Channel_29 = 0x1D
ADC_Channel_30 = 0x1E
ADC_Channel_31 = 0x1F
ADC_Channel_TempSensor = 0x10
ADC_Channel_Vrefint = 0x11
ADC_SampleTime_4Cycles = 0x0
ADC_SampleTime_9Cycles = 0x1
ADC_SampleTime_16Cycles = 0x2
ADC_SampleTime_24Cycles = 0x3
ADC_SampleTime_48Cycles = 0x4
ADC_SampleTime_96Cycles = 0x5
ADC_SampleTime_192Cycles = 0x6
ADC_SampleTime_384Cycles = 0x7
ADC_DelayLength_None = 0x0
ADC_DelayLength_Freeze = 0x10
ADC_DelayLength_7Cycles = 0x20
ADC_DelayLength_15Cycles = 0x30
ADC_DelayLength_31Cycles = 0x40
ADC_DelayLength_63Cycles = 0x50
ADC_DelayLength_127Cycles = 0x60
ADC_DelayLength_255Cycles = 0x70
ADC_ExternalTrigInjecConvEdge_None = 0x0
ADC_ExternalTrigInjecConvEdge_Rising = 0x100000
ADC_ExternalTrigInjecConvEdge_Falling = 0x200000
ADC_ExternalTrigInjecConvEdge_RisingFalling = 0x300000
ADC_ExternalTrigInjecConv_T2_TRGO = 0x20000
ADC_ExternalTrigInjecConv_T2_CC1 = 0x30000
ADC_ExternalTrigInjecConv_T3_CC4 = 0x40000
ADC_ExternalTrigInjecConv_T4_TRGO = 0x50000
ADC_ExternalTrigInjecConv_T4_CC1 = 0x60000
ADC_ExternalTrigInjecConv_T4_CC2 = 0x70000
ADC_ExternalTrigInjecConv_T4_CC3 = 0x80000
ADC_ExternalTrigInjecConv_T7_TRGO = 0xA0000
ADC_ExternalTrigInjecConv_T9_CC1 = 0x0
ADC_ExternalTrigInjecConv_T9_TRGO = 0x10000
ADC_ExternalTrigInjecConv_T10_CC1 = 0x90000
ADC_ExternalTrigInjecConv_Ext_IT15 = 0xF0000
ADC_InjectedChannel_1 = 0x18
ADC_InjectedChannel_2 = 0x1C
ADC_InjectedChannel_3 = 0x20
ADC_InjectedChannel_4 = 0x24
ADC_AnalogWatchdog_SingleRegEnable = 0x800200
ADC_AnalogWatchdog_SingleInjecEnable = 0x400200
ADC_AnalogWatchdog_SingleRegOrInjecEnable = 0xC00200
ADC_AnalogWatchdog_AllRegEnable = 0x800000
ADC_AnalogWatchdog_AllInjecEnable = 0x400000
ADC_AnalogWatchdog_AllRegAllInjecEnable = 0xC00000
ADC_AnalogWatchdog_None = 0x0
ADC_IT_AWD = 0x106
ADC_IT_EOC = 0x205
ADC_IT_JEOC = 0x407
ADC_IT_OVR = 0x201A
ADC_FLAG_AWD = 0x1
ADC_FLAG_EOC = 0x2
ADC_FLAG_JEOC = 0x4
ADC_FLAG_JSTRT = 0x8
ADC_FLAG_STRT = 0x10
ADC_FLAG_OVR = 0x20
ADC_FLAG_ADONS = 0x40
ADC_FLAG_RCNR = 0x100
ADC_FLAG_JCNR = 0x200
ADC_Bank_A = 0x0
ADC_Bank_B = 0x1
# struct ADC_InitTypeDef

class ADC_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ADC_Resolution',	ctypes.c_uint32),
		('ADC_ScanConvMode',	ctypes.c_uint32),
		('ADC_ContinuousConvMode',	ctypes.c_uint32),
		('ADC_ExternalTrigConvEdge',	ctypes.c_uint32),
		('ADC_ExternalTrigConv',	ctypes.c_uint32),
		('ADC_DataAlign',	ctypes.c_uint32),
		('ADC_NbrOfConversion',	ctypes.c_uint8),
	]
	def ref(self):
		return ctypes.byref(self)

# struct ADC_CommonInitTypeDef

class ADC_CommonInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ADC_Prescaler',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_dbgmcu.h : 

# empty define __STM32L1xx_DBGMCU_H
DBGMCU_SLEEP = 0x1
DBGMCU_STOP = 0x2
DBGMCU_STANDBY = 0x4
DBGMCU_TIM2_STOP = 0x1
DBGMCU_TIM3_STOP = 0x2
DBGMCU_TIM4_STOP = 0x4
DBGMCU_TIM5_STOP = 0x8
DBGMCU_TIM6_STOP = 0x10
DBGMCU_TIM7_STOP = 0x20
DBGMCU_RTC_STOP = 0x400
DBGMCU_WWDG_STOP = 0x800
DBGMCU_IWDG_STOP = 0x1000
DBGMCU_I2C1_SMBUS_TIMEOUT = 0x200000
DBGMCU_I2C2_SMBUS_TIMEOUT = 0x400000
DBGMCU_TIM9_STOP = 0x4
DBGMCU_TIM10_STOP = 0x8
DBGMCU_TIM11_STOP = 0x10
# ----------------------------------------

# file stm32l1xx_wwdg.h : 

# empty define __STM32L1xx_WWDG_H
WWDG_Prescaler_1 = 0x0
WWDG_Prescaler_2 = 0x80
WWDG_Prescaler_4 = 0x100
WWDG_Prescaler_8 = 0x180
# ----------------------------------------

# file stm32l1xx_flash.h : 

# Enum FLASH_Status
FLASH_BUSY = 0x1
FLASH_ERROR_WRP = 0x2
FLASH_ERROR_PROGRAM = 0x3
FLASH_COMPLETE = 0x4
FLASH_TIMEOUT = 0x5
# empty define __STM32L1xx_FLASH_H
FLASH_Latency_0 = 0x0
FLASH_Latency_1 = 0x1
FLASH_IT_EOP = 0x10000
FLASH_IT_ERR = 0x20000
OB_WRP_Pages0to15 = 0x1
OB_WRP_Pages16to31 = 0x2
OB_WRP_Pages32to47 = 0x4
OB_WRP_Pages48to63 = 0x8
OB_WRP_Pages64to79 = 0x10
OB_WRP_Pages80to95 = 0x20
OB_WRP_Pages96to111 = 0x40
OB_WRP_Pages112to127 = 0x80
OB_WRP_Pages128to143 = 0x100
OB_WRP_Pages144to159 = 0x200
OB_WRP_Pages160to175 = 0x400
OB_WRP_Pages176to191 = 0x800
OB_WRP_Pages192to207 = 0x1000
OB_WRP_Pages208to223 = 0x2000
OB_WRP_Pages224to239 = 0x4000
OB_WRP_Pages240to255 = 0x8000
OB_WRP_Pages256to271 = 0x10000
OB_WRP_Pages272to287 = 0x20000
OB_WRP_Pages288to303 = 0x40000
OB_WRP_Pages304to319 = 0x80000
OB_WRP_Pages320to335 = 0x100000
OB_WRP_Pages336to351 = 0x200000
OB_WRP_Pages352to367 = 0x400000
OB_WRP_Pages368to383 = 0x800000
OB_WRP_Pages384to399 = 0x1000000
OB_WRP_Pages400to415 = 0x2000000
OB_WRP_Pages416to431 = 0x4000000
OB_WRP_Pages432to447 = 0x8000000
OB_WRP_Pages448to463 = 0x10000000
OB_WRP_Pages464to479 = 0x20000000
OB_WRP_Pages480to495 = 0x40000000
OB_WRP_Pages496to511 = 0x80000000
OB_WRP_AllPages = 0xFFFFFFFF
OB_WRP1_Pages512to527 = 0x1
OB_WRP1_Pages528to543 = 0x2
OB_WRP1_Pages544to559 = 0x4
OB_WRP1_Pages560to575 = 0x8
OB_WRP1_Pages576to591 = 0x10
OB_WRP1_Pages592to607 = 0x20
OB_WRP1_Pages608to623 = 0x40
OB_WRP1_Pages624to639 = 0x80
OB_WRP1_Pages640to655 = 0x100
OB_WRP1_Pages656to671 = 0x200
OB_WRP1_Pages672to687 = 0x400
OB_WRP1_Pages688to703 = 0x800
OB_WRP1_Pages704to719 = 0x1000
OB_WRP1_Pages720to735 = 0x2000
OB_WRP1_Pages736to751 = 0x4000
OB_WRP1_Pages752to767 = 0x8000
OB_WRP1_Pages768to783 = 0x10000
OB_WRP1_Pages784to799 = 0x20000
OB_WRP1_Pages800to815 = 0x40000
OB_WRP1_Pages816to831 = 0x80000
OB_WRP1_Pages832to847 = 0x100000
OB_WRP1_Pages848to863 = 0x200000
OB_WRP1_Pages864to879 = 0x400000
OB_WRP1_Pages880to895 = 0x800000
OB_WRP1_Pages896to911 = 0x1000000
OB_WRP1_Pages912to927 = 0x2000000
OB_WRP1_Pages928to943 = 0x4000000
OB_WRP1_Pages944to959 = 0x8000000
OB_WRP1_Pages960to975 = 0x10000000
OB_WRP1_Pages976to991 = 0x20000000
OB_WRP1_Pages992to1007 = 0x40000000
OB_WRP1_Pages1008to1023 = 0x80000000
OB_WRP1_AllPages = 0xFFFFFFFF
OB_WRP2_Pages1024to1039 = 0x1
OB_WRP2_Pages1040to1055 = 0x2
OB_WRP2_Pages1056to1071 = 0x4
OB_WRP2_Pages1072to1087 = 0x8
OB_WRP2_Pages1088to1103 = 0x10
OB_WRP2_Pages1104to1119 = 0x20
OB_WRP2_Pages1120to1135 = 0x40
OB_WRP2_Pages1136to1151 = 0x80
OB_WRP2_Pages1152to1167 = 0x100
OB_WRP2_Pages1168to1183 = 0x200
OB_WRP2_Pages1184to1199 = 0x400
OB_WRP2_Pages1200to1215 = 0x800
OB_WRP2_Pages1216to1231 = 0x1000
OB_WRP2_Pages1232to1247 = 0x2000
OB_WRP2_Pages1248to1263 = 0x4000
OB_WRP2_Pages1264to1279 = 0x8000
OB_WRP2_Pages1280to1295 = 0x10000
OB_WRP2_Pages1296to1311 = 0x20000
OB_WRP2_Pages1312to1327 = 0x40000
OB_WRP2_Pages1328to1343 = 0x80000
OB_WRP2_Pages1344to1359 = 0x100000
OB_WRP2_Pages1360to1375 = 0x200000
OB_WRP2_Pages1376to1391 = 0x400000
OB_WRP2_Pages1392to1407 = 0x800000
OB_WRP2_Pages1408to1423 = 0x1000000
OB_WRP2_Pages1424to1439 = 0x2000000
OB_WRP2_Pages1440to1455 = 0x4000000
OB_WRP2_Pages1456to1471 = 0x8000000
OB_WRP2_Pages1472to1487 = 0x10000000
OB_WRP2_Pages1488to1503 = 0x20000000
OB_WRP2_Pages1504to1519 = 0x40000000
OB_WRP2_Pages1520to1535 = 0x80000000
OB_WRP2_AllPages = 0xFFFFFFFF
OB_WRP3_Pages1536to1551 = 0x1
OB_WRP3_Pages1552to1567 = 0x2
OB_WRP3_Pages1568to1583 = 0x4
OB_WRP3_Pages1584to1599 = 0x8
OB_WRP3_Pages1600to1615 = 0x10
OB_WRP3_Pages1616to1631 = 0x20
OB_WRP3_Pages1632to1647 = 0x40
OB_WRP3_Pages1648to1663 = 0x80
OB_WRP3_Pages1664to1679 = 0x100
OB_WRP3_Pages1680to1695 = 0x200
OB_WRP3_Pages1696to1711 = 0x400
OB_WRP3_Pages1712to1727 = 0x800
OB_WRP3_Pages1728to1743 = 0x1000
OB_WRP3_Pages1744to1759 = 0x2000
OB_WRP3_Pages1760to1775 = 0x4000
OB_WRP3_Pages1776to1791 = 0x8000
OB_WRP3_Pages1792to1807 = 0x10000
OB_WRP3_Pages1808to1823 = 0x20000
OB_WRP3_Pages1824to1839 = 0x40000
OB_WRP3_Pages1840to1855 = 0x80000
OB_WRP3_Pages1856to1871 = 0x100000
OB_WRP3_Pages1872to1887 = 0x200000
OB_WRP3_Pages1888to1903 = 0x400000
OB_WRP3_Pages1904to1919 = 0x800000
OB_WRP3_Pages1920to1935 = 0x1000000
OB_WRP3_Pages1936to1951 = 0x2000000
OB_WRP3_Pages1952to1967 = 0x4000000
OB_WRP3_Pages1968to1983 = 0x8000000
OB_WRP3_Pages1984to1999 = 0x10000000
OB_WRP3_Pages2000to2015 = 0x20000000
OB_WRP3_Pages2016to2031 = 0x40000000
OB_WRP3_Pages2032to2047 = 0x80000000
OB_WRP3_AllPages = 0xFFFFFFFF
OB_PcROP_Enable = 0x100
OB_PcROP_Disable = 0x0
OB_RDP_Level_0 = 0xAA
OB_RDP_Level_1 = 0xBB
OB_IWDG_SW = 0x10
OB_IWDG_HW = 0x0
OB_STOP_NoRST = 0x20
OB_STOP_RST = 0x0
OB_STDBY_NoRST = 0x40
OB_STDBY_RST = 0x0
OB_BOOT_BANK2 = 0x0
OB_BOOT_BANK1 = 0x80
OB_BOR_OFF = 0x0
OB_BOR_LEVEL1 = 0x8
OB_BOR_LEVEL2 = 0x9
OB_BOR_LEVEL3 = 0xA
OB_BOR_LEVEL4 = 0xB
OB_BOR_LEVEL5 = 0xC
FLASH_FLAG_BSY = 0x1
FLASH_FLAG_EOP = 0x2
FLASH_FLAG_ENDHV = 0x4
FLASH_FLAG_READY = 0x8
FLASH_FLAG_WRPERR = 0x100
FLASH_FLAG_PGAERR = 0x200
FLASH_FLAG_SIZERR = 0x400
FLASH_FLAG_OPTVERR = 0x800
FLASH_FLAG_OPTVERRUSR = 0x1000
FLASH_FLAG_RDERR = 0x2000
FLASH_PDKEY1 = 0x4152637
FLASH_PDKEY2 = 0xFAFBFCFD
FLASH_PEKEY1 = 0x89ABCDEF
FLASH_PEKEY2 = 0x2030405
FLASH_PRGKEY1 = 0x8C9DAEBF
FLASH_PRGKEY2 = 0x13141516
FLASH_OPTKEY1 = 0xFBEAD9C8
FLASH_OPTKEY2 = 0x24252627
FLASH_ER_PRG_TIMEOUT = 0x8000
# Skip InterruptType_ACTLR_DISMCYCINT_Msk : no need parse
# ----------------------------------------

# file stm32l1xx_dma.h : 

# empty define __STM32L1xx_DMA_H
DMA_DIR_PeripheralDST = 0x10
DMA_DIR_PeripheralSRC = 0x0
DMA_PeripheralInc_Enable = 0x40
DMA_PeripheralInc_Disable = 0x0
DMA_MemoryInc_Enable = 0x80
DMA_MemoryInc_Disable = 0x0
DMA_PeripheralDataSize_Byte = 0x0
DMA_PeripheralDataSize_HalfWord = 0x100
DMA_PeripheralDataSize_Word = 0x200
DMA_MemoryDataSize_Byte = 0x0
DMA_MemoryDataSize_HalfWord = 0x400
DMA_MemoryDataSize_Word = 0x800
DMA_Mode_Circular = 0x20
DMA_Mode_Normal = 0x0
DMA_Priority_VeryHigh = 0x3000
DMA_Priority_High = 0x2000
DMA_Priority_Medium = 0x1000
DMA_Priority_Low = 0x0
DMA_M2M_Enable = 0x4000
DMA_M2M_Disable = 0x0
DMA_IT_TC = 0x2
DMA_IT_HT = 0x4
DMA_IT_TE = 0x8
DMA1_IT_GL1 = 0x1
DMA1_IT_TC1 = 0x2
DMA1_IT_HT1 = 0x4
DMA1_IT_TE1 = 0x8
DMA1_IT_GL2 = 0x10
DMA1_IT_TC2 = 0x20
DMA1_IT_HT2 = 0x40
DMA1_IT_TE2 = 0x80
DMA1_IT_GL3 = 0x100
DMA1_IT_TC3 = 0x200
DMA1_IT_HT3 = 0x400
DMA1_IT_TE3 = 0x800
DMA1_IT_GL4 = 0x1000
DMA1_IT_TC4 = 0x2000
DMA1_IT_HT4 = 0x4000
DMA1_IT_TE4 = 0x8000
DMA1_IT_GL5 = 0x10000
DMA1_IT_TC5 = 0x20000
DMA1_IT_HT5 = 0x40000
DMA1_IT_TE5 = 0x80000
DMA1_IT_GL6 = 0x100000
DMA1_IT_TC6 = 0x200000
DMA1_IT_HT6 = 0x400000
DMA1_IT_TE6 = 0x800000
DMA1_IT_GL7 = 0x1000000
DMA1_IT_TC7 = 0x2000000
DMA1_IT_HT7 = 0x4000000
DMA1_IT_TE7 = 0x8000000
DMA2_IT_GL1 = 0x10000001
DMA2_IT_TC1 = 0x10000002
DMA2_IT_HT1 = 0x10000004
DMA2_IT_TE1 = 0x10000008
DMA2_IT_GL2 = 0x10000010
DMA2_IT_TC2 = 0x10000020
DMA2_IT_HT2 = 0x10000040
DMA2_IT_TE2 = 0x10000080
DMA2_IT_GL3 = 0x10000100
DMA2_IT_TC3 = 0x10000200
DMA2_IT_HT3 = 0x10000400
DMA2_IT_TE3 = 0x10000800
DMA2_IT_GL4 = 0x10001000
DMA2_IT_TC4 = 0x10002000
DMA2_IT_HT4 = 0x10004000
DMA2_IT_TE4 = 0x10008000
DMA2_IT_GL5 = 0x10010000
DMA2_IT_TC5 = 0x10020000
DMA2_IT_HT5 = 0x10040000
DMA2_IT_TE5 = 0x10080000
DMA1_FLAG_GL1 = 0x1
DMA1_FLAG_TC1 = 0x2
DMA1_FLAG_HT1 = 0x4
DMA1_FLAG_TE1 = 0x8
DMA1_FLAG_GL2 = 0x10
DMA1_FLAG_TC2 = 0x20
DMA1_FLAG_HT2 = 0x40
DMA1_FLAG_TE2 = 0x80
DMA1_FLAG_GL3 = 0x100
DMA1_FLAG_TC3 = 0x200
DMA1_FLAG_HT3 = 0x400
DMA1_FLAG_TE3 = 0x800
DMA1_FLAG_GL4 = 0x1000
DMA1_FLAG_TC4 = 0x2000
DMA1_FLAG_HT4 = 0x4000
DMA1_FLAG_TE4 = 0x8000
DMA1_FLAG_GL5 = 0x10000
DMA1_FLAG_TC5 = 0x20000
DMA1_FLAG_HT5 = 0x40000
DMA1_FLAG_TE5 = 0x80000
DMA1_FLAG_GL6 = 0x100000
DMA1_FLAG_TC6 = 0x200000
DMA1_FLAG_HT6 = 0x400000
DMA1_FLAG_TE6 = 0x800000
DMA1_FLAG_GL7 = 0x1000000
DMA1_FLAG_TC7 = 0x2000000
DMA1_FLAG_HT7 = 0x4000000
DMA1_FLAG_TE7 = 0x8000000
DMA2_FLAG_GL1 = 0x10000001
DMA2_FLAG_TC1 = 0x10000002
DMA2_FLAG_HT1 = 0x10000004
DMA2_FLAG_TE1 = 0x10000008
DMA2_FLAG_GL2 = 0x10000010
DMA2_FLAG_TC2 = 0x10000020
DMA2_FLAG_HT2 = 0x10000040
DMA2_FLAG_TE2 = 0x10000080
DMA2_FLAG_GL3 = 0x10000100
DMA2_FLAG_TC3 = 0x10000200
DMA2_FLAG_HT3 = 0x10000400
DMA2_FLAG_TE3 = 0x10000800
DMA2_FLAG_GL4 = 0x10001000
DMA2_FLAG_TC4 = 0x10002000
DMA2_FLAG_HT4 = 0x10004000
DMA2_FLAG_TE4 = 0x10008000
DMA2_FLAG_GL5 = 0x10010000
DMA2_FLAG_TC5 = 0x10020000
DMA2_FLAG_HT5 = 0x10040000
DMA2_FLAG_TE5 = 0x10080000
# struct DMA_InitTypeDef

class DMA_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('DMA_PeripheralBaseAddr',	ctypes.c_uint32),
		('DMA_MemoryBaseAddr',	ctypes.c_uint32),
		('DMA_DIR',	ctypes.c_uint32),
		('DMA_BufferSize',	ctypes.c_uint32),
		('DMA_PeripheralInc',	ctypes.c_uint32),
		('DMA_MemoryInc',	ctypes.c_uint32),
		('DMA_PeripheralDataSize',	ctypes.c_uint32),
		('DMA_MemoryDataSize',	ctypes.c_uint32),
		('DMA_Mode',	ctypes.c_uint32),
		('DMA_Priority',	ctypes.c_uint32),
		('DMA_M2M',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_usart.h : 

# empty define __STM32L1xx_USART_H
USART_WordLength_8b = 0x0
USART_WordLength_9b = 0x1000
USART_StopBits_1 = 0x0
USART_StopBits_0_5 = 0x1000
USART_StopBits_2 = 0x2000
USART_StopBits_1_5 = 0x3000
USART_Parity_No = 0x0
USART_Parity_Even = 0x400
USART_Parity_Odd = 0x600
USART_Mode_Rx = 0x4
USART_Mode_Tx = 0x8
USART_HardwareFlowControl_None = 0x0
USART_HardwareFlowControl_RTS = 0x100
USART_HardwareFlowControl_CTS = 0x200
USART_HardwareFlowControl_RTS_CTS = 0x300
USART_Clock_Disable = 0x0
USART_Clock_Enable = 0x800
USART_CPOL_Low = 0x0
USART_CPOL_High = 0x400
USART_CPHA_1Edge = 0x0
USART_CPHA_2Edge = 0x200
USART_LastBit_Disable = 0x0
USART_LastBit_Enable = 0x100
USART_IT_PE = 0x28
USART_IT_TXE = 0x727
USART_IT_TC = 0x626
USART_IT_RXNE = 0x525
USART_IT_IDLE = 0x424
USART_IT_LBD = 0x846
USART_IT_ORE_RX = 0x325
USART_IT_CTS = 0x96A
USART_IT_ERR = 0x60
USART_IT_ORE_ER = 0x360
USART_IT_NE = 0x260
USART_IT_FE = 0x160
USART_IT_ORE = 0x360
USART_DMAReq_Tx = 0x80
USART_DMAReq_Rx = 0x40
USART_WakeUp_IdleLine = 0x0
USART_WakeUp_AddressMark = 0x800
USART_LINBreakDetectLength_10b = 0x0
USART_LINBreakDetectLength_11b = 0x20
USART_IrDAMode_LowPower = 0x4
USART_IrDAMode_Normal = 0x0
USART_FLAG_CTS = 0x200
USART_FLAG_LBD = 0x100
USART_FLAG_TXE = 0x80
USART_FLAG_TC = 0x40
USART_FLAG_RXNE = 0x20
USART_FLAG_IDLE = 0x10
USART_FLAG_ORE = 0x8
USART_FLAG_NE = 0x4
USART_FLAG_FE = 0x2
USART_FLAG_PE = 0x1
# struct USART_InitTypeDef

class USART_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('USART_BaudRate',	ctypes.c_uint32),
		('USART_WordLength',	ctypes.c_uint16),
		('USART_StopBits',	ctypes.c_uint16),
		('USART_Parity',	ctypes.c_uint16),
		('USART_Mode',	ctypes.c_uint16),
		('USART_HardwareFlowControl',	ctypes.c_uint16),
	]
	def ref(self):
		return ctypes.byref(self)

# struct USART_ClockInitTypeDef

class USART_ClockInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('USART_Clock',	ctypes.c_uint16),
		('USART_CPOL',	ctypes.c_uint16),
		('USART_CPHA',	ctypes.c_uint16),
		('USART_LastBit',	ctypes.c_uint16),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_opamp.h : 

# empty define __STM32L1xx_OPAMP_H
OPAMP_Selection_OPAMP1 = 0x1
OPAMP_Selection_OPAMP2 = 0x100
OPAMP_Selection_OPAMP3 = 0x10000
OPAMP_OPAMP1Switch3 = 0x2
OPAMP_OPAMP1Switch4 = 0x4
OPAMP_OPAMP1Switch5 = 0x8
OPAMP_OPAMP1Switch6 = 0x10
OPAMP_OPAMP1SwitchANA = 0x1000000
OPAMP_OPAMP2Switch3 = 0x200
OPAMP_OPAMP2Switch4 = 0x400
OPAMP_OPAMP2Switch5 = 0x800
OPAMP_OPAMP2Switch6 = 0x1000
OPAMP_OPAMP2Switch7 = 0x8000000
OPAMP_OPAMP2SwitchANA = 0x2000000
OPAMP_OPAMP3Switch3 = 0x20000
OPAMP_OPAMP3Switch4 = 0x40000
OPAMP_OPAMP3Switch5 = 0x80000
OPAMP_OPAMP3Switch6 = 0x100000
OPAMP_OPAMP3SwitchANA = 0x4000000
OPAMP_Trimming_Factory = 0x0
OPAMP_Trimming_User = 0x80000000
OPAMP_Input_NMOS = 0x40
OPAMP_Input_PMOS = 0x20
OPAMP_PowerRange_Low = 0x0
OPAMP_PowerRange_High = 0x10000000
# ----------------------------------------

# file stm32l1xx_aes.h : 

# empty define __STM32L1xx_AES_H
AES_Operation_Encryp = 0x0
AES_Operation_KeyDeriv = 0x8
AES_Operation_Decryp = 0x10
AES_Operation_KeyDerivAndDecryp = 0x18
AES_Chaining_ECB = 0x0
AES_Chaining_CBC = 0x20
AES_Chaining_CTR = 0x40
AES_DataType_32b = 0x0
AES_DataType_16b = 0x2
AES_DataType_8b = 0x4
AES_DataType_1b = 0x6
AES_FLAG_CCF = 0x1
AES_FLAG_RDERR = 0x2
AES_FLAG_WRERR = 0x4
AES_IT_CC = 0x200
AES_IT_ERR = 0x400
AES_DMATransfer_In = 0x800
AES_DMATransfer_Out = 0x1000
AES_DMATransfer_InOut = 0x1800
# struct AES_InitTypeDef

class AES_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('AES_Operation',	ctypes.c_uint32),
		('AES_Chaining',	ctypes.c_uint32),
		('AES_DataType',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct AES_KeyInitTypeDef

class AES_KeyInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('AES_Key0',	ctypes.c_uint32),
		('AES_Key1',	ctypes.c_uint32),
		('AES_Key2',	ctypes.c_uint32),
		('AES_Key3',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct AES_IVInitTypeDef

class AES_IVInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('AES_IV0',	ctypes.c_uint32),
		('AES_IV1',	ctypes.c_uint32),
		('AES_IV2',	ctypes.c_uint32),
		('AES_IV3',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_rtc.h : 

# empty define __STM32L1xx_RTC_H
RTC_HourFormat_24 = 0x0
RTC_HourFormat_12 = 0x40
RTC_H12_AM = 0x0
RTC_H12_PM = 0x40
RTC_Month_January = 0x1
RTC_Month_February = 0x2
RTC_Month_March = 0x3
RTC_Month_April = 0x4
RTC_Month_May = 0x5
RTC_Month_June = 0x6
RTC_Month_July = 0x7
RTC_Month_August = 0x8
RTC_Month_September = 0x9
RTC_Month_October = 0x10
RTC_Month_November = 0x11
RTC_Month_December = 0x12
RTC_Weekday_Monday = 0x1
RTC_Weekday_Tuesday = 0x2
RTC_Weekday_Wednesday = 0x3
RTC_Weekday_Thursday = 0x4
RTC_Weekday_Friday = 0x5
RTC_Weekday_Saturday = 0x6
RTC_Weekday_Sunday = 0x7
RTC_AlarmDateWeekDaySel_Date = 0x0
RTC_AlarmDateWeekDaySel_WeekDay = 0x40000000
RTC_AlarmMask_None = 0x0
RTC_AlarmMask_DateWeekDay = 0x80000000
RTC_AlarmMask_Hours = 0x800000
RTC_AlarmMask_Minutes = 0x8000
RTC_AlarmMask_Seconds = 0x80
RTC_AlarmMask_All = 0x80808080
RTC_Alarm_A = 0x100
RTC_Alarm_B = 0x200
RTC_AlarmSubSecondMask_All = 0x0
RTC_AlarmSubSecondMask_SS14_1 = 0x1000000
RTC_AlarmSubSecondMask_SS14_2 = 0x2000000
RTC_AlarmSubSecondMask_SS14_3 = 0x3000000
RTC_AlarmSubSecondMask_SS14_4 = 0x4000000
RTC_AlarmSubSecondMask_SS14_5 = 0x5000000
RTC_AlarmSubSecondMask_SS14_6 = 0x6000000
RTC_AlarmSubSecondMask_SS14_7 = 0x7000000
RTC_AlarmSubSecondMask_SS14_8 = 0x8000000
RTC_AlarmSubSecondMask_SS14_9 = 0x9000000
RTC_AlarmSubSecondMask_SS14_10 = 0xA000000
RTC_AlarmSubSecondMask_SS14_11 = 0xB000000
RTC_AlarmSubSecondMask_SS14_12 = 0xC000000
RTC_AlarmSubSecondMask_SS14_13 = 0xD000000
RTC_AlarmSubSecondMask_SS14 = 0xE000000
RTC_AlarmSubSecondMask_None = 0xF000000
RTC_WakeUpClock_RTCCLK_Div16 = 0x0
RTC_WakeUpClock_RTCCLK_Div8 = 0x1
RTC_WakeUpClock_RTCCLK_Div4 = 0x2
RTC_WakeUpClock_RTCCLK_Div2 = 0x3
RTC_WakeUpClock_CK_SPRE_16bits = 0x4
RTC_WakeUpClock_CK_SPRE_17bits = 0x6
RTC_TimeStampEdge_Rising = 0x0
RTC_TimeStampEdge_Falling = 0x8
RTC_Output_Disable = 0x0
RTC_Output_AlarmA = 0x200000
RTC_Output_AlarmB = 0x400000
RTC_Output_WakeUp = 0x600000
RTC_OutputPolarity_High = 0x0
RTC_OutputPolarity_Low = 0x100000
RTC_CalibSign_Positive = 0x0
RTC_CalibSign_Negative = 0x80
RTC_CalibOutput_512Hz = 0x0
RTC_CalibOutput_1Hz = 0x80000
RTC_SmoothCalibPeriod_32sec = 0x0
RTC_SmoothCalibPeriod_16sec = 0x2000
RTC_SmoothCalibPeriod_8sec = 0x4000
RTC_SmoothCalibPlusPulses_Set = 0x8000
RTC_SmoothCalibPlusPulses_Reset = 0x0
RTC_DayLightSaving_SUB1H = 0x20000
RTC_DayLightSaving_ADD1H = 0x10000
RTC_StoreOperation_Reset = 0x0
RTC_StoreOperation_Set = 0x40000
RTC_TamperTrigger_RisingEdge = 0x0
RTC_TamperTrigger_FallingEdge = 0x1
RTC_TamperTrigger_LowLevel = 0x0
RTC_TamperTrigger_HighLevel = 0x1
RTC_TamperFilter_Disable = 0x0
RTC_TamperFilter_2Sample = 0x800
RTC_TamperFilter_4Sample = 0x1000
RTC_TamperFilter_8Sample = 0x1800
RTC_TamperSamplingFreq_RTCCLK_Div32768 = 0x0
RTC_TamperSamplingFreq_RTCCLK_Div16384 = 0x100
RTC_TamperSamplingFreq_RTCCLK_Div8192 = 0x200
RTC_TamperSamplingFreq_RTCCLK_Div4096 = 0x300
RTC_TamperSamplingFreq_RTCCLK_Div2048 = 0x400
RTC_TamperSamplingFreq_RTCCLK_Div1024 = 0x500
RTC_TamperSamplingFreq_RTCCLK_Div512 = 0x600
RTC_TamperSamplingFreq_RTCCLK_Div256 = 0x700
RTC_TamperPrechargeDuration_1RTCCLK = 0x0
RTC_TamperPrechargeDuration_2RTCCLK = 0x2000
RTC_TamperPrechargeDuration_4RTCCLK = 0x4000
RTC_TamperPrechargeDuration_8RTCCLK = 0x6000
RTC_Tamper_1 = 0x1
RTC_Tamper_2 = 0x8
RTC_Tamper_3 = 0x20
RTC_OutputType_OpenDrain = 0x0
RTC_OutputType_PushPull = 0x40000
RTC_ShiftAdd1S_Reset = 0x0
RTC_ShiftAdd1S_Set = 0x80000000
RTC_BKP_DR0 = 0x0
RTC_BKP_DR1 = 0x1
RTC_BKP_DR2 = 0x2
RTC_BKP_DR3 = 0x3
RTC_BKP_DR4 = 0x4
RTC_BKP_DR5 = 0x5
RTC_BKP_DR6 = 0x6
RTC_BKP_DR7 = 0x7
RTC_BKP_DR8 = 0x8
RTC_BKP_DR9 = 0x9
RTC_BKP_DR10 = 0xA
RTC_BKP_DR11 = 0xB
RTC_BKP_DR12 = 0xC
RTC_BKP_DR13 = 0xD
RTC_BKP_DR14 = 0xE
RTC_BKP_DR15 = 0xF
RTC_BKP_DR16 = 0x10
RTC_BKP_DR17 = 0x11
RTC_BKP_DR18 = 0x12
RTC_BKP_DR19 = 0x13
RTC_BKP_DR20 = 0x14
RTC_BKP_DR21 = 0x15
RTC_BKP_DR22 = 0x16
RTC_BKP_DR23 = 0x17
RTC_BKP_DR24 = 0x18
RTC_BKP_DR25 = 0x19
RTC_BKP_DR26 = 0x1A
RTC_BKP_DR27 = 0x1B
RTC_BKP_DR28 = 0x1C
RTC_BKP_DR29 = 0x1D
RTC_BKP_DR30 = 0x1E
RTC_BKP_DR31 = 0x1F
RTC_Format_BIN = 0x0
RTC_Format_BCD = 0x1
RTC_FLAG_RECALPF = 0x10000
RTC_FLAG_TAMP3F = 0x8000
RTC_FLAG_TAMP2F = 0x4000
RTC_FLAG_TAMP1F = 0x2000
RTC_FLAG_TSOVF = 0x1000
RTC_FLAG_TSF = 0x800
RTC_FLAG_WUTF = 0x400
RTC_FLAG_ALRBF = 0x200
RTC_FLAG_ALRAF = 0x100
RTC_FLAG_INITF = 0x40
RTC_FLAG_RSF = 0x20
RTC_FLAG_INITS = 0x10
RTC_FLAG_SHPF = 0x8
RTC_FLAG_WUTWF = 0x4
RTC_FLAG_ALRBWF = 0x2
RTC_FLAG_ALRAWF = 0x1
RTC_IT_TS = 0x8000
RTC_IT_WUT = 0x4000
RTC_IT_ALRB = 0x2000
RTC_IT_ALRA = 0x1000
RTC_IT_TAMP = 0x4
RTC_IT_TAMP1 = 0x20000
RTC_IT_TAMP2 = 0x40000
RTC_IT_TAMP3 = 0x80000
# Skip RTC_DigitalCalibConfig : no need parse
# Skip RTC_DigitalCalibCmd : no need parse
# struct RTC_InitTypeDef

class RTC_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('RTC_HourFormat',	ctypes.c_uint32),
		('RTC_AsynchPrediv',	ctypes.c_uint32),
		('RTC_SynchPrediv',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct RTC_TimeTypeDef

class RTC_TimeTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('RTC_Hours',	ctypes.c_uint8),
		('RTC_Minutes',	ctypes.c_uint8),
		('RTC_Seconds',	ctypes.c_uint8),
		('RTC_H12',	ctypes.c_uint8),
	]
	def ref(self):
		return ctypes.byref(self)

# struct RTC_DateTypeDef

class RTC_DateTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('RTC_WeekDay',	ctypes.c_uint8),
		('RTC_Month',	ctypes.c_uint8),
		('RTC_Date',	ctypes.c_uint8),
		('RTC_Year',	ctypes.c_uint8),
	]
	def ref(self):
		return ctypes.byref(self)

# struct RTC_AlarmTypeDef
# struct RTC_AlarmTypeDef : field is class : RTC_AlarmTime
# ----------------------------------------

# file stm32l1xx_syscfg.h : 

# empty define __STM32L1xx_SYSCFG_H
EXTI_PortSourceGPIOA = 0x0
EXTI_PortSourceGPIOB = 0x1
EXTI_PortSourceGPIOC = 0x2
EXTI_PortSourceGPIOD = 0x3
EXTI_PortSourceGPIOE = 0x4
EXTI_PortSourceGPIOH = 0x5
EXTI_PortSourceGPIOF = 0x6
EXTI_PortSourceGPIOG = 0x7
EXTI_PinSource0 = 0x0
EXTI_PinSource1 = 0x1
EXTI_PinSource2 = 0x2
EXTI_PinSource3 = 0x3
EXTI_PinSource4 = 0x4
EXTI_PinSource5 = 0x5
EXTI_PinSource6 = 0x6
EXTI_PinSource7 = 0x7
EXTI_PinSource8 = 0x8
EXTI_PinSource9 = 0x9
EXTI_PinSource10 = 0xA
EXTI_PinSource11 = 0xB
EXTI_PinSource12 = 0xC
EXTI_PinSource13 = 0xD
EXTI_PinSource14 = 0xE
EXTI_PinSource15 = 0xF
SYSCFG_MemoryRemap_Flash = 0x0
SYSCFG_MemoryRemap_SystemFlash = 0x1
SYSCFG_MemoryRemap_FSMC = 0x2
SYSCFG_MemoryRemap_SRAM = 0x3
RI_Resistor_10KPU = 0x1
RI_Resistor_400KPU = 0x2
RI_Resistor_10KPD = 0x4
RI_Resistor_400KPD = 0x8
RI_Channel_3 = 0x4000000
RI_Channel_8 = 0x8000000
RI_Channel_13 = 0x10000000
RI_ChannelSpeed_Fast = 0x0
RI_ChannelSpeed_Slow = 0x1
RI_InputCapture_IC1 = 0x40000
RI_InputCapture_IC2 = 0x80000
RI_InputCapture_IC3 = 0x100000
RI_InputCapture_IC4 = 0x200000
TIM_Select_None = 0x0
TIM_Select_TIM2 = 0x10000
TIM_Select_TIM3 = 0x20000
TIM_Select_TIM4 = 0x30000
RI_InputCaptureRouting_0 = 0x0
RI_InputCaptureRouting_1 = 0x1
RI_InputCaptureRouting_2 = 0x2
RI_InputCaptureRouting_3 = 0x3
RI_InputCaptureRouting_4 = 0x4
RI_InputCaptureRouting_5 = 0x5
RI_InputCaptureRouting_6 = 0x6
RI_InputCaptureRouting_7 = 0x7
RI_InputCaptureRouting_8 = 0x8
RI_InputCaptureRouting_9 = 0x9
RI_InputCaptureRouting_10 = 0xA
RI_InputCaptureRouting_11 = 0xB
RI_InputCaptureRouting_12 = 0xC
RI_InputCaptureRouting_13 = 0xD
RI_InputCaptureRouting_14 = 0xE
RI_InputCaptureRouting_15 = 0xF
RI_IOSwitch_CH0 = 0x80000001
RI_IOSwitch_CH1 = 0x80000002
RI_IOSwitch_CH2 = 0x80000004
RI_IOSwitch_CH3 = 0x80000008
RI_IOSwitch_CH4 = 0x80000010
RI_IOSwitch_CH5 = 0x80000020
RI_IOSwitch_CH6 = 0x80000040
RI_IOSwitch_CH7 = 0x80000080
RI_IOSwitch_CH8 = 0x80000100
RI_IOSwitch_CH9 = 0x80000200
RI_IOSwitch_CH10 = 0x80000400
RI_IOSwitch_CH11 = 0x80000800
RI_IOSwitch_CH12 = 0x80001000
RI_IOSwitch_CH13 = 0x80002000
RI_IOSwitch_CH14 = 0x80004000
RI_IOSwitch_CH15 = 0x80008000
RI_IOSwitch_CH31 = 0x80010000
RI_IOSwitch_CH18 = 0x80040000
RI_IOSwitch_CH19 = 0x80080000
RI_IOSwitch_CH20 = 0x80100000
RI_IOSwitch_CH21 = 0x80200000
RI_IOSwitch_CH22 = 0x80400000
RI_IOSwitch_CH23 = 0x80800000
RI_IOSwitch_CH24 = 0x81000000
RI_IOSwitch_CH25 = 0x82000000
RI_IOSwitch_VCOMP = 0x84000000
RI_IOSwitch_CH27 = 0x88000000
RI_IOSwitch_CH28 = 0x90000000
RI_IOSwitch_CH29 = 0xA0000000
RI_IOSwitch_CH30 = 0xC0000000
RI_IOSwitch_GR10_1 = 0x1
RI_IOSwitch_GR10_2 = 0x2
RI_IOSwitch_GR10_3 = 0x4
RI_IOSwitch_GR10_4 = 0x8
RI_IOSwitch_GR6_1 = 0x10
RI_IOSwitch_GR6_2 = 0x20
RI_IOSwitch_GR5_1 = 0x40
RI_IOSwitch_GR5_2 = 0x80
RI_IOSwitch_GR5_3 = 0x100
RI_IOSwitch_GR4_1 = 0x200
RI_IOSwitch_GR4_2 = 0x400
RI_IOSwitch_GR4_3 = 0x800
RI_IOSwitch_GR4_4 = 0x8000
RI_IOSwitch_CH0b = 0x10000
RI_IOSwitch_CH1b = 0x20000
RI_IOSwitch_CH2b = 0x40000
RI_IOSwitch_CH3b = 0x80000
RI_IOSwitch_CH6b = 0x100000
RI_IOSwitch_CH7b = 0x200000
RI_IOSwitch_CH8b = 0x400000
RI_IOSwitch_CH9b = 0x800000
RI_IOSwitch_CH10b = 0x1000000
RI_IOSwitch_CH11b = 0x2000000
RI_IOSwitch_CH12b = 0x4000000
RI_IOSwitch_GR6_3 = 0x8000000
RI_IOSwitch_GR6_4 = 0x10000000
RI_IOSwitch_GR5_4 = 0x20000000
RI_PortA = 0x1
RI_PortB = 0x2
RI_PortC = 0x3
RI_PortD = 0x4
RI_PortE = 0x5
RI_PortF = 0x6
RI_PortG = 0x7
RI_Pin_0 = 0x1
RI_Pin_1 = 0x2
RI_Pin_2 = 0x4
RI_Pin_3 = 0x8
RI_Pin_4 = 0x10
RI_Pin_5 = 0x20
RI_Pin_6 = 0x40
RI_Pin_7 = 0x80
RI_Pin_8 = 0x100
RI_Pin_9 = 0x200
RI_Pin_10 = 0x400
RI_Pin_11 = 0x800
RI_Pin_12 = 0x1000
RI_Pin_13 = 0x2000
RI_Pin_14 = 0x4000
RI_Pin_15 = 0x8000
RI_Pin_All = 0xFFFF
# ----------------------------------------

# file stm32l1xx_comp.h : 

# empty define __STM32L1xx_COMP_H
COMP_OutputLevel_High = 0x1
COMP_OutputLevel_Low = 0x0
COMP_Selection_COMP1 = 0x1
COMP_Selection_COMP2 = 0x2
COMP_InvertingInput_None = 0x0
COMP_InvertingInput_IO = 0x40000
COMP_InvertingInput_VREFINT = 0x80000
COMP_InvertingInput_3_4VREFINT = 0xC0000
COMP_InvertingInput_1_2VREFINT = 0x100000
COMP_InvertingInput_1_4VREFINT = 0x140000
COMP_InvertingInput_DAC1 = 0x180000
COMP_InvertingInput_DAC2 = 0x1C0000
COMP_OutputSelect_TIM2IC4 = 0x0
COMP_OutputSelect_TIM2OCREFCLR = 0x200000
COMP_OutputSelect_TIM3IC4 = 0x400000
COMP_OutputSelect_TIM3OCREFCLR = 0x600000
COMP_OutputSelect_TIM4IC4 = 0x800000
COMP_OutputSelect_TIM4OCREFCLR = 0xA00000
COMP_OutputSelect_TIM10IC1 = 0xC00000
COMP_OutputSelect_None = 0xE00000
COMP_Speed_Slow = 0x0
COMP_Speed_Fast = 0x1000
# struct COMP_InitTypeDef

class COMP_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('COMP_Speed',	ctypes.c_uint32),
		('COMP_InvertingInput',	ctypes.c_uint32),
		('COMP_OutputSelect',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_tim.h : 

# empty define __STM32L1xx_TIM_H
TIM_OCMode_Timing = 0x0
TIM_OCMode_Active = 0x10
TIM_OCMode_Inactive = 0x20
TIM_OCMode_Toggle = 0x30
TIM_OCMode_PWM1 = 0x60
TIM_OCMode_PWM2 = 0x70
TIM_OPMode_Single = 0x8
TIM_OPMode_Repetitive = 0x0
TIM_Channel_1 = 0x0
TIM_Channel_2 = 0x4
TIM_Channel_3 = 0x8
TIM_Channel_4 = 0xC
TIM_CKD_DIV1 = 0x0
TIM_CKD_DIV2 = 0x100
TIM_CKD_DIV4 = 0x200
TIM_CounterMode_Up = 0x0
TIM_CounterMode_Down = 0x10
TIM_CounterMode_CenterAligned1 = 0x20
TIM_CounterMode_CenterAligned2 = 0x40
TIM_CounterMode_CenterAligned3 = 0x60
TIM_OCPolarity_High = 0x0
TIM_OCPolarity_Low = 0x2
TIM_OutputState_Disable = 0x0
TIM_OutputState_Enable = 0x1
TIM_CCx_Enable = 0x1
TIM_CCx_Disable = 0x0
TIM_ICPolarity_Rising = 0x0
TIM_ICPolarity_Falling = 0x2
TIM_ICPolarity_BothEdge = 0xA
TIM_ICSelection_DirectTI = 0x1
TIM_ICSelection_IndirectTI = 0x2
TIM_ICSelection_TRC = 0x3
TIM_ICPSC_DIV1 = 0x0
TIM_ICPSC_DIV2 = 0x4
TIM_ICPSC_DIV4 = 0x8
TIM_ICPSC_DIV8 = 0xC
TIM_IT_Update = 0x1
TIM_IT_CC1 = 0x2
TIM_IT_CC2 = 0x4
TIM_IT_CC3 = 0x8
TIM_IT_CC4 = 0x10
TIM_IT_Trigger = 0x40
TIM_DMABase_CR1 = 0x0
TIM_DMABase_CR2 = 0x1
TIM_DMABase_SMCR = 0x2
TIM_DMABase_DIER = 0x3
TIM_DMABase_SR = 0x4
TIM_DMABase_EGR = 0x5
TIM_DMABase_CCMR1 = 0x6
TIM_DMABase_CCMR2 = 0x7
TIM_DMABase_CCER = 0x8
TIM_DMABase_CNT = 0x9
TIM_DMABase_PSC = 0xA
TIM_DMABase_ARR = 0xB
TIM_DMABase_CCR1 = 0xD
TIM_DMABase_CCR2 = 0xE
TIM_DMABase_CCR3 = 0xF
TIM_DMABase_CCR4 = 0x10
TIM_DMABase_DCR = 0x12
TIM_DMABase_OR = 0x13
TIM_DMABurstLength_1Transfer = 0x0
TIM_DMABurstLength_2Transfers = 0x100
TIM_DMABurstLength_3Transfers = 0x200
TIM_DMABurstLength_4Transfers = 0x300
TIM_DMABurstLength_5Transfers = 0x400
TIM_DMABurstLength_6Transfers = 0x500
TIM_DMABurstLength_7Transfers = 0x600
TIM_DMABurstLength_8Transfers = 0x700
TIM_DMABurstLength_9Transfers = 0x800
TIM_DMABurstLength_10Transfers = 0x900
TIM_DMABurstLength_11Transfers = 0xA00
TIM_DMABurstLength_12Transfers = 0xB00
TIM_DMABurstLength_13Transfers = 0xC00
TIM_DMABurstLength_14Transfers = 0xD00
TIM_DMABurstLength_15Transfers = 0xE00
TIM_DMABurstLength_16Transfers = 0xF00
TIM_DMABurstLength_17Transfers = 0x1000
TIM_DMABurstLength_18Transfers = 0x1100
TIM_DMA_Update = 0x100
TIM_DMA_CC1 = 0x200
TIM_DMA_CC2 = 0x400
TIM_DMA_CC3 = 0x800
TIM_DMA_CC4 = 0x1000
TIM_DMA_Trigger = 0x4000
TIM_ExtTRGPSC_OFF = 0x0
TIM_ExtTRGPSC_DIV2 = 0x1000
TIM_ExtTRGPSC_DIV4 = 0x2000
TIM_ExtTRGPSC_DIV8 = 0x3000
TIM_TS_ITR0 = 0x0
TIM_TS_ITR1 = 0x10
TIM_TS_ITR2 = 0x20
TIM_TS_ITR3 = 0x30
TIM_TS_TI1F_ED = 0x40
TIM_TS_TI1FP1 = 0x50
TIM_TS_TI2FP2 = 0x60
TIM_TS_ETRF = 0x70
TIM_TIxExternalCLK1Source_TI1 = 0x50
TIM_TIxExternalCLK1Source_TI2 = 0x60
TIM_TIxExternalCLK1Source_TI1ED = 0x40
TIM_ExtTRGPolarity_Inverted = 0x8000
TIM_ExtTRGPolarity_NonInverted = 0x0
TIM_PSCReloadMode_Update = 0x0
TIM_PSCReloadMode_Immediate = 0x1
TIM_ForcedAction_Active = 0x50
TIM_ForcedAction_InActive = 0x40
TIM_EncoderMode_TI1 = 0x1
TIM_EncoderMode_TI2 = 0x2
TIM_EncoderMode_TI12 = 0x3
TIM_EventSource_Update = 0x1
TIM_EventSource_CC1 = 0x2
TIM_EventSource_CC2 = 0x4
TIM_EventSource_CC3 = 0x8
TIM_EventSource_CC4 = 0x10
TIM_EventSource_Trigger = 0x40
TIM_UpdateSource_Global = 0x0
TIM_UpdateSource_Regular = 0x1
TIM_OCPreload_Enable = 0x8
TIM_OCPreload_Disable = 0x0
TIM_OCFast_Enable = 0x4
TIM_OCFast_Disable = 0x0
TIM_OCClear_Enable = 0x80
TIM_OCClear_Disable = 0x0
TIM_TRGOSource_Reset = 0x0
TIM_TRGOSource_Enable = 0x10
TIM_TRGOSource_Update = 0x20
TIM_TRGOSource_OC1 = 0x30
TIM_TRGOSource_OC1Ref = 0x40
TIM_TRGOSource_OC2Ref = 0x50
TIM_TRGOSource_OC3Ref = 0x60
TIM_TRGOSource_OC4Ref = 0x70
TIM_SlaveMode_Reset = 0x4
TIM_SlaveMode_Gated = 0x5
TIM_SlaveMode_Trigger = 0x6
TIM_SlaveMode_External1 = 0x7
TIM_MasterSlaveMode_Enable = 0x80
TIM_MasterSlaveMode_Disable = 0x0
TIM_FLAG_Update = 0x1
TIM_FLAG_CC1 = 0x2
TIM_FLAG_CC2 = 0x4
TIM_FLAG_CC3 = 0x8
TIM_FLAG_CC4 = 0x10
TIM_FLAG_Trigger = 0x40
TIM_FLAG_CC1OF = 0x200
TIM_FLAG_CC2OF = 0x400
TIM_FLAG_CC3OF = 0x800
TIM_FLAG_CC4OF = 0x1000
TIM_OCReferenceClear_ETRF = 0x8
TIM_OCReferenceClear_OCREFCLR = 0x0
TIM2_TIM10_OC = 0xFFFE0000
TIM2_TIM5_TRGO = 0xFFFE0001
TIM3_TIM11_OC = 0xFFFE0000
TIM3_TIM5_TRGO = 0xFFFE0001
TIM9_GPIO = 0xFFFC0000
TIM9_LSE = 0xFFFC0001
TIM9_TIM3_TRGO = 0xFFFB0000
TIM9_TS_IO = 0xFFFB0004
TIM10_GPIO = 0xFFF40000
TIM10_LSI = 0xFFF40001
TIM10_LSE = 0xFFF40002
TIM10_RTC = 0xFFF40003
TIM10_RI = 0xFFF40008
TIM10_ETR_LSE = 0xFFFB0000
TIM10_ETR_TIM9_TRGO = 0xFFFB0004
TIM11_GPIO = 0xFFF40000
TIM11_MSI = 0xFFF40001
TIM11_HSE_RTC = 0xFFF40002
TIM11_RI = 0xFFF40008
TIM11_ETR_LSE = 0xFFFB0000
TIM11_ETR_TIM9_TRGO = 0xFFFB0004
TIM_DMABurstLength_1Byte = 0x0
TIM_DMABurstLength_2Bytes = 0x100
TIM_DMABurstLength_3Bytes = 0x200
TIM_DMABurstLength_4Bytes = 0x300
TIM_DMABurstLength_5Bytes = 0x400
TIM_DMABurstLength_6Bytes = 0x500
TIM_DMABurstLength_7Bytes = 0x600
TIM_DMABurstLength_8Bytes = 0x700
TIM_DMABurstLength_9Bytes = 0x800
TIM_DMABurstLength_10Bytes = 0x900
TIM_DMABurstLength_11Bytes = 0xA00
TIM_DMABurstLength_12Bytes = 0xB00
TIM_DMABurstLength_13Bytes = 0xC00
TIM_DMABurstLength_14Bytes = 0xD00
TIM_DMABurstLength_15Bytes = 0xE00
TIM_DMABurstLength_16Bytes = 0xF00
TIM_DMABurstLength_17Bytes = 0x1000
TIM_DMABurstLength_18Bytes = 0x1100
# struct TIM_TimeBaseInitTypeDef

class TIM_TimeBaseInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('TIM_Prescaler',	ctypes.c_uint16),
		('TIM_CounterMode',	ctypes.c_uint16),
		('TIM_Period',	ctypes.c_uint32),
		('TIM_ClockDivision',	ctypes.c_uint16),
	]
	def ref(self):
		return ctypes.byref(self)

# struct TIM_OCInitTypeDef

class TIM_OCInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('TIM_OCMode',	ctypes.c_uint16),
		('TIM_OutputState',	ctypes.c_uint16),
		('TIM_Pulse',	ctypes.c_uint32),
		('TIM_OCPolarity',	ctypes.c_uint16),
	]
	def ref(self):
		return ctypes.byref(self)

# struct TIM_ICInitTypeDef

class TIM_ICInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('TIM_Channel',	ctypes.c_uint16),
		('TIM_ICPolarity',	ctypes.c_uint16),
		('TIM_ICSelection',	ctypes.c_uint16),
		('TIM_ICPrescaler',	ctypes.c_uint16),
		('TIM_ICFilter',	ctypes.c_uint16),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file misc.h : 

# empty define __MISC_H
NVIC_VectTab_RAM = 0x20000000
NVIC_VectTab_FLASH = 0x8000000
NVIC_LP_SEVONPEND = 0x10
NVIC_LP_SLEEPDEEP = 0x4
NVIC_LP_SLEEPONEXIT = 0x2
NVIC_PriorityGroup_0 = 0x700
NVIC_PriorityGroup_1 = 0x600
NVIC_PriorityGroup_2 = 0x500
NVIC_PriorityGroup_3 = 0x400
NVIC_PriorityGroup_4 = 0x300
SysTick_CLKSource_HCLK_Div8 = 0xFFFFFFFB
SysTick_CLKSource_HCLK = 0x4
# struct NVIC_InitTypeDef

class NVIC_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('NVIC_IRQChannel',	ctypes.c_uint8),
		('NVIC_IRQChannelPreemptionPriority',	ctypes.c_uint8),
		('NVIC_IRQChannelSubPriority',	ctypes.c_uint8),
		('NVIC_IRQChannelCmd',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_exti.h : 

# Enum EXTIMode_TypeDef
EXTI_Mode_Interrupt = 0x0
EXTI_Mode_Event = 0x4
# Enum EXTITrigger_TypeDef
EXTI_Trigger_Rising = 0x8
EXTI_Trigger_Falling = 0xC
EXTI_Trigger_Rising_Falling = 0x10
# empty define __STM32L1xx_EXTI_H
EXTI_Line0 = 0x1
EXTI_Line1 = 0x2
EXTI_Line2 = 0x4
EXTI_Line3 = 0x8
EXTI_Line4 = 0x10
EXTI_Line5 = 0x20
EXTI_Line6 = 0x40
EXTI_Line7 = 0x80
EXTI_Line8 = 0x100
EXTI_Line9 = 0x200
EXTI_Line10 = 0x400
EXTI_Line11 = 0x800
EXTI_Line12 = 0x1000
EXTI_Line13 = 0x2000
EXTI_Line14 = 0x4000
EXTI_Line15 = 0x8000
EXTI_Line16 = 0x10000
EXTI_Line17 = 0x20000
EXTI_Line18 = 0x40000
EXTI_Line19 = 0x80000
EXTI_Line20 = 0x100000
EXTI_Line21 = 0x200000
EXTI_Line22 = 0x400000
EXTI_Line23 = 0x800000
# struct EXTI_InitTypeDef

class EXTI_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('EXTI_Line',	ctypes.c_uint32),
		('EXTI_Mode',	ctypes.c_uint32),
		('EXTI_Trigger',	ctypes.c_uint32),
		('EXTI_LineCmd',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_lcd.h : 

# empty define __STM32L1xx_LCD_H
LCD_Prescaler_1 = 0x0
LCD_Prescaler_2 = 0x400000
LCD_Prescaler_4 = 0x800000
LCD_Prescaler_8 = 0xC00000
LCD_Prescaler_16 = 0x1000000
LCD_Prescaler_32 = 0x1400000
LCD_Prescaler_64 = 0x1800000
LCD_Prescaler_128 = 0x1C00000
LCD_Prescaler_256 = 0x2000000
LCD_Prescaler_512 = 0x2400000
LCD_Prescaler_1024 = 0x2800000
LCD_Prescaler_2048 = 0x2C00000
LCD_Prescaler_4096 = 0x3000000
LCD_Prescaler_8192 = 0x3400000
LCD_Prescaler_16384 = 0x3800000
LCD_Prescaler_32768 = 0x3C00000
LCD_Divider_16 = 0x0
LCD_Divider_17 = 0x40000
LCD_Divider_18 = 0x80000
LCD_Divider_19 = 0xC0000
LCD_Divider_20 = 0x100000
LCD_Divider_21 = 0x140000
LCD_Divider_22 = 0x180000
LCD_Divider_23 = 0x1C0000
LCD_Divider_24 = 0x200000
LCD_Divider_25 = 0x240000
LCD_Divider_26 = 0x280000
LCD_Divider_27 = 0x2C0000
LCD_Divider_28 = 0x300000
LCD_Divider_29 = 0x340000
LCD_Divider_30 = 0x380000
LCD_Divider_31 = 0x3C0000
LCD_Duty_Static = 0x0
LCD_Duty_1_2 = 0x4
LCD_Duty_1_3 = 0x8
LCD_Duty_1_4 = 0xC
LCD_Duty_1_8 = 0x10
LCD_Bias_1_4 = 0x0
LCD_Bias_1_2 = 0x20
LCD_Bias_1_3 = 0x40
LCD_VoltageSource_Internal = 0x0
LCD_VoltageSource_External = 0x2
LCD_IT_SOF = 0x2
LCD_IT_UDD = 0x8
LCD_PulseOnDuration_0 = 0x0
LCD_PulseOnDuration_1 = 0x10
LCD_PulseOnDuration_2 = 0x20
LCD_PulseOnDuration_3 = 0x30
LCD_PulseOnDuration_4 = 0x40
LCD_PulseOnDuration_5 = 0x50
LCD_PulseOnDuration_6 = 0x60
LCD_PulseOnDuration_7 = 0x70
LCD_DeadTime_0 = 0x0
LCD_DeadTime_1 = 0x80
LCD_DeadTime_2 = 0x100
LCD_DeadTime_3 = 0x180
LCD_DeadTime_4 = 0x200
LCD_DeadTime_5 = 0x280
LCD_DeadTime_6 = 0x300
LCD_DeadTime_7 = 0x380
LCD_BlinkMode_Off = 0x0
LCD_BlinkMode_SEG0_COM0 = 0x10000
LCD_BlinkMode_SEG0_AllCOM = 0x20000
LCD_BlinkMode_AllSEG_AllCOM = 0x30000
LCD_BlinkFrequency_Div8 = 0x0
LCD_BlinkFrequency_Div16 = 0x2000
LCD_BlinkFrequency_Div32 = 0x4000
LCD_BlinkFrequency_Div64 = 0x6000
LCD_BlinkFrequency_Div128 = 0x8000
LCD_BlinkFrequency_Div256 = 0xA000
LCD_BlinkFrequency_Div512 = 0xC000
LCD_BlinkFrequency_Div1024 = 0xE000
LCD_Contrast_Level_0 = 0x0
LCD_Contrast_Level_1 = 0x400
LCD_Contrast_Level_2 = 0x800
LCD_Contrast_Level_3 = 0xC00
LCD_Contrast_Level_4 = 0x1000
LCD_Contrast_Level_5 = 0x1400
LCD_Contrast_Level_6 = 0x1800
LCD_Contrast_Level_7 = 0x1C00
LCD_FLAG_ENS = 0x1
LCD_FLAG_SOF = 0x2
LCD_FLAG_UDR = 0x4
LCD_FLAG_UDD = 0x8
LCD_FLAG_RDY = 0x10
LCD_FLAG_FCRSF = 0x20
LCD_RAMRegister_0 = 0x0
LCD_RAMRegister_1 = 0x1
LCD_RAMRegister_2 = 0x2
LCD_RAMRegister_3 = 0x3
LCD_RAMRegister_4 = 0x4
LCD_RAMRegister_5 = 0x5
LCD_RAMRegister_6 = 0x6
LCD_RAMRegister_7 = 0x7
LCD_RAMRegister_8 = 0x8
LCD_RAMRegister_9 = 0x9
LCD_RAMRegister_10 = 0xA
LCD_RAMRegister_11 = 0xB
LCD_RAMRegister_12 = 0xC
LCD_RAMRegister_13 = 0xD
LCD_RAMRegister_14 = 0xE
LCD_RAMRegister_15 = 0xF
# struct LCD_InitTypeDef

class LCD_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('LCD_Prescaler',	ctypes.c_uint32),
		('LCD_Divider',	ctypes.c_uint32),
		('LCD_Duty',	ctypes.c_uint32),
		('LCD_Bias',	ctypes.c_uint32),
		('LCD_VoltageSource',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_spi.h : 

# empty define __STM32L1xx_SPI_H
SPI_Direction_2Lines_FullDuplex = 0x0
SPI_Direction_2Lines_RxOnly = 0x400
SPI_Direction_1Line_Rx = 0x8000
SPI_Direction_1Line_Tx = 0xC000
SPI_Mode_Master = 0x104
SPI_Mode_Slave = 0x0
SPI_DataSize_16b = 0x800
SPI_DataSize_8b = 0x0
SPI_CPOL_Low = 0x0
SPI_CPOL_High = 0x2
SPI_CPHA_1Edge = 0x0
SPI_CPHA_2Edge = 0x1
SPI_NSS_Soft = 0x200
SPI_NSS_Hard = 0x0
SPI_BaudRatePrescaler_2 = 0x0
SPI_BaudRatePrescaler_4 = 0x8
SPI_BaudRatePrescaler_8 = 0x10
SPI_BaudRatePrescaler_16 = 0x18
SPI_BaudRatePrescaler_32 = 0x20
SPI_BaudRatePrescaler_64 = 0x28
SPI_BaudRatePrescaler_128 = 0x30
SPI_BaudRatePrescaler_256 = 0x38
SPI_FirstBit_MSB = 0x0
SPI_FirstBit_LSB = 0x80
I2S_Mode_SlaveTx = 0x0
I2S_Mode_SlaveRx = 0x100
I2S_Mode_MasterTx = 0x200
I2S_Mode_MasterRx = 0x300
I2S_Standard_Phillips = 0x0
I2S_Standard_MSB = 0x10
I2S_Standard_LSB = 0x20
I2S_Standard_PCMShort = 0x30
I2S_Standard_PCMLong = 0xB0
I2S_DataFormat_16b = 0x0
I2S_DataFormat_16bextended = 0x1
I2S_DataFormat_24b = 0x3
I2S_DataFormat_32b = 0x5
I2S_MCLKOutput_Enable = 0x200
I2S_MCLKOutput_Disable = 0x0
I2S_AudioFreq_192k = 0x2EE00
I2S_AudioFreq_96k = 0x17700
I2S_AudioFreq_48k = 0xBB80
I2S_AudioFreq_44k = 0xAC44
I2S_AudioFreq_32k = 0x7D00
I2S_AudioFreq_22k = 0x5622
I2S_AudioFreq_16k = 0x3E80
I2S_AudioFreq_11k = 0x2B11
I2S_AudioFreq_8k = 0x1F40
I2S_AudioFreq_Default = 0x2
I2S_CPOL_Low = 0x0
I2S_CPOL_High = 0x8
SPI_I2S_DMAReq_Tx = 0x2
SPI_I2S_DMAReq_Rx = 0x1
SPI_NSSInternalSoft_Set = 0x100
SPI_NSSInternalSoft_Reset = 0xFEFF
SPI_CRC_Tx = 0x0
SPI_CRC_Rx = 0x1
SPI_Direction_Rx = 0xBFFF
SPI_Direction_Tx = 0x4000
SPI_I2S_IT_TXE = 0x71
SPI_I2S_IT_RXNE = 0x60
SPI_I2S_IT_ERR = 0x50
I2S_IT_UDR = 0x53
SPI_I2S_IT_FRE = 0x58
SPI_I2S_IT_OVR = 0x56
SPI_IT_MODF = 0x55
SPI_IT_CRCERR = 0x54
SPI_I2S_FLAG_RXNE = 0x1
SPI_I2S_FLAG_TXE = 0x2
I2S_FLAG_CHSIDE = 0x4
I2S_FLAG_UDR = 0x8
SPI_FLAG_CRCERR = 0x10
SPI_FLAG_MODF = 0x20
SPI_I2S_FLAG_OVR = 0x40
SPI_I2S_FLAG_BSY = 0x80
SPI_I2S_FLAG_FRE = 0x100
SPI_DMAReq_Tx = 0x2
SPI_DMAReq_Rx = 0x1
SPI_IT_TXE = 0x71
SPI_IT_RXNE = 0x60
SPI_IT_ERR = 0x50
SPI_IT_OVR = 0x56
SPI_FLAG_RXNE = 0x1
SPI_FLAG_TXE = 0x2
SPI_FLAG_OVR = 0x40
SPI_FLAG_BSY = 0x80
# Skip SPI_DeInit : no need parse
# Skip SPI_ITConfig : no need parse
# Skip SPI_DMACmd : no need parse
# Skip SPI_SendData : no need parse
# Skip SPI_ReceiveData : no need parse
# Skip SPI_GetFlagStatus : no need parse
# Skip SPI_ClearFlag : no need parse
# Skip SPI_GetITStatus : no need parse
# Skip SPI_ClearITPendingBit : no need parse
# struct SPI_InitTypeDef

class SPI_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('SPI_Direction',	ctypes.c_uint16),
		('SPI_Mode',	ctypes.c_uint16),
		('SPI_DataSize',	ctypes.c_uint16),
		('SPI_CPOL',	ctypes.c_uint16),
		('SPI_CPHA',	ctypes.c_uint16),
		('SPI_NSS',	ctypes.c_uint16),
		('SPI_BaudRatePrescaler',	ctypes.c_uint16),
		('SPI_FirstBit',	ctypes.c_uint16),
		('SPI_CRCPolynomial',	ctypes.c_uint16),
	]
	def ref(self):
		return ctypes.byref(self)

# struct I2S_InitTypeDef

class I2S_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('I2S_Mode',	ctypes.c_uint16),
		('I2S_Standard',	ctypes.c_uint16),
		('I2S_DataFormat',	ctypes.c_uint16),
		('I2S_MCLKOutput',	ctypes.c_uint16),
		('I2S_AudioFreq',	ctypes.c_uint32),
		('I2S_CPOL',	ctypes.c_uint16),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_iwdg.h : 

# empty define __STM32L1xx_IWDG_H
IWDG_WriteAccess_Enable = 0x5555
IWDG_WriteAccess_Disable = 0x0
IWDG_Prescaler_4 = 0x0
IWDG_Prescaler_8 = 0x1
IWDG_Prescaler_16 = 0x2
IWDG_Prescaler_32 = 0x3
IWDG_Prescaler_64 = 0x4
IWDG_Prescaler_128 = 0x5
IWDG_Prescaler_256 = 0x6
IWDG_FLAG_PVU = 0x1
IWDG_FLAG_RVU = 0x2
# ----------------------------------------

# file stm32l1xx_sdio.h : 

# empty define __STM32L1xx_SDIO_H
SDIO_ClockEdge_Rising = 0x0
SDIO_ClockEdge_Falling = 0x2000
SDIO_ClockBypass_Disable = 0x0
SDIO_ClockBypass_Enable = 0x400
SDIO_ClockPowerSave_Disable = 0x0
SDIO_ClockPowerSave_Enable = 0x200
SDIO_BusWide_1b = 0x0
SDIO_BusWide_4b = 0x800
SDIO_BusWide_8b = 0x1000
SDIO_HardwareFlowControl_Disable = 0x0
SDIO_HardwareFlowControl_Enable = 0x4000
SDIO_PowerState_OFF = 0x0
SDIO_PowerState_ON = 0x3
SDIO_IT_CCRCFAIL = 0x1
SDIO_IT_DCRCFAIL = 0x2
SDIO_IT_CTIMEOUT = 0x4
SDIO_IT_DTIMEOUT = 0x8
SDIO_IT_TXUNDERR = 0x10
SDIO_IT_RXOVERR = 0x20
SDIO_IT_CMDREND = 0x40
SDIO_IT_CMDSENT = 0x80
SDIO_IT_DATAEND = 0x100
SDIO_IT_STBITERR = 0x200
SDIO_IT_DBCKEND = 0x400
SDIO_IT_CMDACT = 0x800
SDIO_IT_TXACT = 0x1000
SDIO_IT_RXACT = 0x2000
SDIO_IT_TXFIFOHE = 0x4000
SDIO_IT_RXFIFOHF = 0x8000
SDIO_IT_TXFIFOF = 0x10000
SDIO_IT_RXFIFOF = 0x20000
SDIO_IT_TXFIFOE = 0x40000
SDIO_IT_RXFIFOE = 0x80000
SDIO_IT_TXDAVL = 0x100000
SDIO_IT_RXDAVL = 0x200000
SDIO_IT_SDIOIT = 0x400000
SDIO_IT_CEATAEND = 0x800000
SDIO_Response_No = 0x0
SDIO_Response_Short = 0x40
SDIO_Response_Long = 0xC0
SDIO_Wait_No = 0x0
SDIO_Wait_IT = 0x100
SDIO_Wait_Pend = 0x200
SDIO_CPSM_Disable = 0x0
SDIO_CPSM_Enable = 0x400
SDIO_RESP1 = 0x0
SDIO_RESP2 = 0x4
SDIO_RESP3 = 0x8
SDIO_RESP4 = 0xC
SDIO_DataBlockSize_1b = 0x0
SDIO_DataBlockSize_2b = 0x10
SDIO_DataBlockSize_4b = 0x20
SDIO_DataBlockSize_8b = 0x30
SDIO_DataBlockSize_16b = 0x40
SDIO_DataBlockSize_32b = 0x50
SDIO_DataBlockSize_64b = 0x60
SDIO_DataBlockSize_128b = 0x70
SDIO_DataBlockSize_256b = 0x80
SDIO_DataBlockSize_512b = 0x90
SDIO_DataBlockSize_1024b = 0xA0
SDIO_DataBlockSize_2048b = 0xB0
SDIO_DataBlockSize_4096b = 0xC0
SDIO_DataBlockSize_8192b = 0xD0
SDIO_DataBlockSize_16384b = 0xE0
SDIO_TransferDir_ToCard = 0x0
SDIO_TransferDir_ToSDIO = 0x2
SDIO_TransferMode_Block = 0x0
SDIO_TransferMode_Stream = 0x4
SDIO_DPSM_Disable = 0x0
SDIO_DPSM_Enable = 0x1
SDIO_FLAG_CCRCFAIL = 0x1
SDIO_FLAG_DCRCFAIL = 0x2
SDIO_FLAG_CTIMEOUT = 0x4
SDIO_FLAG_DTIMEOUT = 0x8
SDIO_FLAG_TXUNDERR = 0x10
SDIO_FLAG_RXOVERR = 0x20
SDIO_FLAG_CMDREND = 0x40
SDIO_FLAG_CMDSENT = 0x80
SDIO_FLAG_DATAEND = 0x100
SDIO_FLAG_STBITERR = 0x200
SDIO_FLAG_DBCKEND = 0x400
SDIO_FLAG_CMDACT = 0x800
SDIO_FLAG_TXACT = 0x1000
SDIO_FLAG_RXACT = 0x2000
SDIO_FLAG_TXFIFOHE = 0x4000
SDIO_FLAG_RXFIFOHF = 0x8000
SDIO_FLAG_TXFIFOF = 0x10000
SDIO_FLAG_RXFIFOF = 0x20000
SDIO_FLAG_TXFIFOE = 0x40000
SDIO_FLAG_RXFIFOE = 0x80000
SDIO_FLAG_TXDAVL = 0x100000
SDIO_FLAG_RXDAVL = 0x200000
SDIO_FLAG_SDIOIT = 0x400000
SDIO_FLAG_CEATAEND = 0x800000
SDIO_ReadWaitMode_CLK = 0x1
SDIO_ReadWaitMode_DATA2 = 0x0
# struct SDIO_InitTypeDef

class SDIO_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('SDIO_ClockEdge',	ctypes.c_uint32),
		('SDIO_ClockBypass',	ctypes.c_uint32),
		('SDIO_ClockPowerSave',	ctypes.c_uint32),
		('SDIO_BusWide',	ctypes.c_uint32),
		('SDIO_HardwareFlowControl',	ctypes.c_uint32),
		('SDIO_ClockDiv',	ctypes.c_uint8),
	]
	def ref(self):
		return ctypes.byref(self)

# struct SDIO_CmdInitTypeDef

class SDIO_CmdInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('SDIO_Argument',	ctypes.c_uint32),
		('SDIO_CmdIndex',	ctypes.c_uint32),
		('SDIO_Response',	ctypes.c_uint32),
		('SDIO_Wait',	ctypes.c_uint32),
		('SDIO_CPSM',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct SDIO_DataInitTypeDef

class SDIO_DataInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('SDIO_DataTimeOut',	ctypes.c_uint32),
		('SDIO_DataLength',	ctypes.c_uint32),
		('SDIO_DataBlockSize',	ctypes.c_uint32),
		('SDIO_TransferDir',	ctypes.c_uint32),
		('SDIO_TransferMode',	ctypes.c_uint32),
		('SDIO_DPSM',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_dac.h : 

# empty define __STM32L1xx_DAC_H
DAC_Trigger_None = 0x0
DAC_Trigger_T6_TRGO = 0x4
DAC_Trigger_T7_TRGO = 0x14
DAC_Trigger_T9_TRGO = 0x1C
DAC_Trigger_T2_TRGO = 0x24
DAC_Trigger_T4_TRGO = 0x2C
DAC_Trigger_Ext_IT9 = 0x34
DAC_Trigger_Software = 0x3C
DAC_WaveGeneration_None = 0x0
DAC_WaveGeneration_Noise = 0x40
DAC_WaveGeneration_Triangle = 0x80
DAC_LFSRUnmask_Bit0 = 0x0
DAC_LFSRUnmask_Bits1_0 = 0x100
DAC_LFSRUnmask_Bits2_0 = 0x200
DAC_LFSRUnmask_Bits3_0 = 0x300
DAC_LFSRUnmask_Bits4_0 = 0x400
DAC_LFSRUnmask_Bits5_0 = 0x500
DAC_LFSRUnmask_Bits6_0 = 0x600
DAC_LFSRUnmask_Bits7_0 = 0x700
DAC_LFSRUnmask_Bits8_0 = 0x800
DAC_LFSRUnmask_Bits9_0 = 0x900
DAC_LFSRUnmask_Bits10_0 = 0xA00
DAC_LFSRUnmask_Bits11_0 = 0xB00
DAC_TriangleAmplitude_1 = 0x0
DAC_TriangleAmplitude_3 = 0x100
DAC_TriangleAmplitude_7 = 0x200
DAC_TriangleAmplitude_15 = 0x300
DAC_TriangleAmplitude_31 = 0x400
DAC_TriangleAmplitude_63 = 0x500
DAC_TriangleAmplitude_127 = 0x600
DAC_TriangleAmplitude_255 = 0x700
DAC_TriangleAmplitude_511 = 0x800
DAC_TriangleAmplitude_1023 = 0x900
DAC_TriangleAmplitude_2047 = 0xA00
DAC_TriangleAmplitude_4095 = 0xB00
DAC_OutputBuffer_Enable = 0x0
DAC_OutputBuffer_Disable = 0x2
DAC_Channel_1 = 0x0
DAC_Channel_2 = 0x10
DAC_Align_12b_R = 0x0
DAC_Align_12b_L = 0x4
DAC_Align_8b_R = 0x8
DAC_Wave_Noise = 0x40
DAC_Wave_Triangle = 0x80
DAC_IT_DMAUDR = 0x2000
DAC_FLAG_DMAUDR = 0x2000
# struct DAC_InitTypeDef

class DAC_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('DAC_Trigger',	ctypes.c_uint32),
		('DAC_WaveGeneration',	ctypes.c_uint32),
		('DAC_LFSRUnmask_TriangleAmplitude',	ctypes.c_uint32),
		('DAC_OutputBuffer',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_pwr.h : 

# empty define __STM32L1xx_PWR_H
PWR_PVDLevel_0 = 0x0
PWR_PVDLevel_1 = 0x20
PWR_PVDLevel_2 = 0x40
PWR_PVDLevel_3 = 0x60
PWR_PVDLevel_4 = 0x80
PWR_PVDLevel_5 = 0xA0
PWR_PVDLevel_6 = 0xC0
PWR_PVDLevel_7 = 0xE0
PWR_WakeUpPin_1 = 0x0
PWR_WakeUpPin_2 = 0x4
PWR_WakeUpPin_3 = 0x8
PWR_VoltageScaling_Range1 = 0x800
PWR_VoltageScaling_Range2 = 0x1000
PWR_VoltageScaling_Range3 = 0x1800
PWR_Regulator_ON = 0x0
PWR_Regulator_LowPower = 0x1
PWR_SLEEPEntry_WFI = 0x1
PWR_SLEEPEntry_WFE = 0x2
PWR_STOPEntry_WFI = 0x1
PWR_STOPEntry_WFE = 0x2
PWR_FLAG_WU = 0x1
PWR_FLAG_SB = 0x2
PWR_FLAG_PVDO = 0x4
PWR_FLAG_VREFINTRDY = 0x8
PWR_FLAG_VOS = 0x10
PWR_FLAG_REGLP = 0x20
# ----------------------------------------

# file stm32l1xx_crc.h : 

# empty define __STM32L1xx_CRC_H
# ----------------------------------------

# file stm32l1xx_fsmc.h : 

# empty define __STM32L1xx_FSMC_H
FSMC_Bank1_NORSRAM1 = 0x0
FSMC_Bank1_NORSRAM2 = 0x2
FSMC_Bank1_NORSRAM3 = 0x4
FSMC_Bank1_NORSRAM4 = 0x6
FSMC_DataAddressMux_Disable = 0x0
FSMC_DataAddressMux_Enable = 0x2
FSMC_MemoryType_SRAM = 0x0
FSMC_MemoryType_PSRAM = 0x4
FSMC_MemoryType_NOR = 0x8
FSMC_MemoryDataWidth_8b = 0x0
FSMC_MemoryDataWidth_16b = 0x10
FSMC_BurstAccessMode_Disable = 0x0
FSMC_BurstAccessMode_Enable = 0x100
FSMC_AsynchronousWait_Disable = 0x0
FSMC_AsynchronousWait_Enable = 0x8000
FSMC_WaitSignalPolarity_Low = 0x0
FSMC_WaitSignalPolarity_High = 0x200
FSMC_WrapMode_Disable = 0x0
FSMC_WrapMode_Enable = 0x400
FSMC_WaitSignalActive_BeforeWaitState = 0x0
FSMC_WaitSignalActive_DuringWaitState = 0x800
FSMC_WriteOperation_Disable = 0x0
FSMC_WriteOperation_Enable = 0x1000
FSMC_WaitSignal_Disable = 0x0
FSMC_WaitSignal_Enable = 0x2000
FSMC_ExtendedMode_Disable = 0x0
FSMC_ExtendedMode_Enable = 0x4000
FSMC_WriteBurst_Disable = 0x0
FSMC_WriteBurst_Enable = 0x80000
FSMC_AccessMode_A = 0x0
FSMC_AccessMode_B = 0x10000000
FSMC_AccessMode_C = 0x20000000
FSMC_AccessMode_D = 0x30000000
# struct FSMC_NORSRAMTimingInitTypeDef

class FSMC_NORSRAMTimingInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('FSMC_AddressSetupTime',	ctypes.c_uint32),
		('FSMC_AddressHoldTime',	ctypes.c_uint32),
		('FSMC_DataSetupTime',	ctypes.c_uint32),
		('FSMC_BusTurnAroundDuration',	ctypes.c_uint32),
		('FSMC_CLKDivision',	ctypes.c_uint32),
		('FSMC_DataLatency',	ctypes.c_uint32),
		('FSMC_AccessMode',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct FSMC_NORSRAMInitTypeDef
# struct FSMC_NORSRAMInitTypeDef : field is class : FSMC_ReadWriteTimingStruct
# ----------------------------------------

# file stm32l1xx_i2c.h : 

# empty define __STM32L1xx_I2C_H
I2C_Mode_I2C = 0x0
I2C_Mode_SMBusDevice = 0x2
I2C_Mode_SMBusHost = 0xA
I2C_DutyCycle_16_9 = 0x4000
I2C_DutyCycle_2 = 0xBFFF
I2C_Ack_Enable = 0x400
I2C_Ack_Disable = 0x0
I2C_Direction_Transmitter = 0x0
I2C_Direction_Receiver = 0x1
I2C_AcknowledgedAddress_7bit = 0x4000
I2C_AcknowledgedAddress_10bit = 0xC000
I2C_Register_CR1 = 0x0
I2C_Register_CR2 = 0x4
I2C_Register_OAR1 = 0x8
I2C_Register_OAR2 = 0xC
I2C_Register_DR = 0x10
I2C_Register_SR1 = 0x14
I2C_Register_SR2 = 0x18
I2C_Register_CCR = 0x1C
I2C_Register_TRISE = 0x20
I2C_SMBusAlert_Low = 0x2000
I2C_SMBusAlert_High = 0xDFFF
I2C_PECPosition_Next = 0x800
I2C_PECPosition_Current = 0xF7FF
I2C_NACKPosition_Next = 0x800
I2C_NACKPosition_Current = 0xF7FF
I2C_IT_BUF = 0x400
I2C_IT_EVT = 0x200
I2C_IT_ERR = 0x100
I2C_IT_SMBALERT = 0x1008000
I2C_IT_TIMEOUT = 0x1004000
I2C_IT_PECERR = 0x1001000
I2C_IT_OVR = 0x1000800
I2C_IT_AF = 0x1000400
I2C_IT_ARLO = 0x1000200
I2C_IT_BERR = 0x1000100
I2C_IT_TXE = 0x6000080
I2C_IT_RXNE = 0x6000040
I2C_IT_STOPF = 0x2000010
I2C_IT_ADD10 = 0x2000008
I2C_IT_BTF = 0x2000004
I2C_IT_ADDR = 0x2000002
I2C_IT_SB = 0x2000001
I2C_FLAG_DUALF = 0x800000
I2C_FLAG_SMBHOST = 0x400000
I2C_FLAG_SMBDEFAULT = 0x200000
I2C_FLAG_GENCALL = 0x100000
I2C_FLAG_TRA = 0x40000
I2C_FLAG_BUSY = 0x20000
I2C_FLAG_MSL = 0x10000
I2C_FLAG_SMBALERT = 0x10008000
I2C_FLAG_TIMEOUT = 0x10004000
I2C_FLAG_PECERR = 0x10001000
I2C_FLAG_OVR = 0x10000800
I2C_FLAG_AF = 0x10000400
I2C_FLAG_ARLO = 0x10000200
I2C_FLAG_BERR = 0x10000100
I2C_FLAG_TXE = 0x10000080
I2C_FLAG_RXNE = 0x10000040
I2C_FLAG_STOPF = 0x10000010
I2C_FLAG_ADD10 = 0x10000008
I2C_FLAG_BTF = 0x10000004
I2C_FLAG_ADDR = 0x10000002
I2C_FLAG_SB = 0x10000001
I2C_EVENT_MASTER_MODE_SELECT = 0x30001
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED = 0x70082
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED = 0x30002
I2C_EVENT_MASTER_MODE_ADDRESS10 = 0x30008
I2C_EVENT_MASTER_BYTE_RECEIVED = 0x30040
I2C_EVENT_MASTER_BYTE_TRANSMITTING = 0x70080
I2C_EVENT_MASTER_BYTE_TRANSMITTED = 0x70084
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED = 0x20002
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED = 0x60082
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED = 0x820000
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED = 0x860080
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED = 0x120000
I2C_EVENT_SLAVE_BYTE_RECEIVED = 0x20040
I2C_EVENT_SLAVE_STOP_DETECTED = 0x10
I2C_EVENT_SLAVE_BYTE_TRANSMITTED = 0x60084
I2C_EVENT_SLAVE_BYTE_TRANSMITTING = 0x60080
I2C_EVENT_SLAVE_ACK_FAILURE = 0x400
# struct I2C_InitTypeDef

class I2C_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('I2C_ClockSpeed',	ctypes.c_uint32),
		('I2C_Mode',	ctypes.c_uint16),
		('I2C_DutyCycle',	ctypes.c_uint16),
		('I2C_OwnAddress1',	ctypes.c_uint16),
		('I2C_Ack',	ctypes.c_uint16),
		('I2C_AcknowledgedAddress',	ctypes.c_uint16),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32l1xx_conf.h : 

# empty define __STM32L1xx_CONF_H
# ----------------------------------------


__all__ =  ['__version__', '__RUN', '__HALT', '__ERROR', '__WARNING', '__INFO', '__DEBUG',
    '__ALL_LOG', 'DEFAULT_OPENOCD_PORT', 'DEFAULT_GDB_PORT', 'RESET', 'SET', 'DISABLE',
    'ENABLE', 'ERROR', 'SUCCESS', 'HSE_VALUE', 'HSE_STARTUP_TIMEOUT',
    'HSI_STARTUP_TIMEOUT', 'HSI_VALUE', 'LSI_VALUE', 'LSE_VALUE',
    '__STM32L1XX_STDPERIPH_VERSION_MAIN', '__STM32L1XX_STDPERIPH_VERSION_SUB1',
    '__STM32L1XX_STDPERIPH_VERSION_SUB2', '__STM32L1XX_STDPERIPH_VERSION_RC',
    '__STM32L1XX_STDPERIPH_VERSION', '__CM3_REV', '__MPU_PRESENT', '__NVIC_PRIO_BITS',
    '__Vendor_SysTickConfig', 'FLASH_BASE', 'SRAM_BASE', 'PERIPH_BASE', 'SRAM_BB_BASE',
    'PERIPH_BB_BASE', 'FSMC_R_BASE', 'APB1PERIPH_BASE', 'APB2PERIPH_BASE',
    'AHBPERIPH_BASE', 'TIM2_BASE', 'TIM3_BASE', 'TIM4_BASE', 'TIM5_BASE', 'TIM6_BASE',
    'TIM7_BASE', 'LCD_BASE', 'RTC_BASE', 'WWDG_BASE', 'IWDG_BASE', 'SPI2_BASE',
    'SPI3_BASE', 'USART2_BASE', 'USART3_BASE', 'UART4_BASE', 'UART5_BASE', 'I2C1_BASE',
    'I2C2_BASE', 'PWR_BASE', 'DAC_BASE', 'COMP_BASE', 'RI_BASE', 'OPAMP_BASE',
    'SYSCFG_BASE', 'EXTI_BASE', 'TIM9_BASE', 'TIM10_BASE', 'TIM11_BASE', 'ADC1_BASE',
    'ADC_BASE', 'SDIO_BASE', 'SPI1_BASE', 'USART1_BASE', 'GPIOA_BASE', 'GPIOB_BASE',
    'GPIOC_BASE', 'GPIOD_BASE', 'GPIOE_BASE', 'GPIOH_BASE', 'GPIOF_BASE', 'GPIOG_BASE',
    'CRC_BASE', 'RCC_BASE', 'FLASH_R_BASE', 'OB_BASE', 'DMA1_BASE',
    'DMA1_Channel1_BASE', 'DMA1_Channel2_BASE', 'DMA1_Channel3_BASE',
    'DMA1_Channel4_BASE', 'DMA1_Channel5_BASE', 'DMA1_Channel6_BASE',
    'DMA1_Channel7_BASE', 'DMA2_BASE', 'DMA2_Channel1_BASE', 'DMA2_Channel2_BASE',
    'DMA2_Channel3_BASE', 'DMA2_Channel4_BASE', 'DMA2_Channel5_BASE', 'AES_BASE',
    'FSMC_Bank1_R_BASE', 'FSMC_Bank1E_R_BASE', 'DBGMCU_BASE', 'UID1', 'UID2', 'UID3',
    'UID1', 'UID2', 'UID3', 'TIM2', 'TIM3', 'TIM4', 'TIM5', 'TIM6', 'TIM7', 'LCD',
    'RTC', 'WWDG', 'IWDG', 'SPI2', 'SPI3', 'USART2', 'USART3', 'UART4', 'UART5', 'I2C1',
    'I2C2', 'PWR', 'DAC', 'COMP', 'RI', 'OPAMP', 'SYSCFG', 'EXTI', 'ADC1', 'ADC',
    'SDIO', 'TIM9', 'TIM10', 'TIM11', 'SPI1', 'USART1', 'DMA1', 'DMA1_Channel1',
    'DMA1_Channel2', 'DMA1_Channel3', 'DMA1_Channel4', 'DMA1_Channel5', 'DMA1_Channel6',
    'DMA1_Channel7', 'DMA2', 'DMA2_Channel1', 'DMA2_Channel2', 'DMA2_Channel3',
    'DMA2_Channel4', 'DMA2_Channel5', 'RCC', 'CRC', 'GPIOA', 'GPIOB', 'GPIOC', 'GPIOD',
    'GPIOE', 'GPIOH', 'GPIOF', 'GPIOG', 'FLASH', 'OB', 'AES', 'FSMC_Bank1',
    'FSMC_Bank1E', 'DBGMCU', 'ADC_SR_AWD', 'ADC_SR_EOC', 'ADC_SR_JEOC', 'ADC_SR_JSTRT',
    'ADC_SR_STRT', 'ADC_SR_OVR', 'ADC_SR_ADONS', 'ADC_SR_RCNR', 'ADC_SR_JCNR',
    'ADC_CR1_AWDCH', 'ADC_CR1_AWDCH_0', 'ADC_CR1_AWDCH_1', 'ADC_CR1_AWDCH_2',
    'ADC_CR1_AWDCH_3', 'ADC_CR1_AWDCH_4', 'ADC_CR1_EOCIE', 'ADC_CR1_AWDIE',
    'ADC_CR1_JEOCIE', 'ADC_CR1_SCAN', 'ADC_CR1_AWDSGL', 'ADC_CR1_JAUTO',
    'ADC_CR1_DISCEN', 'ADC_CR1_JDISCEN', 'ADC_CR1_DISCNUM', 'ADC_CR1_DISCNUM_0',
    'ADC_CR1_DISCNUM_1', 'ADC_CR1_DISCNUM_2', 'ADC_CR1_PDD', 'ADC_CR1_PDI',
    'ADC_CR1_JAWDEN', 'ADC_CR1_AWDEN', 'ADC_CR1_RES', 'ADC_CR1_RES_0', 'ADC_CR1_RES_1',
    'ADC_CR1_OVRIE', 'ADC_CR2_ADON', 'ADC_CR2_CONT', 'ADC_CR2_CFG', 'ADC_CR2_DELS',
    'ADC_CR2_DELS_0', 'ADC_CR2_DELS_1', 'ADC_CR2_DELS_2', 'ADC_CR2_DMA', 'ADC_CR2_DDS',
    'ADC_CR2_EOCS', 'ADC_CR2_ALIGN', 'ADC_CR2_JEXTSEL', 'ADC_CR2_JEXTSEL_0',
    'ADC_CR2_JEXTSEL_1', 'ADC_CR2_JEXTSEL_2', 'ADC_CR2_JEXTSEL_3', 'ADC_CR2_JEXTEN',
    'ADC_CR2_JEXTEN_0', 'ADC_CR2_JEXTEN_1', 'ADC_CR2_JSWSTART', 'ADC_CR2_EXTSEL',
    'ADC_CR2_EXTSEL_0', 'ADC_CR2_EXTSEL_1', 'ADC_CR2_EXTSEL_2', 'ADC_CR2_EXTSEL_3',
    'ADC_CR2_EXTEN', 'ADC_CR2_EXTEN_0', 'ADC_CR2_EXTEN_1', 'ADC_CR2_SWSTART',
    'ADC_SMPR1_SMP20', 'ADC_SMPR1_SMP20_0', 'ADC_SMPR1_SMP20_1', 'ADC_SMPR1_SMP20_2',
    'ADC_SMPR1_SMP21', 'ADC_SMPR1_SMP21_0', 'ADC_SMPR1_SMP21_1', 'ADC_SMPR1_SMP21_2',
    'ADC_SMPR1_SMP22', 'ADC_SMPR1_SMP22_0', 'ADC_SMPR1_SMP22_1', 'ADC_SMPR1_SMP22_2',
    'ADC_SMPR1_SMP23', 'ADC_SMPR1_SMP23_0', 'ADC_SMPR1_SMP23_1', 'ADC_SMPR1_SMP23_2',
    'ADC_SMPR1_SMP24', 'ADC_SMPR1_SMP24_0', 'ADC_SMPR1_SMP24_1', 'ADC_SMPR1_SMP24_2',
    'ADC_SMPR1_SMP25', 'ADC_SMPR1_SMP25_0', 'ADC_SMPR1_SMP25_1', 'ADC_SMPR1_SMP25_2',
    'ADC_SMPR1_SMP26', 'ADC_SMPR1_SMP26_0', 'ADC_SMPR1_SMP26_1', 'ADC_SMPR1_SMP26_2',
    'ADC_SMPR1_SMP27', 'ADC_SMPR1_SMP27_0', 'ADC_SMPR1_SMP27_1', 'ADC_SMPR1_SMP27_2',
    'ADC_SMPR1_SMP28', 'ADC_SMPR1_SMP28_0', 'ADC_SMPR1_SMP28_1', 'ADC_SMPR1_SMP28_2',
    'ADC_SMPR1_SMP29', 'ADC_SMPR1_SMP29_0', 'ADC_SMPR1_SMP29_1', 'ADC_SMPR1_SMP29_2',
    'ADC_SMPR2_SMP10', 'ADC_SMPR2_SMP10_0', 'ADC_SMPR2_SMP10_1', 'ADC_SMPR2_SMP10_2',
    'ADC_SMPR2_SMP11', 'ADC_SMPR2_SMP11_0', 'ADC_SMPR2_SMP11_1', 'ADC_SMPR2_SMP11_2',
    'ADC_SMPR2_SMP12', 'ADC_SMPR2_SMP12_0', 'ADC_SMPR2_SMP12_1', 'ADC_SMPR2_SMP12_2',
    'ADC_SMPR2_SMP13', 'ADC_SMPR2_SMP13_0', 'ADC_SMPR2_SMP13_1', 'ADC_SMPR2_SMP13_2',
    'ADC_SMPR2_SMP14', 'ADC_SMPR2_SMP14_0', 'ADC_SMPR2_SMP14_1', 'ADC_SMPR2_SMP14_2',
    'ADC_SMPR2_SMP15', 'ADC_SMPR2_SMP15_0', 'ADC_SMPR2_SMP15_1', 'ADC_SMPR2_SMP15_2',
    'ADC_SMPR2_SMP16', 'ADC_SMPR2_SMP16_0', 'ADC_SMPR2_SMP16_1', 'ADC_SMPR2_SMP16_2',
    'ADC_SMPR2_SMP17', 'ADC_SMPR2_SMP17_0', 'ADC_SMPR2_SMP17_1', 'ADC_SMPR2_SMP17_2',
    'ADC_SMPR2_SMP18', 'ADC_SMPR2_SMP18_0', 'ADC_SMPR2_SMP18_1', 'ADC_SMPR2_SMP18_2',
    'ADC_SMPR2_SMP19', 'ADC_SMPR2_SMP19_0', 'ADC_SMPR2_SMP19_1', 'ADC_SMPR2_SMP19_2',
    'ADC_SMPR3_SMP0', 'ADC_SMPR3_SMP0_0', 'ADC_SMPR3_SMP0_1', 'ADC_SMPR3_SMP0_2',
    'ADC_SMPR3_SMP1', 'ADC_SMPR3_SMP1_0', 'ADC_SMPR3_SMP1_1', 'ADC_SMPR3_SMP1_2',
    'ADC_SMPR3_SMP2', 'ADC_SMPR3_SMP2_0', 'ADC_SMPR3_SMP2_1', 'ADC_SMPR3_SMP2_2',
    'ADC_SMPR3_SMP3', 'ADC_SMPR3_SMP3_0', 'ADC_SMPR3_SMP3_1', 'ADC_SMPR3_SMP3_2',
    'ADC_SMPR3_SMP4', 'ADC_SMPR3_SMP4_0', 'ADC_SMPR3_SMP4_1', 'ADC_SMPR3_SMP4_2',
    'ADC_SMPR3_SMP5', 'ADC_SMPR3_SMP5_0', 'ADC_SMPR3_SMP5_1', 'ADC_SMPR3_SMP5_2',
    'ADC_SMPR3_SMP6', 'ADC_SMPR3_SMP6_0', 'ADC_SMPR3_SMP6_1', 'ADC_SMPR3_SMP6_2',
    'ADC_SMPR3_SMP7', 'ADC_SMPR3_SMP7_0', 'ADC_SMPR3_SMP7_1', 'ADC_SMPR3_SMP7_2',
    'ADC_SMPR3_SMP8', 'ADC_SMPR3_SMP8_0', 'ADC_SMPR3_SMP8_1', 'ADC_SMPR3_SMP8_2',
    'ADC_SMPR3_SMP9', 'ADC_SMPR3_SMP9_0', 'ADC_SMPR3_SMP9_1', 'ADC_SMPR3_SMP9_2',
    'ADC_JOFR1_JOFFSET1', 'ADC_JOFR2_JOFFSET2', 'ADC_JOFR3_JOFFSET3',
    'ADC_JOFR4_JOFFSET4', 'ADC_HTR_HT', 'ADC_LTR_LT', 'ADC_SQR1_L', 'ADC_SQR1_L_0',
    'ADC_SQR1_L_1', 'ADC_SQR1_L_2', 'ADC_SQR1_L_3', 'ADC_SQR1_SQ28', 'ADC_SQR1_SQ28_0',
    'ADC_SQR1_SQ28_1', 'ADC_SQR1_SQ28_2', 'ADC_SQR1_SQ28_3', 'ADC_SQR1_SQ28_4',
    'ADC_SQR1_SQ27', 'ADC_SQR1_SQ27_0', 'ADC_SQR1_SQ27_1', 'ADC_SQR1_SQ27_2',
    'ADC_SQR1_SQ27_3', 'ADC_SQR1_SQ27_4', 'ADC_SQR1_SQ26', 'ADC_SQR1_SQ26_0',
    'ADC_SQR1_SQ26_1', 'ADC_SQR1_SQ26_2', 'ADC_SQR1_SQ26_3', 'ADC_SQR1_SQ26_4',
    'ADC_SQR1_SQ25', 'ADC_SQR1_SQ25_0', 'ADC_SQR1_SQ25_1', 'ADC_SQR1_SQ25_2',
    'ADC_SQR1_SQ25_3', 'ADC_SQR1_SQ25_4', 'ADC_SQR2_SQ19', 'ADC_SQR2_SQ19_0',
    'ADC_SQR2_SQ19_1', 'ADC_SQR2_SQ19_2', 'ADC_SQR2_SQ19_3', 'ADC_SQR2_SQ19_4',
    'ADC_SQR2_SQ20', 'ADC_SQR2_SQ20_0', 'ADC_SQR2_SQ20_1', 'ADC_SQR2_SQ20_2',
    'ADC_SQR2_SQ20_3', 'ADC_SQR2_SQ20_4', 'ADC_SQR2_SQ21', 'ADC_SQR2_SQ21_0',
    'ADC_SQR2_SQ21_1', 'ADC_SQR2_SQ21_2', 'ADC_SQR2_SQ21_3', 'ADC_SQR2_SQ21_4',
    'ADC_SQR2_SQ22', 'ADC_SQR2_SQ22_0', 'ADC_SQR2_SQ22_1', 'ADC_SQR2_SQ22_2',
    'ADC_SQR2_SQ22_3', 'ADC_SQR2_SQ22_4', 'ADC_SQR2_SQ23', 'ADC_SQR2_SQ23_0',
    'ADC_SQR2_SQ23_1', 'ADC_SQR2_SQ23_2', 'ADC_SQR2_SQ23_3', 'ADC_SQR2_SQ23_4',
    'ADC_SQR2_SQ24', 'ADC_SQR2_SQ24_0', 'ADC_SQR2_SQ24_1', 'ADC_SQR2_SQ24_2',
    'ADC_SQR2_SQ24_3', 'ADC_SQR2_SQ24_4', 'ADC_SQR3_SQ13', 'ADC_SQR3_SQ13_0',
    'ADC_SQR3_SQ13_1', 'ADC_SQR3_SQ13_2', 'ADC_SQR3_SQ13_3', 'ADC_SQR3_SQ13_4',
    'ADC_SQR3_SQ14', 'ADC_SQR3_SQ14_0', 'ADC_SQR3_SQ14_1', 'ADC_SQR3_SQ14_2',
    'ADC_SQR3_SQ14_3', 'ADC_SQR3_SQ14_4', 'ADC_SQR3_SQ15', 'ADC_SQR3_SQ15_0',
    'ADC_SQR3_SQ15_1', 'ADC_SQR3_SQ15_2', 'ADC_SQR3_SQ15_3', 'ADC_SQR3_SQ15_4',
    'ADC_SQR3_SQ16', 'ADC_SQR3_SQ16_0', 'ADC_SQR3_SQ16_1', 'ADC_SQR3_SQ16_2',
    'ADC_SQR3_SQ16_3', 'ADC_SQR3_SQ16_4', 'ADC_SQR3_SQ17', 'ADC_SQR3_SQ17_0',
    'ADC_SQR3_SQ17_1', 'ADC_SQR3_SQ17_2', 'ADC_SQR3_SQ17_3', 'ADC_SQR3_SQ17_4',
    'ADC_SQR3_SQ18', 'ADC_SQR3_SQ18_0', 'ADC_SQR3_SQ18_1', 'ADC_SQR3_SQ18_2',
    'ADC_SQR3_SQ18_3', 'ADC_SQR3_SQ18_4', 'ADC_SQR4_SQ7', 'ADC_SQR4_SQ7_0',
    'ADC_SQR4_SQ7_1', 'ADC_SQR4_SQ7_2', 'ADC_SQR4_SQ7_3', 'ADC_SQR4_SQ7_4',
    'ADC_SQR4_SQ8', 'ADC_SQR4_SQ8_0', 'ADC_SQR4_SQ8_1', 'ADC_SQR4_SQ8_2',
    'ADC_SQR4_SQ8_3', 'ADC_SQR4_SQ8_4', 'ADC_SQR4_SQ9', 'ADC_SQR4_SQ9_0',
    'ADC_SQR4_SQ9_1', 'ADC_SQR4_SQ9_2', 'ADC_SQR4_SQ9_3', 'ADC_SQR4_SQ9_4',
    'ADC_SQR4_SQ10', 'ADC_SQR4_SQ10_0', 'ADC_SQR4_SQ10_1', 'ADC_SQR4_SQ10_2',
    'ADC_SQR4_SQ10_3', 'ADC_SQR4_SQ10_4', 'ADC_SQR4_SQ11', 'ADC_SQR4_SQ11_0',
    'ADC_SQR4_SQ11_1', 'ADC_SQR4_SQ11_2', 'ADC_SQR4_SQ11_3', 'ADC_SQR4_SQ11_4',
    'ADC_SQR4_SQ12', 'ADC_SQR4_SQ12_0', 'ADC_SQR4_SQ12_1', 'ADC_SQR4_SQ12_2',
    'ADC_SQR4_SQ12_3', 'ADC_SQR4_SQ12_4', 'ADC_SQR5_SQ1', 'ADC_SQR5_SQ1_0',
    'ADC_SQR5_SQ1_1', 'ADC_SQR5_SQ1_2', 'ADC_SQR5_SQ1_3', 'ADC_SQR5_SQ1_4',
    'ADC_SQR5_SQ2', 'ADC_SQR5_SQ2_0', 'ADC_SQR5_SQ2_1', 'ADC_SQR5_SQ2_2',
    'ADC_SQR5_SQ2_3', 'ADC_SQR5_SQ2_4', 'ADC_SQR5_SQ3', 'ADC_SQR5_SQ3_0',
    'ADC_SQR5_SQ3_1', 'ADC_SQR5_SQ3_2', 'ADC_SQR5_SQ3_3', 'ADC_SQR5_SQ3_4',
    'ADC_SQR5_SQ4', 'ADC_SQR5_SQ4_0', 'ADC_SQR5_SQ4_1', 'ADC_SQR5_SQ4_2',
    'ADC_SQR5_SQ4_3', 'ADC_SQR5_SQ4_4', 'ADC_SQR5_SQ5', 'ADC_SQR5_SQ5_0',
    'ADC_SQR5_SQ5_1', 'ADC_SQR5_SQ5_2', 'ADC_SQR5_SQ5_3', 'ADC_SQR5_SQ5_4',
    'ADC_SQR5_SQ6', 'ADC_SQR5_SQ6_0', 'ADC_SQR5_SQ6_1', 'ADC_SQR5_SQ6_2',
    'ADC_SQR5_SQ6_3', 'ADC_SQR5_SQ6_4', 'ADC_JSQR_JSQ1', 'ADC_JSQR_JSQ1_0',
    'ADC_JSQR_JSQ1_1', 'ADC_JSQR_JSQ1_2', 'ADC_JSQR_JSQ1_3', 'ADC_JSQR_JSQ1_4',
    'ADC_JSQR_JSQ2', 'ADC_JSQR_JSQ2_0', 'ADC_JSQR_JSQ2_1', 'ADC_JSQR_JSQ2_2',
    'ADC_JSQR_JSQ2_3', 'ADC_JSQR_JSQ2_4', 'ADC_JSQR_JSQ3', 'ADC_JSQR_JSQ3_0',
    'ADC_JSQR_JSQ3_1', 'ADC_JSQR_JSQ3_2', 'ADC_JSQR_JSQ3_3', 'ADC_JSQR_JSQ3_4',
    'ADC_JSQR_JSQ4', 'ADC_JSQR_JSQ4_0', 'ADC_JSQR_JSQ4_1', 'ADC_JSQR_JSQ4_2',
    'ADC_JSQR_JSQ4_3', 'ADC_JSQR_JSQ4_4', 'ADC_JSQR_JL', 'ADC_JSQR_JL_0',
    'ADC_JSQR_JL_1', 'ADC_JDR1_JDATA', 'ADC_JDR2_JDATA', 'ADC_JDR3_JDATA',
    'ADC_JDR4_JDATA', 'ADC_DR_DATA', 'ADC_SMPR3_SMP30', 'ADC_SMPR3_SMP30_0',
    'ADC_SMPR3_SMP30_1', 'ADC_SMPR3_SMP30_2', 'ADC_SMPR3_SMP31', 'ADC_SMPR3_SMP31_0',
    'ADC_SMPR3_SMP31_1', 'ADC_SMPR3_SMP31_2', 'ADC_CSR_AWD1', 'ADC_CSR_EOC1',
    'ADC_CSR_JEOC1', 'ADC_CSR_JSTRT1', 'ADC_CSR_STRT1', 'ADC_CSR_OVR1',
    'ADC_CSR_ADONS1', 'ADC_CCR_ADCPRE', 'ADC_CCR_ADCPRE_0', 'ADC_CCR_ADCPRE_1',
    'ADC_CCR_TSVREFE', 'AES_CR_EN', 'AES_CR_DATATYPE', 'AES_CR_DATATYPE_0',
    'AES_CR_DATATYPE_1', 'AES_CR_MODE', 'AES_CR_MODE_0', 'AES_CR_MODE_1',
    'AES_CR_CHMOD', 'AES_CR_CHMOD_0', 'AES_CR_CHMOD_1', 'AES_CR_CCFC', 'AES_CR_ERRC',
    'AES_CR_CCIE', 'AES_CR_ERRIE', 'AES_CR_DMAINEN', 'AES_CR_DMAOUTEN', 'AES_SR_CCF',
    'AES_SR_RDERR', 'AES_SR_WRERR', 'AES_DINR', 'AES_DOUTR', 'AES_KEYR0', 'AES_KEYR1',
    'AES_KEYR2', 'AES_KEYR3', 'AES_IVR0', 'AES_IVR1', 'AES_IVR2', 'AES_IVR3',
    'COMP_CSR_10KPU', 'COMP_CSR_400KPU', 'COMP_CSR_10KPD', 'COMP_CSR_400KPD',
    'COMP_CSR_CMP1EN', 'COMP_CSR_SW1', 'COMP_CSR_CMP1OUT', 'COMP_CSR_SPEED',
    'COMP_CSR_CMP2OUT', 'COMP_CSR_VREFOUTEN', 'COMP_CSR_WNDWE', 'COMP_CSR_INSEL',
    'COMP_CSR_INSEL_0', 'COMP_CSR_INSEL_1', 'COMP_CSR_INSEL_2', 'COMP_CSR_OUTSEL',
    'COMP_CSR_OUTSEL_0', 'COMP_CSR_OUTSEL_1', 'COMP_CSR_OUTSEL_2', 'COMP_CSR_FCH3',
    'COMP_CSR_FCH8', 'COMP_CSR_RCH13', 'COMP_CSR_CAIE', 'COMP_CSR_CAIF',
    'COMP_CSR_TSUSP', 'OPAMP_CSR_OPA1PD', 'OPAMP_CSR_S3SEL1', 'OPAMP_CSR_S4SEL1',
    'OPAMP_CSR_S5SEL1', 'OPAMP_CSR_S6SEL1', 'OPAMP_CSR_OPA1CAL_L',
    'OPAMP_CSR_OPA1CAL_H', 'OPAMP_CSR_OPA1LPM', 'OPAMP_CSR_OPA2PD', 'OPAMP_CSR_S3SEL2',
    'OPAMP_CSR_S4SEL2', 'OPAMP_CSR_S5SEL2', 'OPAMP_CSR_S6SEL2', 'OPAMP_CSR_OPA2CAL_L',
    'OPAMP_CSR_OPA2CAL_H', 'OPAMP_CSR_OPA2LPM', 'OPAMP_CSR_OPA3PD', 'OPAMP_CSR_S3SEL3',
    'OPAMP_CSR_S4SEL3', 'OPAMP_CSR_S5SEL3', 'OPAMP_CSR_S6SEL3', 'OPAMP_CSR_OPA3CAL_L',
    'OPAMP_CSR_OPA3CAL_H', 'OPAMP_CSR_OPA3LPM', 'OPAMP_CSR_ANAWSEL1',
    'OPAMP_CSR_ANAWSEL2', 'OPAMP_CSR_ANAWSEL3', 'OPAMP_CSR_S7SEL2',
    'OPAMP_CSR_AOP_RANGE', 'OPAMP_CSR_OPA1CALOUT', 'OPAMP_CSR_OPA2CALOUT',
    'OPAMP_CSR_OPA3CALOUT', 'OPAMP_OTR_AO1_OPT_OFFSET_TRIM',
    'OPAMP_OTR_AO2_OPT_OFFSET_TRIM', 'OPAMP_OTR_AO3_OPT_OFFSET_TRIM',
    'OPAMP_OTR_OT_USER', 'OPAMP_LP_OTR_AO1_OPT_OFFSET_TRIM_LP',
    'OPAMP_LP_OTR_AO2_OPT_OFFSET_TRIM_LP', 'OPAMP_LP_OTR_AO3_OPT_OFFSET_TRIM_LP',
    'CRC_DR_DR', 'CRC_IDR_IDR', 'CRC_CR_RESET', 'DAC_CR_EN1', 'DAC_CR_BOFF1',
    'DAC_CR_TEN1', 'DAC_CR_TSEL1', 'DAC_CR_TSEL1_0', 'DAC_CR_TSEL1_1', 'DAC_CR_TSEL1_2',
    'DAC_CR_WAVE1', 'DAC_CR_WAVE1_0', 'DAC_CR_WAVE1_1', 'DAC_CR_MAMP1',
    'DAC_CR_MAMP1_0', 'DAC_CR_MAMP1_1', 'DAC_CR_MAMP1_2', 'DAC_CR_MAMP1_3',
    'DAC_CR_DMAEN1', 'DAC_CR_DMAUDRIE1', 'DAC_CR_EN2', 'DAC_CR_BOFF2', 'DAC_CR_TEN2',
    'DAC_CR_TSEL2', 'DAC_CR_TSEL2_0', 'DAC_CR_TSEL2_1', 'DAC_CR_TSEL2_2',
    'DAC_CR_WAVE2', 'DAC_CR_WAVE2_0', 'DAC_CR_WAVE2_1', 'DAC_CR_MAMP2',
    'DAC_CR_MAMP2_0', 'DAC_CR_MAMP2_1', 'DAC_CR_MAMP2_2', 'DAC_CR_MAMP2_3',
    'DAC_CR_DMAEN2', 'DAC_CR_DMAUDRIE2', 'DAC_SWTRIGR_SWTRIG1', 'DAC_SWTRIGR_SWTRIG2',
    'DAC_DHR12R1_DACC1DHR', 'DAC_DHR12L1_DACC1DHR', 'DAC_DHR8R1_DACC1DHR',
    'DAC_DHR12R2_DACC2DHR', 'DAC_DHR12L2_DACC2DHR', 'DAC_DHR8R2_DACC2DHR',
    'DAC_DHR12RD_DACC1DHR', 'DAC_DHR12RD_DACC2DHR', 'DAC_DHR12LD_DACC1DHR',
    'DAC_DHR12LD_DACC2DHR', 'DAC_DHR8RD_DACC1DHR', 'DAC_DHR8RD_DACC2DHR',
    'DAC_DOR1_DACC1DOR', 'DAC_DOR2_DACC2DOR', 'DAC_SR_DMAUDR1', 'DAC_SR_DMAUDR2',
    'DBGMCU_IDCODE_DEV_ID', 'DBGMCU_IDCODE_REV_ID', 'DBGMCU_IDCODE_REV_ID_0',
    'DBGMCU_IDCODE_REV_ID_1', 'DBGMCU_IDCODE_REV_ID_2', 'DBGMCU_IDCODE_REV_ID_3',
    'DBGMCU_IDCODE_REV_ID_4', 'DBGMCU_IDCODE_REV_ID_5', 'DBGMCU_IDCODE_REV_ID_6',
    'DBGMCU_IDCODE_REV_ID_7', 'DBGMCU_IDCODE_REV_ID_8', 'DBGMCU_IDCODE_REV_ID_9',
    'DBGMCU_IDCODE_REV_ID_10', 'DBGMCU_IDCODE_REV_ID_11', 'DBGMCU_IDCODE_REV_ID_12',
    'DBGMCU_IDCODE_REV_ID_13', 'DBGMCU_IDCODE_REV_ID_14', 'DBGMCU_IDCODE_REV_ID_15',
    'DBGMCU_CR_DBG_SLEEP', 'DBGMCU_CR_DBG_STOP', 'DBGMCU_CR_DBG_STANDBY',
    'DBGMCU_CR_TRACE_IOEN', 'DBGMCU_CR_TRACE_MODE', 'DBGMCU_CR_TRACE_MODE_0',
    'DBGMCU_CR_TRACE_MODE_1', 'DBGMCU_APB1_FZ_DBG_TIM2_STOP',
    'DBGMCU_APB1_FZ_DBG_TIM3_STOP', 'DBGMCU_APB1_FZ_DBG_TIM4_STOP',
    'DBGMCU_APB1_FZ_DBG_TIM5_STOP', 'DBGMCU_APB1_FZ_DBG_TIM6_STOP',
    'DBGMCU_APB1_FZ_DBG_TIM7_STOP', 'DBGMCU_APB1_FZ_DBG_RTC_STOP',
    'DBGMCU_APB1_FZ_DBG_WWDG_STOP', 'DBGMCU_APB1_FZ_DBG_IWDG_STOP',
    'DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT', 'DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT',
    'DBGMCU_APB2_FZ_DBG_TIM9_STOP', 'DBGMCU_APB2_FZ_DBG_TIM10_STOP',
    'DBGMCU_APB2_FZ_DBG_TIM11_STOP', 'DMA_ISR_GIF1', 'DMA_ISR_TCIF1', 'DMA_ISR_HTIF1',
    'DMA_ISR_TEIF1', 'DMA_ISR_GIF2', 'DMA_ISR_TCIF2', 'DMA_ISR_HTIF2', 'DMA_ISR_TEIF2',
    'DMA_ISR_GIF3', 'DMA_ISR_TCIF3', 'DMA_ISR_HTIF3', 'DMA_ISR_TEIF3', 'DMA_ISR_GIF4',
    'DMA_ISR_TCIF4', 'DMA_ISR_HTIF4', 'DMA_ISR_TEIF4', 'DMA_ISR_GIF5', 'DMA_ISR_TCIF5',
    'DMA_ISR_HTIF5', 'DMA_ISR_TEIF5', 'DMA_ISR_GIF6', 'DMA_ISR_TCIF6', 'DMA_ISR_HTIF6',
    'DMA_ISR_TEIF6', 'DMA_ISR_GIF7', 'DMA_ISR_TCIF7', 'DMA_ISR_HTIF7', 'DMA_ISR_TEIF7',
    'DMA_IFCR_CGIF1', 'DMA_IFCR_CTCIF1', 'DMA_IFCR_CHTIF1', 'DMA_IFCR_CTEIF1',
    'DMA_IFCR_CGIF2', 'DMA_IFCR_CTCIF2', 'DMA_IFCR_CHTIF2', 'DMA_IFCR_CTEIF2',
    'DMA_IFCR_CGIF3', 'DMA_IFCR_CTCIF3', 'DMA_IFCR_CHTIF3', 'DMA_IFCR_CTEIF3',
    'DMA_IFCR_CGIF4', 'DMA_IFCR_CTCIF4', 'DMA_IFCR_CHTIF4', 'DMA_IFCR_CTEIF4',
    'DMA_IFCR_CGIF5', 'DMA_IFCR_CTCIF5', 'DMA_IFCR_CHTIF5', 'DMA_IFCR_CTEIF5',
    'DMA_IFCR_CGIF6', 'DMA_IFCR_CTCIF6', 'DMA_IFCR_CHTIF6', 'DMA_IFCR_CTEIF6',
    'DMA_IFCR_CGIF7', 'DMA_IFCR_CTCIF7', 'DMA_IFCR_CHTIF7', 'DMA_IFCR_CTEIF7',
    'DMA_CCR1_EN', 'DMA_CCR1_TCIE', 'DMA_CCR1_HTIE', 'DMA_CCR1_TEIE', 'DMA_CCR1_DIR',
    'DMA_CCR1_CIRC', 'DMA_CCR1_PINC', 'DMA_CCR1_MINC', 'DMA_CCR1_PSIZE',
    'DMA_CCR1_PSIZE_0', 'DMA_CCR1_PSIZE_1', 'DMA_CCR1_MSIZE', 'DMA_CCR1_MSIZE_0',
    'DMA_CCR1_MSIZE_1', 'DMA_CCR1_PL', 'DMA_CCR1_PL_0', 'DMA_CCR1_PL_1',
    'DMA_CCR1_MEM2MEM', 'DMA_CCR2_EN', 'DMA_CCR2_TCIE', 'DMA_CCR2_HTIE',
    'DMA_CCR2_TEIE', 'DMA_CCR2_DIR', 'DMA_CCR2_CIRC', 'DMA_CCR2_PINC', 'DMA_CCR2_MINC',
    'DMA_CCR2_PSIZE', 'DMA_CCR2_PSIZE_0', 'DMA_CCR2_PSIZE_1', 'DMA_CCR2_MSIZE',
    'DMA_CCR2_MSIZE_0', 'DMA_CCR2_MSIZE_1', 'DMA_CCR2_PL', 'DMA_CCR2_PL_0',
    'DMA_CCR2_PL_1', 'DMA_CCR2_MEM2MEM', 'DMA_CCR3_EN', 'DMA_CCR3_TCIE',
    'DMA_CCR3_HTIE', 'DMA_CCR3_TEIE', 'DMA_CCR3_DIR', 'DMA_CCR3_CIRC', 'DMA_CCR3_PINC',
    'DMA_CCR3_MINC', 'DMA_CCR3_PSIZE', 'DMA_CCR3_PSIZE_0', 'DMA_CCR3_PSIZE_1',
    'DMA_CCR3_MSIZE', 'DMA_CCR3_MSIZE_0', 'DMA_CCR3_MSIZE_1', 'DMA_CCR3_PL',
    'DMA_CCR3_PL_0', 'DMA_CCR3_PL_1', 'DMA_CCR3_MEM2MEM', 'DMA_CCR4_EN',
    'DMA_CCR4_TCIE', 'DMA_CCR4_HTIE', 'DMA_CCR4_TEIE', 'DMA_CCR4_DIR', 'DMA_CCR4_CIRC',
    'DMA_CCR4_PINC', 'DMA_CCR4_MINC', 'DMA_CCR4_PSIZE', 'DMA_CCR4_PSIZE_0',
    'DMA_CCR4_PSIZE_1', 'DMA_CCR4_MSIZE', 'DMA_CCR4_MSIZE_0', 'DMA_CCR4_MSIZE_1',
    'DMA_CCR4_PL', 'DMA_CCR4_PL_0', 'DMA_CCR4_PL_1', 'DMA_CCR4_MEM2MEM', 'DMA_CCR5_EN',
    'DMA_CCR5_TCIE', 'DMA_CCR5_HTIE', 'DMA_CCR5_TEIE', 'DMA_CCR5_DIR', 'DMA_CCR5_CIRC',
    'DMA_CCR5_PINC', 'DMA_CCR5_MINC', 'DMA_CCR5_PSIZE', 'DMA_CCR5_PSIZE_0',
    'DMA_CCR5_PSIZE_1', 'DMA_CCR5_MSIZE', 'DMA_CCR5_MSIZE_0', 'DMA_CCR5_MSIZE_1',
    'DMA_CCR5_PL', 'DMA_CCR5_PL_0', 'DMA_CCR5_PL_1', 'DMA_CCR5_MEM2MEM', 'DMA_CCR6_EN',
    'DMA_CCR6_TCIE', 'DMA_CCR6_HTIE', 'DMA_CCR6_TEIE', 'DMA_CCR6_DIR', 'DMA_CCR6_CIRC',
    'DMA_CCR6_PINC', 'DMA_CCR6_MINC', 'DMA_CCR6_PSIZE', 'DMA_CCR6_PSIZE_0',
    'DMA_CCR6_PSIZE_1', 'DMA_CCR6_MSIZE', 'DMA_CCR6_MSIZE_0', 'DMA_CCR6_MSIZE_1',
    'DMA_CCR6_PL', 'DMA_CCR6_PL_0', 'DMA_CCR6_PL_1', 'DMA_CCR6_MEM2MEM', 'DMA_CCR7_EN',
    'DMA_CCR7_TCIE', 'DMA_CCR7_HTIE', 'DMA_CCR7_TEIE', 'DMA_CCR7_DIR', 'DMA_CCR7_CIRC',
    'DMA_CCR7_PINC', 'DMA_CCR7_MINC', 'DMA_CCR7_PSIZE', 'DMA_CCR7_PSIZE_0',
    'DMA_CCR7_PSIZE_1', 'DMA_CCR7_MSIZE', 'DMA_CCR7_MSIZE_0', 'DMA_CCR7_MSIZE_1',
    'DMA_CCR7_PL', 'DMA_CCR7_PL_0', 'DMA_CCR7_PL_1', 'DMA_CCR7_MEM2MEM',
    'DMA_CNDTR1_NDT', 'DMA_CNDTR2_NDT', 'DMA_CNDTR3_NDT', 'DMA_CNDTR4_NDT',
    'DMA_CNDTR5_NDT', 'DMA_CNDTR6_NDT', 'DMA_CNDTR7_NDT', 'DMA_CPAR1_PA',
    'DMA_CPAR2_PA', 'DMA_CPAR3_PA', 'DMA_CPAR4_PA', 'DMA_CPAR5_PA', 'DMA_CPAR6_PA',
    'DMA_CPAR7_PA', 'DMA_CMAR1_MA', 'DMA_CMAR2_MA', 'DMA_CMAR3_MA', 'DMA_CMAR4_MA',
    'DMA_CMAR5_MA', 'DMA_CMAR6_MA', 'DMA_CMAR7_MA', 'EXTI_IMR_MR0', 'EXTI_IMR_MR1',
    'EXTI_IMR_MR2', 'EXTI_IMR_MR3', 'EXTI_IMR_MR4', 'EXTI_IMR_MR5', 'EXTI_IMR_MR6',
    'EXTI_IMR_MR7', 'EXTI_IMR_MR8', 'EXTI_IMR_MR9', 'EXTI_IMR_MR10', 'EXTI_IMR_MR11',
    'EXTI_IMR_MR12', 'EXTI_IMR_MR13', 'EXTI_IMR_MR14', 'EXTI_IMR_MR15', 'EXTI_IMR_MR16',
    'EXTI_IMR_MR17', 'EXTI_IMR_MR18', 'EXTI_IMR_MR19', 'EXTI_IMR_MR20', 'EXTI_IMR_MR21',
    'EXTI_IMR_MR22', 'EXTI_IMR_MR23', 'EXTI_EMR_MR0', 'EXTI_EMR_MR1', 'EXTI_EMR_MR2',
    'EXTI_EMR_MR3', 'EXTI_EMR_MR4', 'EXTI_EMR_MR5', 'EXTI_EMR_MR6', 'EXTI_EMR_MR7',
    'EXTI_EMR_MR8', 'EXTI_EMR_MR9', 'EXTI_EMR_MR10', 'EXTI_EMR_MR11', 'EXTI_EMR_MR12',
    'EXTI_EMR_MR13', 'EXTI_EMR_MR14', 'EXTI_EMR_MR15', 'EXTI_EMR_MR16', 'EXTI_EMR_MR17',
    'EXTI_EMR_MR18', 'EXTI_EMR_MR19', 'EXTI_EMR_MR20', 'EXTI_EMR_MR21', 'EXTI_EMR_MR22',
    'EXTI_EMR_MR23', 'EXTI_RTSR_TR0', 'EXTI_RTSR_TR1', 'EXTI_RTSR_TR2', 'EXTI_RTSR_TR3',
    'EXTI_RTSR_TR4', 'EXTI_RTSR_TR5', 'EXTI_RTSR_TR6', 'EXTI_RTSR_TR7', 'EXTI_RTSR_TR8',
    'EXTI_RTSR_TR9', 'EXTI_RTSR_TR10', 'EXTI_RTSR_TR11', 'EXTI_RTSR_TR12',
    'EXTI_RTSR_TR13', 'EXTI_RTSR_TR14', 'EXTI_RTSR_TR15', 'EXTI_RTSR_TR16',
    'EXTI_RTSR_TR17', 'EXTI_RTSR_TR18', 'EXTI_RTSR_TR19', 'EXTI_RTSR_TR20',
    'EXTI_RTSR_TR21', 'EXTI_RTSR_TR22', 'EXTI_RTSR_TR23', 'EXTI_FTSR_TR0',
    'EXTI_FTSR_TR1', 'EXTI_FTSR_TR2', 'EXTI_FTSR_TR3', 'EXTI_FTSR_TR4', 'EXTI_FTSR_TR5',
    'EXTI_FTSR_TR6', 'EXTI_FTSR_TR7', 'EXTI_FTSR_TR8', 'EXTI_FTSR_TR9',
    'EXTI_FTSR_TR10', 'EXTI_FTSR_TR11', 'EXTI_FTSR_TR12', 'EXTI_FTSR_TR13',
    'EXTI_FTSR_TR14', 'EXTI_FTSR_TR15', 'EXTI_FTSR_TR16', 'EXTI_FTSR_TR17',
    'EXTI_FTSR_TR18', 'EXTI_FTSR_TR19', 'EXTI_FTSR_TR20', 'EXTI_FTSR_TR21',
    'EXTI_FTSR_TR22', 'EXTI_FTSR_TR23', 'EXTI_SWIER_SWIER0', 'EXTI_SWIER_SWIER1',
    'EXTI_SWIER_SWIER2', 'EXTI_SWIER_SWIER3', 'EXTI_SWIER_SWIER4', 'EXTI_SWIER_SWIER5',
    'EXTI_SWIER_SWIER6', 'EXTI_SWIER_SWIER7', 'EXTI_SWIER_SWIER8', 'EXTI_SWIER_SWIER9',
    'EXTI_SWIER_SWIER10', 'EXTI_SWIER_SWIER11', 'EXTI_SWIER_SWIER12',
    'EXTI_SWIER_SWIER13', 'EXTI_SWIER_SWIER14', 'EXTI_SWIER_SWIER15',
    'EXTI_SWIER_SWIER16', 'EXTI_SWIER_SWIER17', 'EXTI_SWIER_SWIER18',
    'EXTI_SWIER_SWIER19', 'EXTI_SWIER_SWIER20', 'EXTI_SWIER_SWIER21',
    'EXTI_SWIER_SWIER22', 'EXTI_SWIER_SWIER23', 'EXTI_PR_PR0', 'EXTI_PR_PR1',
    'EXTI_PR_PR2', 'EXTI_PR_PR3', 'EXTI_PR_PR4', 'EXTI_PR_PR5', 'EXTI_PR_PR6',
    'EXTI_PR_PR7', 'EXTI_PR_PR8', 'EXTI_PR_PR9', 'EXTI_PR_PR10', 'EXTI_PR_PR11',
    'EXTI_PR_PR12', 'EXTI_PR_PR13', 'EXTI_PR_PR14', 'EXTI_PR_PR15', 'EXTI_PR_PR16',
    'EXTI_PR_PR17', 'EXTI_PR_PR18', 'EXTI_PR_PR19', 'EXTI_PR_PR20', 'EXTI_PR_PR21',
    'EXTI_PR_PR22', 'EXTI_PR_PR23', 'FLASH_ACR_LATENCY', 'FLASH_ACR_PRFTEN',
    'FLASH_ACR_ACC64', 'FLASH_ACR_SLEEP_PD', 'FLASH_ACR_RUN_PD', 'FLASH_PECR_PELOCK',
    'FLASH_PECR_PRGLOCK', 'FLASH_PECR_OPTLOCK', 'FLASH_PECR_PROG', 'FLASH_PECR_DATA',
    'FLASH_PECR_FTDW', 'FLASH_PECR_ERASE', 'FLASH_PECR_FPRG', 'FLASH_PECR_PARALLBANK',
    'FLASH_PECR_EOPIE', 'FLASH_PECR_ERRIE', 'FLASH_PECR_OBL_LAUNCH',
    'FLASH_PDKEYR_PDKEYR', 'FLASH_PEKEYR_PEKEYR', 'FLASH_PRGKEYR_PRGKEYR',
    'FLASH_OPTKEYR_OPTKEYR', 'FLASH_SR_BSY', 'FLASH_SR_EOP', 'FLASH_SR_ENHV',
    'FLASH_SR_READY', 'FLASH_SR_WRPERR', 'FLASH_SR_PGAERR', 'FLASH_SR_SIZERR',
    'FLASH_SR_OPTVERR', 'FLASH_SR_OPTVERRUSR', 'FLASH_SR_RDERR', 'FLASH_OBR_RDPRT',
    'FLASH_OBR_SPRMOD', 'FLASH_OBR_BOR_LEV', 'FLASH_OBR_IWDG_SW', 'FLASH_OBR_nRST_STOP',
    'FLASH_OBR_nRST_STDBY', 'FLASH_OBR_BFB2', 'FLASH_WRPR_WRP', 'FLASH_WRPR1_WRP',
    'FLASH_WRPR2_WRP', 'FSMC_BCR1_MBKEN', 'FSMC_BCR1_MUXEN', 'FSMC_BCR1_MTYP',
    'FSMC_BCR1_MTYP_0', 'FSMC_BCR1_MTYP_1', 'FSMC_BCR1_MWID', 'FSMC_BCR1_MWID_0',
    'FSMC_BCR1_MWID_1', 'FSMC_BCR1_FACCEN', 'FSMC_BCR1_BURSTEN', 'FSMC_BCR1_WAITPOL',
    'FSMC_BCR1_WRAPMOD', 'FSMC_BCR1_WAITCFG', 'FSMC_BCR1_WREN', 'FSMC_BCR1_WAITEN',
    'FSMC_BCR1_EXTMOD', 'FSMC_BCR1_ASYNCWAIT', 'FSMC_BCR1_CBURSTRW', 'FSMC_BCR2_MBKEN',
    'FSMC_BCR2_MUXEN', 'FSMC_BCR2_MTYP', 'FSMC_BCR2_MTYP_0', 'FSMC_BCR2_MTYP_1',
    'FSMC_BCR2_MWID', 'FSMC_BCR2_MWID_0', 'FSMC_BCR2_MWID_1', 'FSMC_BCR2_FACCEN',
    'FSMC_BCR2_BURSTEN', 'FSMC_BCR2_WAITPOL', 'FSMC_BCR2_WRAPMOD', 'FSMC_BCR2_WAITCFG',
    'FSMC_BCR2_WREN', 'FSMC_BCR2_WAITEN', 'FSMC_BCR2_EXTMOD', 'FSMC_BCR2_ASYNCWAIT',
    'FSMC_BCR2_CBURSTRW', 'FSMC_BCR3_MBKEN', 'FSMC_BCR3_MUXEN', 'FSMC_BCR3_MTYP',
    'FSMC_BCR3_MTYP_0', 'FSMC_BCR3_MTYP_1', 'FSMC_BCR3_MWID', 'FSMC_BCR3_MWID_0',
    'FSMC_BCR3_MWID_1', 'FSMC_BCR3_FACCEN', 'FSMC_BCR3_BURSTEN', 'FSMC_BCR3_WAITPOL',
    'FSMC_BCR3_WRAPMOD', 'FSMC_BCR3_WAITCFG', 'FSMC_BCR3_WREN', 'FSMC_BCR3_WAITEN',
    'FSMC_BCR3_EXTMOD', 'FSMC_BCR3_ASYNCWAIT', 'FSMC_BCR3_CBURSTRW', 'FSMC_BCR4_MBKEN',
    'FSMC_BCR4_MUXEN', 'FSMC_BCR4_MTYP', 'FSMC_BCR4_MTYP_0', 'FSMC_BCR4_MTYP_1',
    'FSMC_BCR4_MWID', 'FSMC_BCR4_MWID_0', 'FSMC_BCR4_MWID_1', 'FSMC_BCR4_FACCEN',
    'FSMC_BCR4_BURSTEN', 'FSMC_BCR4_WAITPOL', 'FSMC_BCR4_WRAPMOD', 'FSMC_BCR4_WAITCFG',
    'FSMC_BCR4_WREN', 'FSMC_BCR4_WAITEN', 'FSMC_BCR4_EXTMOD', 'FSMC_BCR4_ASYNCWAIT',
    'FSMC_BCR4_CBURSTRW', 'FSMC_BTR1_ADDSET', 'FSMC_BTR1_ADDSET_0',
    'FSMC_BTR1_ADDSET_1', 'FSMC_BTR1_ADDSET_2', 'FSMC_BTR1_ADDSET_3',
    'FSMC_BTR1_ADDHLD', 'FSMC_BTR1_ADDHLD_0', 'FSMC_BTR1_ADDHLD_1',
    'FSMC_BTR1_ADDHLD_2', 'FSMC_BTR1_ADDHLD_3', 'FSMC_BTR1_DATAST',
    'FSMC_BTR1_DATAST_0', 'FSMC_BTR1_DATAST_1', 'FSMC_BTR1_DATAST_2',
    'FSMC_BTR1_DATAST_3', 'FSMC_BTR1_BUSTURN', 'FSMC_BTR1_BUSTURN_0',
    'FSMC_BTR1_BUSTURN_1', 'FSMC_BTR1_BUSTURN_2', 'FSMC_BTR1_BUSTURN_3',
    'FSMC_BTR1_CLKDIV', 'FSMC_BTR1_CLKDIV_0', 'FSMC_BTR1_CLKDIV_1',
    'FSMC_BTR1_CLKDIV_2', 'FSMC_BTR1_CLKDIV_3', 'FSMC_BTR1_DATLAT',
    'FSMC_BTR1_DATLAT_0', 'FSMC_BTR1_DATLAT_1', 'FSMC_BTR1_DATLAT_2',
    'FSMC_BTR1_DATLAT_3', 'FSMC_BTR1_ACCMOD', 'FSMC_BTR1_ACCMOD_0',
    'FSMC_BTR1_ACCMOD_1', 'FSMC_BTR2_ADDSET', 'FSMC_BTR2_ADDSET_0',
    'FSMC_BTR2_ADDSET_1', 'FSMC_BTR2_ADDSET_2', 'FSMC_BTR2_ADDSET_3',
    'FSMC_BTR2_ADDHLD', 'FSMC_BTR2_ADDHLD_0', 'FSMC_BTR2_ADDHLD_1',
    'FSMC_BTR2_ADDHLD_2', 'FSMC_BTR2_ADDHLD_3', 'FSMC_BTR2_DATAST',
    'FSMC_BTR2_DATAST_0', 'FSMC_BTR2_DATAST_1', 'FSMC_BTR2_DATAST_2',
    'FSMC_BTR2_DATAST_3', 'FSMC_BTR2_BUSTURN', 'FSMC_BTR2_BUSTURN_0',
    'FSMC_BTR2_BUSTURN_1', 'FSMC_BTR2_BUSTURN_2', 'FSMC_BTR2_BUSTURN_3',
    'FSMC_BTR2_CLKDIV', 'FSMC_BTR2_CLKDIV_0', 'FSMC_BTR2_CLKDIV_1',
    'FSMC_BTR2_CLKDIV_2', 'FSMC_BTR2_CLKDIV_3', 'FSMC_BTR2_DATLAT',
    'FSMC_BTR2_DATLAT_0', 'FSMC_BTR2_DATLAT_1', 'FSMC_BTR2_DATLAT_2',
    'FSMC_BTR2_DATLAT_3', 'FSMC_BTR2_ACCMOD', 'FSMC_BTR2_ACCMOD_0',
    'FSMC_BTR2_ACCMOD_1', 'FSMC_BTR3_ADDSET', 'FSMC_BTR3_ADDSET_0',
    'FSMC_BTR3_ADDSET_1', 'FSMC_BTR3_ADDSET_2', 'FSMC_BTR3_ADDSET_3',
    'FSMC_BTR3_ADDHLD', 'FSMC_BTR3_ADDHLD_0', 'FSMC_BTR3_ADDHLD_1',
    'FSMC_BTR3_ADDHLD_2', 'FSMC_BTR3_ADDHLD_3', 'FSMC_BTR3_DATAST',
    'FSMC_BTR3_DATAST_0', 'FSMC_BTR3_DATAST_1', 'FSMC_BTR3_DATAST_2',
    'FSMC_BTR3_DATAST_3', 'FSMC_BTR3_BUSTURN', 'FSMC_BTR3_BUSTURN_0',
    'FSMC_BTR3_BUSTURN_1', 'FSMC_BTR3_BUSTURN_2', 'FSMC_BTR3_BUSTURN_3',
    'FSMC_BTR3_CLKDIV', 'FSMC_BTR3_CLKDIV_0', 'FSMC_BTR3_CLKDIV_1',
    'FSMC_BTR3_CLKDIV_2', 'FSMC_BTR3_CLKDIV_3', 'FSMC_BTR3_DATLAT',
    'FSMC_BTR3_DATLAT_0', 'FSMC_BTR3_DATLAT_1', 'FSMC_BTR3_DATLAT_2',
    'FSMC_BTR3_DATLAT_3', 'FSMC_BTR3_ACCMOD', 'FSMC_BTR3_ACCMOD_0',
    'FSMC_BTR3_ACCMOD_1', 'FSMC_BTR4_ADDSET', 'FSMC_BTR4_ADDSET_0',
    'FSMC_BTR4_ADDSET_1', 'FSMC_BTR4_ADDSET_2', 'FSMC_BTR4_ADDSET_3',
    'FSMC_BTR4_ADDHLD', 'FSMC_BTR4_ADDHLD_0', 'FSMC_BTR4_ADDHLD_1',
    'FSMC_BTR4_ADDHLD_2', 'FSMC_BTR4_ADDHLD_3', 'FSMC_BTR4_DATAST',
    'FSMC_BTR4_DATAST_0', 'FSMC_BTR4_DATAST_1', 'FSMC_BTR4_DATAST_2',
    'FSMC_BTR4_DATAST_3', 'FSMC_BTR4_BUSTURN', 'FSMC_BTR4_BUSTURN_0',
    'FSMC_BTR4_BUSTURN_1', 'FSMC_BTR4_BUSTURN_2', 'FSMC_BTR4_BUSTURN_3',
    'FSMC_BTR4_CLKDIV', 'FSMC_BTR4_CLKDIV_0', 'FSMC_BTR4_CLKDIV_1',
    'FSMC_BTR4_CLKDIV_2', 'FSMC_BTR4_CLKDIV_3', 'FSMC_BTR4_DATLAT',
    'FSMC_BTR4_DATLAT_0', 'FSMC_BTR4_DATLAT_1', 'FSMC_BTR4_DATLAT_2',
    'FSMC_BTR4_DATLAT_3', 'FSMC_BTR4_ACCMOD', 'FSMC_BTR4_ACCMOD_0',
    'FSMC_BTR4_ACCMOD_1', 'FSMC_BWTR1_ADDSET', 'FSMC_BWTR1_ADDSET_0',
    'FSMC_BWTR1_ADDSET_1', 'FSMC_BWTR1_ADDSET_2', 'FSMC_BWTR1_ADDSET_3',
    'FSMC_BWTR1_ADDHLD', 'FSMC_BWTR1_ADDHLD_0', 'FSMC_BWTR1_ADDHLD_1',
    'FSMC_BWTR1_ADDHLD_2', 'FSMC_BWTR1_ADDHLD_3', 'FSMC_BWTR1_DATAST',
    'FSMC_BWTR1_DATAST_0', 'FSMC_BWTR1_DATAST_1', 'FSMC_BWTR1_DATAST_2',
    'FSMC_BWTR1_DATAST_3', 'FSMC_BWTR1_CLKDIV', 'FSMC_BWTR1_CLKDIV_0',
    'FSMC_BWTR1_CLKDIV_1', 'FSMC_BWTR1_CLKDIV_2', 'FSMC_BWTR1_CLKDIV_3',
    'FSMC_BWTR1_DATLAT', 'FSMC_BWTR1_DATLAT_0', 'FSMC_BWTR1_DATLAT_1',
    'FSMC_BWTR1_DATLAT_2', 'FSMC_BWTR1_DATLAT_3', 'FSMC_BWTR1_ACCMOD',
    'FSMC_BWTR1_ACCMOD_0', 'FSMC_BWTR1_ACCMOD_1', 'FSMC_BWTR2_ADDSET',
    'FSMC_BWTR2_ADDSET_0', 'FSMC_BWTR2_ADDSET_1', 'FSMC_BWTR2_ADDSET_2',
    'FSMC_BWTR2_ADDSET_3', 'FSMC_BWTR2_ADDHLD', 'FSMC_BWTR2_ADDHLD_0',
    'FSMC_BWTR2_ADDHLD_1', 'FSMC_BWTR2_ADDHLD_2', 'FSMC_BWTR2_ADDHLD_3',
    'FSMC_BWTR2_DATAST', 'FSMC_BWTR2_DATAST_0', 'FSMC_BWTR2_DATAST_1',
    'FSMC_BWTR2_DATAST_2', 'FSMC_BWTR2_DATAST_3', 'FSMC_BWTR2_CLKDIV',
    'FSMC_BWTR2_CLKDIV_0', 'FSMC_BWTR2_CLKDIV_1', 'FSMC_BWTR2_CLKDIV_2',
    'FSMC_BWTR2_CLKDIV_3', 'FSMC_BWTR2_DATLAT', 'FSMC_BWTR2_DATLAT_0',
    'FSMC_BWTR2_DATLAT_1', 'FSMC_BWTR2_DATLAT_2', 'FSMC_BWTR2_DATLAT_3',
    'FSMC_BWTR2_ACCMOD', 'FSMC_BWTR2_ACCMOD_0', 'FSMC_BWTR2_ACCMOD_1',
    'FSMC_BWTR3_ADDSET', 'FSMC_BWTR3_ADDSET_0', 'FSMC_BWTR3_ADDSET_1',
    'FSMC_BWTR3_ADDSET_2', 'FSMC_BWTR3_ADDSET_3', 'FSMC_BWTR3_ADDHLD',
    'FSMC_BWTR3_ADDHLD_0', 'FSMC_BWTR3_ADDHLD_1', 'FSMC_BWTR3_ADDHLD_2',
    'FSMC_BWTR3_ADDHLD_3', 'FSMC_BWTR3_DATAST', 'FSMC_BWTR3_DATAST_0',
    'FSMC_BWTR3_DATAST_1', 'FSMC_BWTR3_DATAST_2', 'FSMC_BWTR3_DATAST_3',
    'FSMC_BWTR3_CLKDIV', 'FSMC_BWTR3_CLKDIV_0', 'FSMC_BWTR3_CLKDIV_1',
    'FSMC_BWTR3_CLKDIV_2', 'FSMC_BWTR3_CLKDIV_3', 'FSMC_BWTR3_DATLAT',
    'FSMC_BWTR3_DATLAT_0', 'FSMC_BWTR3_DATLAT_1', 'FSMC_BWTR3_DATLAT_2',
    'FSMC_BWTR3_DATLAT_3', 'FSMC_BWTR3_ACCMOD', 'FSMC_BWTR3_ACCMOD_0',
    'FSMC_BWTR3_ACCMOD_1', 'FSMC_BWTR4_ADDSET', 'FSMC_BWTR4_ADDSET_0',
    'FSMC_BWTR4_ADDSET_1', 'FSMC_BWTR4_ADDSET_2', 'FSMC_BWTR4_ADDSET_3',
    'FSMC_BWTR4_ADDHLD', 'FSMC_BWTR4_ADDHLD_0', 'FSMC_BWTR4_ADDHLD_1',
    'FSMC_BWTR4_ADDHLD_2', 'FSMC_BWTR4_ADDHLD_3', 'FSMC_BWTR4_DATAST',
    'FSMC_BWTR4_DATAST_0', 'FSMC_BWTR4_DATAST_1', 'FSMC_BWTR4_DATAST_2',
    'FSMC_BWTR4_DATAST_3', 'FSMC_BWTR4_CLKDIV', 'FSMC_BWTR4_CLKDIV_0',
    'FSMC_BWTR4_CLKDIV_1', 'FSMC_BWTR4_CLKDIV_2', 'FSMC_BWTR4_CLKDIV_3',
    'FSMC_BWTR4_DATLAT', 'FSMC_BWTR4_DATLAT_0', 'FSMC_BWTR4_DATLAT_1',
    'FSMC_BWTR4_DATLAT_2', 'FSMC_BWTR4_DATLAT_3', 'FSMC_BWTR4_ACCMOD',
    'FSMC_BWTR4_ACCMOD_0', 'FSMC_BWTR4_ACCMOD_1', 'GPIO_MODER_MODER0',
    'GPIO_MODER_MODER0_0', 'GPIO_MODER_MODER0_1', 'GPIO_MODER_MODER1',
    'GPIO_MODER_MODER1_0', 'GPIO_MODER_MODER1_1', 'GPIO_MODER_MODER2',
    'GPIO_MODER_MODER2_0', 'GPIO_MODER_MODER2_1', 'GPIO_MODER_MODER3',
    'GPIO_MODER_MODER3_0', 'GPIO_MODER_MODER3_1', 'GPIO_MODER_MODER4',
    'GPIO_MODER_MODER4_0', 'GPIO_MODER_MODER4_1', 'GPIO_MODER_MODER5',
    'GPIO_MODER_MODER5_0', 'GPIO_MODER_MODER5_1', 'GPIO_MODER_MODER6',
    'GPIO_MODER_MODER6_0', 'GPIO_MODER_MODER6_1', 'GPIO_MODER_MODER7',
    'GPIO_MODER_MODER7_0', 'GPIO_MODER_MODER7_1', 'GPIO_MODER_MODER8',
    'GPIO_MODER_MODER8_0', 'GPIO_MODER_MODER8_1', 'GPIO_MODER_MODER9',
    'GPIO_MODER_MODER9_0', 'GPIO_MODER_MODER9_1', 'GPIO_MODER_MODER10',
    'GPIO_MODER_MODER10_0', 'GPIO_MODER_MODER10_1', 'GPIO_MODER_MODER11',
    'GPIO_MODER_MODER11_0', 'GPIO_MODER_MODER11_1', 'GPIO_MODER_MODER12',
    'GPIO_MODER_MODER12_0', 'GPIO_MODER_MODER12_1', 'GPIO_MODER_MODER13',
    'GPIO_MODER_MODER13_0', 'GPIO_MODER_MODER13_1', 'GPIO_MODER_MODER14',
    'GPIO_MODER_MODER14_0', 'GPIO_MODER_MODER14_1', 'GPIO_MODER_MODER15',
    'GPIO_MODER_MODER15_0', 'GPIO_MODER_MODER15_1', 'GPIO_OTYPER_OT_0',
    'GPIO_OTYPER_OT_1', 'GPIO_OTYPER_OT_2', 'GPIO_OTYPER_OT_3', 'GPIO_OTYPER_OT_4',
    'GPIO_OTYPER_OT_5', 'GPIO_OTYPER_OT_6', 'GPIO_OTYPER_OT_7', 'GPIO_OTYPER_OT_8',
    'GPIO_OTYPER_OT_9', 'GPIO_OTYPER_OT_10', 'GPIO_OTYPER_OT_11', 'GPIO_OTYPER_OT_12',
    'GPIO_OTYPER_OT_13', 'GPIO_OTYPER_OT_14', 'GPIO_OTYPER_OT_15',
    'GPIO_OSPEEDER_OSPEEDR0', 'GPIO_OSPEEDER_OSPEEDR0_0', 'GPIO_OSPEEDER_OSPEEDR0_1',
    'GPIO_OSPEEDER_OSPEEDR1', 'GPIO_OSPEEDER_OSPEEDR1_0', 'GPIO_OSPEEDER_OSPEEDR1_1',
    'GPIO_OSPEEDER_OSPEEDR2', 'GPIO_OSPEEDER_OSPEEDR2_0', 'GPIO_OSPEEDER_OSPEEDR2_1',
    'GPIO_OSPEEDER_OSPEEDR3', 'GPIO_OSPEEDER_OSPEEDR3_0', 'GPIO_OSPEEDER_OSPEEDR3_1',
    'GPIO_OSPEEDER_OSPEEDR4', 'GPIO_OSPEEDER_OSPEEDR4_0', 'GPIO_OSPEEDER_OSPEEDR4_1',
    'GPIO_OSPEEDER_OSPEEDR5', 'GPIO_OSPEEDER_OSPEEDR5_0', 'GPIO_OSPEEDER_OSPEEDR5_1',
    'GPIO_OSPEEDER_OSPEEDR6', 'GPIO_OSPEEDER_OSPEEDR6_0', 'GPIO_OSPEEDER_OSPEEDR6_1',
    'GPIO_OSPEEDER_OSPEEDR7', 'GPIO_OSPEEDER_OSPEEDR7_0', 'GPIO_OSPEEDER_OSPEEDR7_1',
    'GPIO_OSPEEDER_OSPEEDR8', 'GPIO_OSPEEDER_OSPEEDR8_0', 'GPIO_OSPEEDER_OSPEEDR8_1',
    'GPIO_OSPEEDER_OSPEEDR9', 'GPIO_OSPEEDER_OSPEEDR9_0', 'GPIO_OSPEEDER_OSPEEDR9_1',
    'GPIO_OSPEEDER_OSPEEDR10', 'GPIO_OSPEEDER_OSPEEDR10_0', 'GPIO_OSPEEDER_OSPEEDR10_1',
    'GPIO_OSPEEDER_OSPEEDR11', 'GPIO_OSPEEDER_OSPEEDR11_0', 'GPIO_OSPEEDER_OSPEEDR11_1',
    'GPIO_OSPEEDER_OSPEEDR12', 'GPIO_OSPEEDER_OSPEEDR12_0', 'GPIO_OSPEEDER_OSPEEDR12_1',
    'GPIO_OSPEEDER_OSPEEDR13', 'GPIO_OSPEEDER_OSPEEDR13_0', 'GPIO_OSPEEDER_OSPEEDR13_1',
    'GPIO_OSPEEDER_OSPEEDR14', 'GPIO_OSPEEDER_OSPEEDR14_0', 'GPIO_OSPEEDER_OSPEEDR14_1',
    'GPIO_OSPEEDER_OSPEEDR15', 'GPIO_OSPEEDER_OSPEEDR15_0', 'GPIO_OSPEEDER_OSPEEDR15_1',
    'GPIO_PUPDR_PUPDR0', 'GPIO_PUPDR_PUPDR0_0', 'GPIO_PUPDR_PUPDR0_1',
    'GPIO_PUPDR_PUPDR1', 'GPIO_PUPDR_PUPDR1_0', 'GPIO_PUPDR_PUPDR1_1',
    'GPIO_PUPDR_PUPDR2', 'GPIO_PUPDR_PUPDR2_0', 'GPIO_PUPDR_PUPDR2_1',
    'GPIO_PUPDR_PUPDR3', 'GPIO_PUPDR_PUPDR3_0', 'GPIO_PUPDR_PUPDR3_1',
    'GPIO_PUPDR_PUPDR4', 'GPIO_PUPDR_PUPDR4_0', 'GPIO_PUPDR_PUPDR4_1',
    'GPIO_PUPDR_PUPDR5', 'GPIO_PUPDR_PUPDR5_0', 'GPIO_PUPDR_PUPDR5_1',
    'GPIO_PUPDR_PUPDR6', 'GPIO_PUPDR_PUPDR6_0', 'GPIO_PUPDR_PUPDR6_1',
    'GPIO_PUPDR_PUPDR7', 'GPIO_PUPDR_PUPDR7_0', 'GPIO_PUPDR_PUPDR7_1',
    'GPIO_PUPDR_PUPDR8', 'GPIO_PUPDR_PUPDR8_0', 'GPIO_PUPDR_PUPDR8_1',
    'GPIO_PUPDR_PUPDR9', 'GPIO_PUPDR_PUPDR9_0', 'GPIO_PUPDR_PUPDR9_1',
    'GPIO_PUPDR_PUPDR10', 'GPIO_PUPDR_PUPDR10_0', 'GPIO_PUPDR_PUPDR10_1',
    'GPIO_PUPDR_PUPDR11', 'GPIO_PUPDR_PUPDR11_0', 'GPIO_PUPDR_PUPDR11_1',
    'GPIO_PUPDR_PUPDR12', 'GPIO_PUPDR_PUPDR12_0', 'GPIO_PUPDR_PUPDR12_1',
    'GPIO_PUPDR_PUPDR13', 'GPIO_PUPDR_PUPDR13_0', 'GPIO_PUPDR_PUPDR13_1',
    'GPIO_PUPDR_PUPDR14', 'GPIO_PUPDR_PUPDR14_0', 'GPIO_PUPDR_PUPDR14_1',
    'GPIO_PUPDR_PUPDR15', 'GPIO_PUPDR_PUPDR15_0', 'GPIO_PUPDR_PUPDR15_1',
    'GPIO_IDR_IDR_0', 'GPIO_IDR_IDR_1', 'GPIO_IDR_IDR_2', 'GPIO_IDR_IDR_3',
    'GPIO_IDR_IDR_4', 'GPIO_IDR_IDR_5', 'GPIO_IDR_IDR_6', 'GPIO_IDR_IDR_7',
    'GPIO_IDR_IDR_8', 'GPIO_IDR_IDR_9', 'GPIO_IDR_IDR_10', 'GPIO_IDR_IDR_11',
    'GPIO_IDR_IDR_12', 'GPIO_IDR_IDR_13', 'GPIO_IDR_IDR_14', 'GPIO_IDR_IDR_15',
    'GPIO_OTYPER_IDR_0', 'GPIO_OTYPER_IDR_1', 'GPIO_OTYPER_IDR_2', 'GPIO_OTYPER_IDR_3',
    'GPIO_OTYPER_IDR_4', 'GPIO_OTYPER_IDR_5', 'GPIO_OTYPER_IDR_6', 'GPIO_OTYPER_IDR_7',
    'GPIO_OTYPER_IDR_8', 'GPIO_OTYPER_IDR_9', 'GPIO_OTYPER_IDR_10',
    'GPIO_OTYPER_IDR_11', 'GPIO_OTYPER_IDR_12', 'GPIO_OTYPER_IDR_13',
    'GPIO_OTYPER_IDR_14', 'GPIO_OTYPER_IDR_15', 'GPIO_ODR_ODR_0', 'GPIO_ODR_ODR_1',
    'GPIO_ODR_ODR_2', 'GPIO_ODR_ODR_3', 'GPIO_ODR_ODR_4', 'GPIO_ODR_ODR_5',
    'GPIO_ODR_ODR_6', 'GPIO_ODR_ODR_7', 'GPIO_ODR_ODR_8', 'GPIO_ODR_ODR_9',
    'GPIO_ODR_ODR_10', 'GPIO_ODR_ODR_11', 'GPIO_ODR_ODR_12', 'GPIO_ODR_ODR_13',
    'GPIO_ODR_ODR_14', 'GPIO_ODR_ODR_15', 'GPIO_OTYPER_ODR_0', 'GPIO_OTYPER_ODR_1',
    'GPIO_OTYPER_ODR_2', 'GPIO_OTYPER_ODR_3', 'GPIO_OTYPER_ODR_4', 'GPIO_OTYPER_ODR_5',
    'GPIO_OTYPER_ODR_6', 'GPIO_OTYPER_ODR_7', 'GPIO_OTYPER_ODR_8', 'GPIO_OTYPER_ODR_9',
    'GPIO_OTYPER_ODR_10', 'GPIO_OTYPER_ODR_11', 'GPIO_OTYPER_ODR_12',
    'GPIO_OTYPER_ODR_13', 'GPIO_OTYPER_ODR_14', 'GPIO_OTYPER_ODR_15', 'GPIO_BSRR_BS_0',
    'GPIO_BSRR_BS_1', 'GPIO_BSRR_BS_2', 'GPIO_BSRR_BS_3', 'GPIO_BSRR_BS_4',
    'GPIO_BSRR_BS_5', 'GPIO_BSRR_BS_6', 'GPIO_BSRR_BS_7', 'GPIO_BSRR_BS_8',
    'GPIO_BSRR_BS_9', 'GPIO_BSRR_BS_10', 'GPIO_BSRR_BS_11', 'GPIO_BSRR_BS_12',
    'GPIO_BSRR_BS_13', 'GPIO_BSRR_BS_14', 'GPIO_BSRR_BS_15', 'GPIO_BSRR_BR_0',
    'GPIO_BSRR_BR_1', 'GPIO_BSRR_BR_2', 'GPIO_BSRR_BR_3', 'GPIO_BSRR_BR_4',
    'GPIO_BSRR_BR_5', 'GPIO_BSRR_BR_6', 'GPIO_BSRR_BR_7', 'GPIO_BSRR_BR_8',
    'GPIO_BSRR_BR_9', 'GPIO_BSRR_BR_10', 'GPIO_BSRR_BR_11', 'GPIO_BSRR_BR_12',
    'GPIO_BSRR_BR_13', 'GPIO_BSRR_BR_14', 'GPIO_BSRR_BR_15', 'GPIO_LCKR_LCK0',
    'GPIO_LCKR_LCK1', 'GPIO_LCKR_LCK2', 'GPIO_LCKR_LCK3', 'GPIO_LCKR_LCK4',
    'GPIO_LCKR_LCK5', 'GPIO_LCKR_LCK6', 'GPIO_LCKR_LCK7', 'GPIO_LCKR_LCK8',
    'GPIO_LCKR_LCK9', 'GPIO_LCKR_LCK10', 'GPIO_LCKR_LCK11', 'GPIO_LCKR_LCK12',
    'GPIO_LCKR_LCK13', 'GPIO_LCKR_LCK14', 'GPIO_LCKR_LCK15', 'GPIO_LCKR_LCKK',
    'GPIO_AFRL_AFRL0', 'GPIO_AFRL_AFRL1', 'GPIO_AFRL_AFRL2', 'GPIO_AFRL_AFRL3',
    'GPIO_AFRL_AFRL4', 'GPIO_AFRL_AFRL5', 'GPIO_AFRL_AFRL6', 'GPIO_AFRL_AFRL7',
    'GPIO_AFRH_AFRH8', 'GPIO_AFRH_AFRH9', 'GPIO_AFRH_AFRH10', 'GPIO_AFRH_AFRH11',
    'GPIO_AFRH_AFRH12', 'GPIO_AFRH_AFRH13', 'GPIO_AFRH_AFRH14', 'GPIO_AFRH_AFRH15',
    'I2C_CR1_PE', 'I2C_CR1_SMBUS', 'I2C_CR1_SMBTYPE', 'I2C_CR1_ENARP', 'I2C_CR1_ENPEC',
    'I2C_CR1_ENGC', 'I2C_CR1_NOSTRETCH', 'I2C_CR1_START', 'I2C_CR1_STOP', 'I2C_CR1_ACK',
    'I2C_CR1_POS', 'I2C_CR1_PEC', 'I2C_CR1_ALERT', 'I2C_CR1_SWRST', 'I2C_CR2_FREQ',
    'I2C_CR2_FREQ_0', 'I2C_CR2_FREQ_1', 'I2C_CR2_FREQ_2', 'I2C_CR2_FREQ_3',
    'I2C_CR2_FREQ_4', 'I2C_CR2_FREQ_5', 'I2C_CR2_ITERREN', 'I2C_CR2_ITEVTEN',
    'I2C_CR2_ITBUFEN', 'I2C_CR2_DMAEN', 'I2C_CR2_LAST', 'I2C_OAR1_ADD1_7',
    'I2C_OAR1_ADD8_9', 'I2C_OAR1_ADD0', 'I2C_OAR1_ADD1', 'I2C_OAR1_ADD2',
    'I2C_OAR1_ADD3', 'I2C_OAR1_ADD4', 'I2C_OAR1_ADD5', 'I2C_OAR1_ADD6', 'I2C_OAR1_ADD7',
    'I2C_OAR1_ADD8', 'I2C_OAR1_ADD9', 'I2C_OAR1_ADDMODE', 'I2C_OAR2_ENDUAL',
    'I2C_OAR2_ADD2', 'I2C_DR_DR', 'I2C_SR1_SB', 'I2C_SR1_ADDR', 'I2C_SR1_BTF',
    'I2C_SR1_ADD10', 'I2C_SR1_STOPF', 'I2C_SR1_RXNE', 'I2C_SR1_TXE', 'I2C_SR1_BERR',
    'I2C_SR1_ARLO', 'I2C_SR1_AF', 'I2C_SR1_OVR', 'I2C_SR1_PECERR', 'I2C_SR1_TIMEOUT',
    'I2C_SR1_SMBALERT', 'I2C_SR2_MSL', 'I2C_SR2_BUSY', 'I2C_SR2_TRA', 'I2C_SR2_GENCALL',
    'I2C_SR2_SMBDEFAULT', 'I2C_SR2_SMBHOST', 'I2C_SR2_DUALF', 'I2C_SR2_PEC',
    'I2C_CCR_CCR', 'I2C_CCR_DUTY', 'I2C_CCR_FS', 'I2C_TRISE_TRISE', 'IWDG_KR_KEY',
    'IWDG_PR_PR', 'IWDG_PR_PR_0', 'IWDG_PR_PR_1', 'IWDG_PR_PR_2', 'IWDG_RLR_RL',
    'IWDG_SR_PVU', 'IWDG_SR_RVU', 'LCD_CR_LCDEN', 'LCD_CR_VSEL', 'LCD_CR_DUTY',
    'LCD_CR_DUTY_0', 'LCD_CR_DUTY_1', 'LCD_CR_DUTY_2', 'LCD_CR_BIAS', 'LCD_CR_BIAS_0',
    'LCD_CR_BIAS_1', 'LCD_CR_MUX_SEG', 'LCD_FCR_HD', 'LCD_FCR_SOFIE', 'LCD_FCR_UDDIE',
    'LCD_FCR_PON', 'LCD_FCR_PON_0', 'LCD_FCR_PON_1', 'LCD_FCR_PON_2', 'LCD_FCR_DEAD',
    'LCD_FCR_DEAD_0', 'LCD_FCR_DEAD_1', 'LCD_FCR_DEAD_2', 'LCD_FCR_CC', 'LCD_FCR_CC_0',
    'LCD_FCR_CC_1', 'LCD_FCR_CC_2', 'LCD_FCR_BLINKF', 'LCD_FCR_BLINKF_0',
    'LCD_FCR_BLINKF_1', 'LCD_FCR_BLINKF_2', 'LCD_FCR_BLINK', 'LCD_FCR_BLINK_0',
    'LCD_FCR_BLINK_1', 'LCD_FCR_DIV', 'LCD_FCR_PS', 'LCD_SR_ENS', 'LCD_SR_SOF',
    'LCD_SR_UDR', 'LCD_SR_UDD', 'LCD_SR_RDY', 'LCD_SR_FCRSR', 'LCD_CLR_SOFC',
    'LCD_CLR_UDDC', 'LCD_RAM_SEGMENT_DATA', 'PWR_CR_LPSDSR', 'PWR_CR_PDDS',
    'PWR_CR_CWUF', 'PWR_CR_CSBF', 'PWR_CR_PVDE', 'PWR_CR_PLS', 'PWR_CR_PLS_0',
    'PWR_CR_PLS_1', 'PWR_CR_PLS_2', 'PWR_CR_PLS_LEV0', 'PWR_CR_PLS_LEV1',
    'PWR_CR_PLS_LEV2', 'PWR_CR_PLS_LEV3', 'PWR_CR_PLS_LEV4', 'PWR_CR_PLS_LEV5',
    'PWR_CR_PLS_LEV6', 'PWR_CR_PLS_LEV7', 'PWR_CR_DBP', 'PWR_CR_ULP', 'PWR_CR_FWU',
    'PWR_CR_VOS', 'PWR_CR_VOS_0', 'PWR_CR_VOS_1', 'PWR_CR_LPRUN', 'PWR_CSR_WUF',
    'PWR_CSR_SBF', 'PWR_CSR_PVDO', 'PWR_CSR_VREFINTRDYF', 'PWR_CSR_VOSF',
    'PWR_CSR_REGLPF', 'PWR_CSR_EWUP1', 'PWR_CSR_EWUP2', 'PWR_CSR_EWUP3', 'RCC_CR_HSION',
    'RCC_CR_HSIRDY', 'RCC_CR_MSION', 'RCC_CR_MSIRDY', 'RCC_CR_HSEON', 'RCC_CR_HSERDY',
    'RCC_CR_HSEBYP', 'RCC_CR_PLLON', 'RCC_CR_PLLRDY', 'RCC_CR_CSSON', 'RCC_CR_RTCPRE',
    'RCC_CR_RTCPRE_0', 'RCC_CR_RTCPRE_1', 'RCC_ICSCR_HSICAL', 'RCC_ICSCR_HSITRIM',
    'RCC_ICSCR_MSIRANGE', 'RCC_ICSCR_MSIRANGE_0', 'RCC_ICSCR_MSIRANGE_1',
    'RCC_ICSCR_MSIRANGE_2', 'RCC_ICSCR_MSIRANGE_3', 'RCC_ICSCR_MSIRANGE_4',
    'RCC_ICSCR_MSIRANGE_5', 'RCC_ICSCR_MSIRANGE_6', 'RCC_ICSCR_MSICAL',
    'RCC_ICSCR_MSITRIM', 'RCC_CFGR_SW', 'RCC_CFGR_SW_0', 'RCC_CFGR_SW_1',
    'RCC_CFGR_SW_MSI', 'RCC_CFGR_SW_HSI', 'RCC_CFGR_SW_HSE', 'RCC_CFGR_SW_PLL',
    'RCC_CFGR_SWS', 'RCC_CFGR_SWS_0', 'RCC_CFGR_SWS_1', 'RCC_CFGR_SWS_MSI',
    'RCC_CFGR_SWS_HSI', 'RCC_CFGR_SWS_HSE', 'RCC_CFGR_SWS_PLL', 'RCC_CFGR_HPRE',
    'RCC_CFGR_HPRE_0', 'RCC_CFGR_HPRE_1', 'RCC_CFGR_HPRE_2', 'RCC_CFGR_HPRE_3',
    'RCC_CFGR_HPRE_DIV1', 'RCC_CFGR_HPRE_DIV2', 'RCC_CFGR_HPRE_DIV4',
    'RCC_CFGR_HPRE_DIV8', 'RCC_CFGR_HPRE_DIV16', 'RCC_CFGR_HPRE_DIV64',
    'RCC_CFGR_HPRE_DIV128', 'RCC_CFGR_HPRE_DIV256', 'RCC_CFGR_HPRE_DIV512',
    'RCC_CFGR_PPRE1', 'RCC_CFGR_PPRE1_0', 'RCC_CFGR_PPRE1_1', 'RCC_CFGR_PPRE1_2',
    'RCC_CFGR_PPRE1_DIV1', 'RCC_CFGR_PPRE1_DIV2', 'RCC_CFGR_PPRE1_DIV4',
    'RCC_CFGR_PPRE1_DIV8', 'RCC_CFGR_PPRE1_DIV16', 'RCC_CFGR_PPRE2', 'RCC_CFGR_PPRE2_0',
    'RCC_CFGR_PPRE2_1', 'RCC_CFGR_PPRE2_2', 'RCC_CFGR_PPRE2_DIV1',
    'RCC_CFGR_PPRE2_DIV2', 'RCC_CFGR_PPRE2_DIV4', 'RCC_CFGR_PPRE2_DIV8',
    'RCC_CFGR_PPRE2_DIV16', 'RCC_CFGR_PLLSRC', 'RCC_CFGR_PLLSRC_HSI',
    'RCC_CFGR_PLLSRC_HSE', 'RCC_CFGR_PLLMUL', 'RCC_CFGR_PLLMUL_0', 'RCC_CFGR_PLLMUL_1',
    'RCC_CFGR_PLLMUL_2', 'RCC_CFGR_PLLMUL_3', 'RCC_CFGR_PLLMUL3', 'RCC_CFGR_PLLMUL4',
    'RCC_CFGR_PLLMUL6', 'RCC_CFGR_PLLMUL8', 'RCC_CFGR_PLLMUL12', 'RCC_CFGR_PLLMUL16',
    'RCC_CFGR_PLLMUL24', 'RCC_CFGR_PLLMUL32', 'RCC_CFGR_PLLMUL48', 'RCC_CFGR_PLLDIV',
    'RCC_CFGR_PLLDIV_0', 'RCC_CFGR_PLLDIV_1', 'RCC_CFGR_PLLDIV1', 'RCC_CFGR_PLLDIV2',
    'RCC_CFGR_PLLDIV3', 'RCC_CFGR_PLLDIV4', 'RCC_CFGR_MCOSEL', 'RCC_CFGR_MCOSEL_0',
    'RCC_CFGR_MCOSEL_1', 'RCC_CFGR_MCOSEL_2', 'RCC_CFGR_MCO_NOCLOCK',
    'RCC_CFGR_MCO_SYSCLK', 'RCC_CFGR_MCO_HSI', 'RCC_CFGR_MCO_MSI', 'RCC_CFGR_MCO_HSE',
    'RCC_CFGR_MCO_PLL', 'RCC_CFGR_MCO_LSI', 'RCC_CFGR_MCO_LSE', 'RCC_CFGR_MCOPRE',
    'RCC_CFGR_MCOPRE_0', 'RCC_CFGR_MCOPRE_1', 'RCC_CFGR_MCOPRE_2', 'RCC_CFGR_MCO_DIV1',
    'RCC_CFGR_MCO_DIV2', 'RCC_CFGR_MCO_DIV4', 'RCC_CFGR_MCO_DIV8', 'RCC_CFGR_MCO_DIV16',
    'RCC_CIR_LSIRDYF', 'RCC_CIR_LSERDYF', 'RCC_CIR_HSIRDYF', 'RCC_CIR_HSERDYF',
    'RCC_CIR_PLLRDYF', 'RCC_CIR_MSIRDYF', 'RCC_CIR_LSECSS', 'RCC_CIR_CSSF',
    'RCC_CIR_LSIRDYIE', 'RCC_CIR_LSERDYIE', 'RCC_CIR_HSIRDYIE', 'RCC_CIR_HSERDYIE',
    'RCC_CIR_PLLRDYIE', 'RCC_CIR_MSIRDYIE', 'RCC_CIR_LSECSSIE', 'RCC_CIR_LSIRDYC',
    'RCC_CIR_LSERDYC', 'RCC_CIR_HSIRDYC', 'RCC_CIR_HSERDYC', 'RCC_CIR_PLLRDYC',
    'RCC_CIR_MSIRDYC', 'RCC_CIR_LSECSSC', 'RCC_CIR_CSSC', 'RCC_AHBRSTR_GPIOARST',
    'RCC_AHBRSTR_GPIOBRST', 'RCC_AHBRSTR_GPIOCRST', 'RCC_AHBRSTR_GPIODRST',
    'RCC_AHBRSTR_GPIOERST', 'RCC_AHBRSTR_GPIOHRST', 'RCC_AHBRSTR_GPIOFRST',
    'RCC_AHBRSTR_GPIOGRST', 'RCC_AHBRSTR_CRCRST', 'RCC_AHBRSTR_FLITFRST',
    'RCC_AHBRSTR_DMA1RST', 'RCC_AHBRSTR_DMA2RST', 'RCC_AHBRSTR_AESRST',
    'RCC_AHBRSTR_FSMCRST', 'RCC_APB2RSTR_SYSCFGRST', 'RCC_APB2RSTR_TIM9RST',
    'RCC_APB2RSTR_TIM10RST', 'RCC_APB2RSTR_TIM11RST', 'RCC_APB2RSTR_ADC1RST',
    'RCC_APB2RSTR_SDIORST', 'RCC_APB2RSTR_SPI1RST', 'RCC_APB2RSTR_USART1RST',
    'RCC_APB1RSTR_TIM2RST', 'RCC_APB1RSTR_TIM3RST', 'RCC_APB1RSTR_TIM4RST',
    'RCC_APB1RSTR_TIM5RST', 'RCC_APB1RSTR_TIM6RST', 'RCC_APB1RSTR_TIM7RST',
    'RCC_APB1RSTR_LCDRST', 'RCC_APB1RSTR_WWDGRST', 'RCC_APB1RSTR_SPI2RST',
    'RCC_APB1RSTR_SPI3RST', 'RCC_APB1RSTR_USART2RST', 'RCC_APB1RSTR_USART3RST',
    'RCC_APB1RSTR_UART4RST', 'RCC_APB1RSTR_UART5RST', 'RCC_APB1RSTR_I2C1RST',
    'RCC_APB1RSTR_I2C2RST', 'RCC_APB1RSTR_USBRST', 'RCC_APB1RSTR_PWRRST',
    'RCC_APB1RSTR_DACRST', 'RCC_APB1RSTR_COMPRST', 'RCC_AHBENR_GPIOAEN',
    'RCC_AHBENR_GPIOBEN', 'RCC_AHBENR_GPIOCEN', 'RCC_AHBENR_GPIODEN',
    'RCC_AHBENR_GPIOEEN', 'RCC_AHBENR_GPIOHEN', 'RCC_AHBENR_GPIOFEN',
    'RCC_AHBENR_GPIOGEN', 'RCC_AHBENR_CRCEN', 'RCC_AHBENR_FLITFEN', 'RCC_AHBENR_DMA1EN',
    'RCC_AHBENR_DMA2EN', 'RCC_AHBENR_AESEN', 'RCC_AHBENR_FSMCEN',
    'RCC_APB2ENR_SYSCFGEN', 'RCC_APB2ENR_TIM9EN', 'RCC_APB2ENR_TIM10EN',
    'RCC_APB2ENR_TIM11EN', 'RCC_APB2ENR_ADC1EN', 'RCC_APB2ENR_SDIOEN',
    'RCC_APB2ENR_SPI1EN', 'RCC_APB2ENR_USART1EN', 'RCC_APB1ENR_TIM2EN',
    'RCC_APB1ENR_TIM3EN', 'RCC_APB1ENR_TIM4EN', 'RCC_APB1ENR_TIM5EN',
    'RCC_APB1ENR_TIM6EN', 'RCC_APB1ENR_TIM7EN', 'RCC_APB1ENR_LCDEN',
    'RCC_APB1ENR_WWDGEN', 'RCC_APB1ENR_SPI2EN', 'RCC_APB1ENR_SPI3EN',
    'RCC_APB1ENR_USART2EN', 'RCC_APB1ENR_USART3EN', 'RCC_APB1ENR_UART4EN',
    'RCC_APB1ENR_UART5EN', 'RCC_APB1ENR_I2C1EN', 'RCC_APB1ENR_I2C2EN',
    'RCC_APB1ENR_USBEN', 'RCC_APB1ENR_PWREN', 'RCC_APB1ENR_DACEN', 'RCC_APB1ENR_COMPEN',
    'RCC_AHBLPENR_GPIOALPEN', 'RCC_AHBLPENR_GPIOBLPEN', 'RCC_AHBLPENR_GPIOCLPEN',
    'RCC_AHBLPENR_GPIODLPEN', 'RCC_AHBLPENR_GPIOELPEN', 'RCC_AHBLPENR_GPIOHLPEN',
    'RCC_AHBLPENR_GPIOFLPEN', 'RCC_AHBLPENR_GPIOGLPEN', 'RCC_AHBLPENR_CRCLPEN',
    'RCC_AHBLPENR_FLITFLPEN', 'RCC_AHBLPENR_SRAMLPEN', 'RCC_AHBLPENR_DMA1LPEN',
    'RCC_AHBLPENR_DMA2LPEN', 'RCC_AHBLPENR_AESLPEN', 'RCC_AHBLPENR_FSMCLPEN',
    'RCC_APB2LPENR_SYSCFGLPEN', 'RCC_APB2LPENR_TIM9LPEN', 'RCC_APB2LPENR_TIM10LPEN',
    'RCC_APB2LPENR_TIM11LPEN', 'RCC_APB2LPENR_ADC1LPEN', 'RCC_APB2LPENR_SDIOLPEN',
    'RCC_APB2LPENR_SPI1LPEN', 'RCC_APB2LPENR_USART1LPEN', 'RCC_APB1LPENR_TIM2LPEN',
    'RCC_APB1LPENR_TIM3LPEN', 'RCC_APB1LPENR_TIM4LPEN', 'RCC_APB1LPENR_TIM5LPEN',
    'RCC_APB1LPENR_TIM6LPEN', 'RCC_APB1LPENR_TIM7LPEN', 'RCC_APB1LPENR_LCDLPEN',
    'RCC_APB1LPENR_WWDGLPEN', 'RCC_APB1LPENR_SPI2LPEN', 'RCC_APB1LPENR_SPI3LPEN',
    'RCC_APB1LPENR_USART2LPEN', 'RCC_APB1LPENR_USART3LPEN', 'RCC_APB1LPENR_UART4LPEN',
    'RCC_APB1LPENR_UART5LPEN', 'RCC_APB1LPENR_I2C1LPEN', 'RCC_APB1LPENR_I2C2LPEN',
    'RCC_APB1LPENR_USBLPEN', 'RCC_APB1LPENR_PWRLPEN', 'RCC_APB1LPENR_DACLPEN',
    'RCC_APB1LPENR_COMPLPEN', 'RCC_CSR_LSION', 'RCC_CSR_LSIRDY', 'RCC_CSR_LSEON',
    'RCC_CSR_LSERDY', 'RCC_CSR_LSEBYP', 'RCC_CSR_LSECSSON', 'RCC_CSR_LSECSSD',
    'RCC_CSR_RTCSEL', 'RCC_CSR_RTCSEL_0', 'RCC_CSR_RTCSEL_1', 'RCC_CSR_RTCSEL_NOCLOCK',
    'RCC_CSR_RTCSEL_LSE', 'RCC_CSR_RTCSEL_LSI', 'RCC_CSR_RTCSEL_HSE', 'RCC_CSR_RTCEN',
    'RCC_CSR_RTCRST', 'RCC_CSR_RMVF', 'RCC_CSR_OBLRSTF', 'RCC_CSR_PINRSTF',
    'RCC_CSR_PORRSTF', 'RCC_CSR_SFTRSTF', 'RCC_CSR_IWDGRSTF', 'RCC_CSR_WWDGRSTF',
    'RCC_CSR_LPWRRSTF', 'RTC_TR_PM', 'RTC_TR_HT', 'RTC_TR_HT_0', 'RTC_TR_HT_1',
    'RTC_TR_HU', 'RTC_TR_HU_0', 'RTC_TR_HU_1', 'RTC_TR_HU_2', 'RTC_TR_HU_3',
    'RTC_TR_MNT', 'RTC_TR_MNT_0', 'RTC_TR_MNT_1', 'RTC_TR_MNT_2', 'RTC_TR_MNU',
    'RTC_TR_MNU_0', 'RTC_TR_MNU_1', 'RTC_TR_MNU_2', 'RTC_TR_MNU_3', 'RTC_TR_ST',
    'RTC_TR_ST_0', 'RTC_TR_ST_1', 'RTC_TR_ST_2', 'RTC_TR_SU', 'RTC_TR_SU_0',
    'RTC_TR_SU_1', 'RTC_TR_SU_2', 'RTC_TR_SU_3', 'RTC_DR_YT', 'RTC_DR_YT_0',
    'RTC_DR_YT_1', 'RTC_DR_YT_2', 'RTC_DR_YT_3', 'RTC_DR_YU', 'RTC_DR_YU_0',
    'RTC_DR_YU_1', 'RTC_DR_YU_2', 'RTC_DR_YU_3', 'RTC_DR_WDU', 'RTC_DR_WDU_0',
    'RTC_DR_WDU_1', 'RTC_DR_WDU_2', 'RTC_DR_MT', 'RTC_DR_MU', 'RTC_DR_MU_0',
    'RTC_DR_MU_1', 'RTC_DR_MU_2', 'RTC_DR_MU_3', 'RTC_DR_DT', 'RTC_DR_DT_0',
    'RTC_DR_DT_1', 'RTC_DR_DU', 'RTC_DR_DU_0', 'RTC_DR_DU_1', 'RTC_DR_DU_2',
    'RTC_DR_DU_3', 'RTC_CR_COE', 'RTC_CR_OSEL', 'RTC_CR_OSEL_0', 'RTC_CR_OSEL_1',
    'RTC_CR_POL', 'RTC_CR_COSEL', 'RTC_CR_BCK', 'RTC_CR_SUB1H', 'RTC_CR_ADD1H',
    'RTC_CR_TSIE', 'RTC_CR_WUTIE', 'RTC_CR_ALRBIE', 'RTC_CR_ALRAIE', 'RTC_CR_TSE',
    'RTC_CR_WUTE', 'RTC_CR_ALRBE', 'RTC_CR_ALRAE', 'RTC_CR_DCE', 'RTC_CR_FMT',
    'RTC_CR_BYPSHAD', 'RTC_CR_REFCKON', 'RTC_CR_TSEDGE', 'RTC_CR_WUCKSEL',
    'RTC_CR_WUCKSEL_0', 'RTC_CR_WUCKSEL_1', 'RTC_CR_WUCKSEL_2', 'RTC_ISR_RECALPF',
    'RTC_ISR_TAMP3F', 'RTC_ISR_TAMP2F', 'RTC_ISR_TAMP1F', 'RTC_ISR_TSOVF',
    'RTC_ISR_TSF', 'RTC_ISR_WUTF', 'RTC_ISR_ALRBF', 'RTC_ISR_ALRAF', 'RTC_ISR_INIT',
    'RTC_ISR_INITF', 'RTC_ISR_RSF', 'RTC_ISR_INITS', 'RTC_ISR_SHPF', 'RTC_ISR_WUTWF',
    'RTC_ISR_ALRBWF', 'RTC_ISR_ALRAWF', 'RTC_PRER_PREDIV_A', 'RTC_PRER_PREDIV_S',
    'RTC_WUTR_WUT', 'RTC_CALIBR_DCS', 'RTC_CALIBR_DC', 'RTC_ALRMAR_MSK4',
    'RTC_ALRMAR_WDSEL', 'RTC_ALRMAR_DT', 'RTC_ALRMAR_DT_0', 'RTC_ALRMAR_DT_1',
    'RTC_ALRMAR_DU', 'RTC_ALRMAR_DU_0', 'RTC_ALRMAR_DU_1', 'RTC_ALRMAR_DU_2',
    'RTC_ALRMAR_DU_3', 'RTC_ALRMAR_MSK3', 'RTC_ALRMAR_PM', 'RTC_ALRMAR_HT',
    'RTC_ALRMAR_HT_0', 'RTC_ALRMAR_HT_1', 'RTC_ALRMAR_HU', 'RTC_ALRMAR_HU_0',
    'RTC_ALRMAR_HU_1', 'RTC_ALRMAR_HU_2', 'RTC_ALRMAR_HU_3', 'RTC_ALRMAR_MSK2',
    'RTC_ALRMAR_MNT', 'RTC_ALRMAR_MNT_0', 'RTC_ALRMAR_MNT_1', 'RTC_ALRMAR_MNT_2',
    'RTC_ALRMAR_MNU', 'RTC_ALRMAR_MNU_0', 'RTC_ALRMAR_MNU_1', 'RTC_ALRMAR_MNU_2',
    'RTC_ALRMAR_MNU_3', 'RTC_ALRMAR_MSK1', 'RTC_ALRMAR_ST', 'RTC_ALRMAR_ST_0',
    'RTC_ALRMAR_ST_1', 'RTC_ALRMAR_ST_2', 'RTC_ALRMAR_SU', 'RTC_ALRMAR_SU_0',
    'RTC_ALRMAR_SU_1', 'RTC_ALRMAR_SU_2', 'RTC_ALRMAR_SU_3', 'RTC_ALRMBR_MSK4',
    'RTC_ALRMBR_WDSEL', 'RTC_ALRMBR_DT', 'RTC_ALRMBR_DT_0', 'RTC_ALRMBR_DT_1',
    'RTC_ALRMBR_DU', 'RTC_ALRMBR_DU_0', 'RTC_ALRMBR_DU_1', 'RTC_ALRMBR_DU_2',
    'RTC_ALRMBR_DU_3', 'RTC_ALRMBR_MSK3', 'RTC_ALRMBR_PM', 'RTC_ALRMBR_HT',
    'RTC_ALRMBR_HT_0', 'RTC_ALRMBR_HT_1', 'RTC_ALRMBR_HU', 'RTC_ALRMBR_HU_0',
    'RTC_ALRMBR_HU_1', 'RTC_ALRMBR_HU_2', 'RTC_ALRMBR_HU_3', 'RTC_ALRMBR_MSK2',
    'RTC_ALRMBR_MNT', 'RTC_ALRMBR_MNT_0', 'RTC_ALRMBR_MNT_1', 'RTC_ALRMBR_MNT_2',
    'RTC_ALRMBR_MNU', 'RTC_ALRMBR_MNU_0', 'RTC_ALRMBR_MNU_1', 'RTC_ALRMBR_MNU_2',
    'RTC_ALRMBR_MNU_3', 'RTC_ALRMBR_MSK1', 'RTC_ALRMBR_ST', 'RTC_ALRMBR_ST_0',
    'RTC_ALRMBR_ST_1', 'RTC_ALRMBR_ST_2', 'RTC_ALRMBR_SU', 'RTC_ALRMBR_SU_0',
    'RTC_ALRMBR_SU_1', 'RTC_ALRMBR_SU_2', 'RTC_ALRMBR_SU_3', 'RTC_WPR_KEY',
    'RTC_SSR_SS', 'RTC_SHIFTR_SUBFS', 'RTC_SHIFTR_ADD1S', 'RTC_TSTR_PM', 'RTC_TSTR_HT',
    'RTC_TSTR_HT_0', 'RTC_TSTR_HT_1', 'RTC_TSTR_HU', 'RTC_TSTR_HU_0', 'RTC_TSTR_HU_1',
    'RTC_TSTR_HU_2', 'RTC_TSTR_HU_3', 'RTC_TSTR_MNT', 'RTC_TSTR_MNT_0',
    'RTC_TSTR_MNT_1', 'RTC_TSTR_MNT_2', 'RTC_TSTR_MNU', 'RTC_TSTR_MNU_0',
    'RTC_TSTR_MNU_1', 'RTC_TSTR_MNU_2', 'RTC_TSTR_MNU_3', 'RTC_TSTR_ST',
    'RTC_TSTR_ST_0', 'RTC_TSTR_ST_1', 'RTC_TSTR_ST_2', 'RTC_TSTR_SU', 'RTC_TSTR_SU_0',
    'RTC_TSTR_SU_1', 'RTC_TSTR_SU_2', 'RTC_TSTR_SU_3', 'RTC_TSDR_WDU', 'RTC_TSDR_WDU_0',
    'RTC_TSDR_WDU_1', 'RTC_TSDR_WDU_2', 'RTC_TSDR_MT', 'RTC_TSDR_MU', 'RTC_TSDR_MU_0',
    'RTC_TSDR_MU_1', 'RTC_TSDR_MU_2', 'RTC_TSDR_MU_3', 'RTC_TSDR_DT', 'RTC_TSDR_DT_0',
    'RTC_TSDR_DT_1', 'RTC_TSDR_DU', 'RTC_TSDR_DU_0', 'RTC_TSDR_DU_1', 'RTC_TSDR_DU_2',
    'RTC_TSDR_DU_3', 'RTC_TSSSR_SS', 'RTC_CALR_CALP', 'RTC_CALR_CALW8',
    'RTC_CALR_CALW16', 'RTC_CALR_CALM', 'RTC_CALR_CALM_0', 'RTC_CALR_CALM_1',
    'RTC_CALR_CALM_2', 'RTC_CALR_CALM_3', 'RTC_CALR_CALM_4', 'RTC_CALR_CALM_5',
    'RTC_CALR_CALM_6', 'RTC_CALR_CALM_7', 'RTC_CALR_CALM_8', 'RTC_TAFCR_ALARMOUTTYPE',
    'RTC_TAFCR_TAMPPUDIS', 'RTC_TAFCR_TAMPPRCH', 'RTC_TAFCR_TAMPPRCH_0',
    'RTC_TAFCR_TAMPPRCH_1', 'RTC_TAFCR_TAMPFLT', 'RTC_TAFCR_TAMPFLT_0',
    'RTC_TAFCR_TAMPFLT_1', 'RTC_TAFCR_TAMPFREQ', 'RTC_TAFCR_TAMPFREQ_0',
    'RTC_TAFCR_TAMPFREQ_1', 'RTC_TAFCR_TAMPFREQ_2', 'RTC_TAFCR_TAMPTS',
    'RTC_TAFCR_TAMP3TRG', 'RTC_TAFCR_TAMP3E', 'RTC_TAFCR_TAMP2TRG', 'RTC_TAFCR_TAMP2E',
    'RTC_TAFCR_TAMPIE', 'RTC_TAFCR_TAMP1TRG', 'RTC_TAFCR_TAMP1E', 'RTC_ALRMASSR_MASKSS',
    'RTC_ALRMASSR_MASKSS_0', 'RTC_ALRMASSR_MASKSS_1', 'RTC_ALRMASSR_MASKSS_2',
    'RTC_ALRMASSR_MASKSS_3', 'RTC_ALRMASSR_SS', 'RTC_ALRMBSSR_MASKSS',
    'RTC_ALRMBSSR_MASKSS_0', 'RTC_ALRMBSSR_MASKSS_1', 'RTC_ALRMBSSR_MASKSS_2',
    'RTC_ALRMBSSR_MASKSS_3', 'RTC_ALRMBSSR_SS', 'RTC_BKP0R', 'RTC_BKP1R', 'RTC_BKP2R',
    'RTC_BKP3R', 'RTC_BKP4R', 'RTC_BKP5R', 'RTC_BKP6R', 'RTC_BKP7R', 'RTC_BKP8R',
    'RTC_BKP9R', 'RTC_BKP10R', 'RTC_BKP11R', 'RTC_BKP12R', 'RTC_BKP13R', 'RTC_BKP14R',
    'RTC_BKP15R', 'RTC_BKP16R', 'RTC_BKP17R', 'RTC_BKP18R', 'RTC_BKP19R', 'RTC_BKP20R',
    'RTC_BKP21R', 'RTC_BKP22R', 'RTC_BKP23R', 'RTC_BKP24R', 'RTC_BKP25R', 'RTC_BKP26R',
    'RTC_BKP27R', 'RTC_BKP28R', 'RTC_BKP29R', 'RTC_BKP30R', 'RTC_BKP31R',
    'SDIO_POWER_PWRCTRL', 'SDIO_POWER_PWRCTRL_0', 'SDIO_POWER_PWRCTRL_1',
    'SDIO_CLKCR_CLKDIV', 'SDIO_CLKCR_CLKEN', 'SDIO_CLKCR_PWRSAV', 'SDIO_CLKCR_BYPASS',
    'SDIO_CLKCR_WIDBUS', 'SDIO_CLKCR_WIDBUS_0', 'SDIO_CLKCR_WIDBUS_1',
    'SDIO_CLKCR_NEGEDGE', 'SDIO_CLKCR_HWFC_EN', 'SDIO_ARG_CMDARG', 'SDIO_CMD_CMDINDEX',
    'SDIO_CMD_WAITRESP', 'SDIO_CMD_WAITRESP_0', 'SDIO_CMD_WAITRESP_1',
    'SDIO_CMD_WAITINT', 'SDIO_CMD_WAITPEND', 'SDIO_CMD_CPSMEN', 'SDIO_CMD_SDIOSUSPEND',
    'SDIO_CMD_ENCMDCOMPL', 'SDIO_CMD_NIEN', 'SDIO_CMD_CEATACMD', 'SDIO_RESPCMD_RESPCMD',
    'SDIO_RESP0_CARDSTATUS0', 'SDIO_RESP1_CARDSTATUS1', 'SDIO_RESP2_CARDSTATUS2',
    'SDIO_RESP3_CARDSTATUS3', 'SDIO_RESP4_CARDSTATUS4', 'SDIO_DTIMER_DATATIME',
    'SDIO_DLEN_DATALENGTH', 'SDIO_DCTRL_DTEN', 'SDIO_DCTRL_DTDIR', 'SDIO_DCTRL_DTMODE',
    'SDIO_DCTRL_DMAEN', 'SDIO_DCTRL_DBLOCKSIZE', 'SDIO_DCTRL_DBLOCKSIZE_0',
    'SDIO_DCTRL_DBLOCKSIZE_1', 'SDIO_DCTRL_DBLOCKSIZE_2', 'SDIO_DCTRL_DBLOCKSIZE_3',
    'SDIO_DCTRL_RWSTART', 'SDIO_DCTRL_RWSTOP', 'SDIO_DCTRL_RWMOD', 'SDIO_DCTRL_SDIOEN',
    'SDIO_DCOUNT_DATACOUNT', 'SDIO_STA_CCRCFAIL', 'SDIO_STA_DCRCFAIL',
    'SDIO_STA_CTIMEOUT', 'SDIO_STA_DTIMEOUT', 'SDIO_STA_TXUNDERR', 'SDIO_STA_RXOVERR',
    'SDIO_STA_CMDREND', 'SDIO_STA_CMDSENT', 'SDIO_STA_DATAEND', 'SDIO_STA_STBITERR',
    'SDIO_STA_DBCKEND', 'SDIO_STA_CMDACT', 'SDIO_STA_TXACT', 'SDIO_STA_RXACT',
    'SDIO_STA_TXFIFOHE', 'SDIO_STA_RXFIFOHF', 'SDIO_STA_TXFIFOF', 'SDIO_STA_RXFIFOF',
    'SDIO_STA_TXFIFOE', 'SDIO_STA_RXFIFOE', 'SDIO_STA_TXDAVL', 'SDIO_STA_RXDAVL',
    'SDIO_STA_SDIOIT', 'SDIO_STA_CEATAEND', 'SDIO_ICR_CCRCFAILC', 'SDIO_ICR_DCRCFAILC',
    'SDIO_ICR_CTIMEOUTC', 'SDIO_ICR_DTIMEOUTC', 'SDIO_ICR_TXUNDERRC',
    'SDIO_ICR_RXOVERRC', 'SDIO_ICR_CMDRENDC', 'SDIO_ICR_CMDSENTC', 'SDIO_ICR_DATAENDC',
    'SDIO_ICR_STBITERRC', 'SDIO_ICR_DBCKENDC', 'SDIO_ICR_SDIOITC', 'SDIO_ICR_CEATAENDC',
    'SDIO_MASK_CCRCFAILIE', 'SDIO_MASK_DCRCFAILIE', 'SDIO_MASK_CTIMEOUTIE',
    'SDIO_MASK_DTIMEOUTIE', 'SDIO_MASK_TXUNDERRIE', 'SDIO_MASK_RXOVERRIE',
    'SDIO_MASK_CMDRENDIE', 'SDIO_MASK_CMDSENTIE', 'SDIO_MASK_DATAENDIE',
    'SDIO_MASK_STBITERRIE', 'SDIO_MASK_DBCKENDIE', 'SDIO_MASK_CMDACTIE',
    'SDIO_MASK_TXACTIE', 'SDIO_MASK_RXACTIE', 'SDIO_MASK_TXFIFOHEIE',
    'SDIO_MASK_RXFIFOHFIE', 'SDIO_MASK_TXFIFOFIE', 'SDIO_MASK_RXFIFOFIE',
    'SDIO_MASK_TXFIFOEIE', 'SDIO_MASK_RXFIFOEIE', 'SDIO_MASK_TXDAVLIE',
    'SDIO_MASK_RXDAVLIE', 'SDIO_MASK_SDIOITIE', 'SDIO_MASK_CEATAENDIE',
    'SDIO_FIFOCNT_FIFOCOUNT', 'SDIO_FIFO_FIFODATA', 'SPI_CR1_CPHA', 'SPI_CR1_CPOL',
    'SPI_CR1_MSTR', 'SPI_CR1_BR', 'SPI_CR1_BR_0', 'SPI_CR1_BR_1', 'SPI_CR1_BR_2',
    'SPI_CR1_SPE', 'SPI_CR1_LSBFIRST', 'SPI_CR1_SSI', 'SPI_CR1_SSM', 'SPI_CR1_RXONLY',
    'SPI_CR1_DFF', 'SPI_CR1_CRCNEXT', 'SPI_CR1_CRCEN', 'SPI_CR1_BIDIOE',
    'SPI_CR1_BIDIMODE', 'SPI_CR2_RXDMAEN', 'SPI_CR2_TXDMAEN', 'SPI_CR2_SSOE',
    'SPI_CR2_FRF', 'SPI_CR2_ERRIE', 'SPI_CR2_RXNEIE', 'SPI_CR2_TXEIE', 'SPI_SR_RXNE',
    'SPI_SR_TXE', 'SPI_SR_CHSIDE', 'SPI_SR_UDR', 'SPI_SR_CRCERR', 'SPI_SR_MODF',
    'SPI_SR_OVR', 'SPI_SR_BSY', 'SPI_DR_DR', 'SPI_CRCPR_CRCPOLY', 'SPI_RXCRCR_RXCRC',
    'SPI_TXCRCR_TXCRC', 'SPI_I2SCFGR_CHLEN', 'SPI_I2SCFGR_DATLEN',
    'SPI_I2SCFGR_DATLEN_0', 'SPI_I2SCFGR_DATLEN_1', 'SPI_I2SCFGR_CKPOL',
    'SPI_I2SCFGR_I2SSTD', 'SPI_I2SCFGR_I2SSTD_0', 'SPI_I2SCFGR_I2SSTD_1',
    'SPI_I2SCFGR_PCMSYNC', 'SPI_I2SCFGR_I2SCFG', 'SPI_I2SCFGR_I2SCFG_0',
    'SPI_I2SCFGR_I2SCFG_1', 'SPI_I2SCFGR_I2SE', 'SPI_I2SCFGR_I2SMOD',
    'SPI_I2SPR_I2SDIV', 'SPI_I2SPR_ODD', 'SPI_I2SPR_MCKOE', 'SYSCFG_MEMRMP_MEM_MODE',
    'SYSCFG_MEMRMP_MEM_MODE_0', 'SYSCFG_MEMRMP_MEM_MODE_1', 'SYSCFG_MEMRMP_BOOT_MODE',
    'SYSCFG_MEMRMP_BOOT_MODE_0', 'SYSCFG_MEMRMP_BOOT_MODE_1', 'SYSCFG_PMC_USB_PU',
    'SYSCFG_EXTICR1_EXTI0', 'SYSCFG_EXTICR1_EXTI1', 'SYSCFG_EXTICR1_EXTI2',
    'SYSCFG_EXTICR1_EXTI3', 'SYSCFG_EXTICR1_EXTI0_PA', 'SYSCFG_EXTICR1_EXTI0_PB',
    'SYSCFG_EXTICR1_EXTI0_PC', 'SYSCFG_EXTICR1_EXTI0_PD', 'SYSCFG_EXTICR1_EXTI0_PE',
    'SYSCFG_EXTICR1_EXTI0_PH', 'SYSCFG_EXTICR1_EXTI0_PF', 'SYSCFG_EXTICR1_EXTI0_PG',
    'SYSCFG_EXTICR1_EXTI1_PA', 'SYSCFG_EXTICR1_EXTI1_PB', 'SYSCFG_EXTICR1_EXTI1_PC',
    'SYSCFG_EXTICR1_EXTI1_PD', 'SYSCFG_EXTICR1_EXTI1_PE', 'SYSCFG_EXTICR1_EXTI1_PH',
    'SYSCFG_EXTICR1_EXTI1_PF', 'SYSCFG_EXTICR1_EXTI1_PG', 'SYSCFG_EXTICR1_EXTI2_PA',
    'SYSCFG_EXTICR1_EXTI2_PB', 'SYSCFG_EXTICR1_EXTI2_PC', 'SYSCFG_EXTICR1_EXTI2_PD',
    'SYSCFG_EXTICR1_EXTI2_PE', 'SYSCFG_EXTICR1_EXTI2_PH', 'SYSCFG_EXTICR1_EXTI2_PF',
    'SYSCFG_EXTICR1_EXTI2_PG', 'SYSCFG_EXTICR1_EXTI3_PA', 'SYSCFG_EXTICR1_EXTI3_PB',
    'SYSCFG_EXTICR1_EXTI3_PC', 'SYSCFG_EXTICR1_EXTI3_PD', 'SYSCFG_EXTICR1_EXTI3_PE',
    'SYSCFG_EXTICR1_EXTI3_PF', 'SYSCFG_EXTICR1_EXTI3_PG', 'SYSCFG_EXTICR2_EXTI4',
    'SYSCFG_EXTICR2_EXTI5', 'SYSCFG_EXTICR2_EXTI6', 'SYSCFG_EXTICR2_EXTI7',
    'SYSCFG_EXTICR2_EXTI4_PA', 'SYSCFG_EXTICR2_EXTI4_PB', 'SYSCFG_EXTICR2_EXTI4_PC',
    'SYSCFG_EXTICR2_EXTI4_PD', 'SYSCFG_EXTICR2_EXTI4_PE', 'SYSCFG_EXTICR2_EXTI4_PF',
    'SYSCFG_EXTICR2_EXTI4_PG', 'SYSCFG_EXTICR2_EXTI5_PA', 'SYSCFG_EXTICR2_EXTI5_PB',
    'SYSCFG_EXTICR2_EXTI5_PC', 'SYSCFG_EXTICR2_EXTI5_PD', 'SYSCFG_EXTICR2_EXTI5_PE',
    'SYSCFG_EXTICR2_EXTI5_PF', 'SYSCFG_EXTICR2_EXTI5_PG', 'SYSCFG_EXTICR2_EXTI6_PA',
    'SYSCFG_EXTICR2_EXTI6_PB', 'SYSCFG_EXTICR2_EXTI6_PC', 'SYSCFG_EXTICR2_EXTI6_PD',
    'SYSCFG_EXTICR2_EXTI6_PE', 'SYSCFG_EXTICR2_EXTI6_PF', 'SYSCFG_EXTICR2_EXTI6_PG',
    'SYSCFG_EXTICR2_EXTI7_PA', 'SYSCFG_EXTICR2_EXTI7_PB', 'SYSCFG_EXTICR2_EXTI7_PC',
    'SYSCFG_EXTICR2_EXTI7_PD', 'SYSCFG_EXTICR2_EXTI7_PE', 'SYSCFG_EXTICR2_EXTI7_PF',
    'SYSCFG_EXTICR2_EXTI7_PG', 'SYSCFG_EXTICR3_EXTI8', 'SYSCFG_EXTICR3_EXTI9',
    'SYSCFG_EXTICR3_EXTI10', 'SYSCFG_EXTICR3_EXTI11', 'SYSCFG_EXTICR3_EXTI8_PA',
    'SYSCFG_EXTICR3_EXTI8_PB', 'SYSCFG_EXTICR3_EXTI8_PC', 'SYSCFG_EXTICR3_EXTI8_PD',
    'SYSCFG_EXTICR3_EXTI8_PE', 'SYSCFG_EXTICR3_EXTI8_PF', 'SYSCFG_EXTICR3_EXTI8_PG',
    'SYSCFG_EXTICR3_EXTI9_PA', 'SYSCFG_EXTICR3_EXTI9_PB', 'SYSCFG_EXTICR3_EXTI9_PC',
    'SYSCFG_EXTICR3_EXTI9_PD', 'SYSCFG_EXTICR3_EXTI9_PE', 'SYSCFG_EXTICR3_EXTI9_PF',
    'SYSCFG_EXTICR3_EXTI9_PG', 'SYSCFG_EXTICR3_EXTI10_PA', 'SYSCFG_EXTICR3_EXTI10_PB',
    'SYSCFG_EXTICR3_EXTI10_PC', 'SYSCFG_EXTICR3_EXTI10_PD', 'SYSCFG_EXTICR3_EXTI10_PE',
    'SYSCFG_EXTICR3_EXTI10_PF', 'SYSCFG_EXTICR3_EXTI10_PG', 'SYSCFG_EXTICR3_EXTI11_PA',
    'SYSCFG_EXTICR3_EXTI11_PB', 'SYSCFG_EXTICR3_EXTI11_PC', 'SYSCFG_EXTICR3_EXTI11_PD',
    'SYSCFG_EXTICR3_EXTI11_PE', 'SYSCFG_EXTICR3_EXTI11_PF', 'SYSCFG_EXTICR3_EXTI11_PG',
    'SYSCFG_EXTICR4_EXTI12', 'SYSCFG_EXTICR4_EXTI13', 'SYSCFG_EXTICR4_EXTI14',
    'SYSCFG_EXTICR4_EXTI15', 'SYSCFG_EXTICR4_EXTI12_PA', 'SYSCFG_EXTICR4_EXTI12_PB',
    'SYSCFG_EXTICR4_EXTI12_PC', 'SYSCFG_EXTICR4_EXTI12_PD', 'SYSCFG_EXTICR4_EXTI12_PE',
    'SYSCFG_EXTICR4_EXTI12_PF', 'SYSCFG_EXTICR4_EXTI12_PG', 'SYSCFG_EXTICR4_EXTI13_PA',
    'SYSCFG_EXTICR4_EXTI13_PB', 'SYSCFG_EXTICR4_EXTI13_PC', 'SYSCFG_EXTICR4_EXTI13_PD',
    'SYSCFG_EXTICR4_EXTI13_PE', 'SYSCFG_EXTICR4_EXTI13_PF', 'SYSCFG_EXTICR4_EXTI13_PG',
    'SYSCFG_EXTICR4_EXTI14_PA', 'SYSCFG_EXTICR4_EXTI14_PB', 'SYSCFG_EXTICR4_EXTI14_PC',
    'SYSCFG_EXTICR4_EXTI14_PD', 'SYSCFG_EXTICR4_EXTI14_PE', 'SYSCFG_EXTICR4_EXTI14_PF',
    'SYSCFG_EXTICR4_EXTI14_PG', 'SYSCFG_EXTICR4_EXTI15_PA', 'SYSCFG_EXTICR4_EXTI15_PB',
    'SYSCFG_EXTICR4_EXTI15_PC', 'SYSCFG_EXTICR4_EXTI15_PD', 'SYSCFG_EXTICR4_EXTI15_PE',
    'SYSCFG_EXTICR4_EXTI15_PF', 'SYSCFG_EXTICR4_EXTI15_PG', 'RI_ICR_IC1Z',
    'RI_ICR_IC1Z_0', 'RI_ICR_IC1Z_1', 'RI_ICR_IC1Z_2', 'RI_ICR_IC1Z_3', 'RI_ICR_IC2Z',
    'RI_ICR_IC2Z_0', 'RI_ICR_IC2Z_1', 'RI_ICR_IC2Z_2', 'RI_ICR_IC2Z_3', 'RI_ICR_IC3Z',
    'RI_ICR_IC3Z_0', 'RI_ICR_IC3Z_1', 'RI_ICR_IC3Z_2', 'RI_ICR_IC3Z_3', 'RI_ICR_IC4Z',
    'RI_ICR_IC4Z_0', 'RI_ICR_IC4Z_1', 'RI_ICR_IC4Z_2', 'RI_ICR_IC4Z_3', 'RI_ICR_TIM',
    'RI_ICR_TIM_0', 'RI_ICR_TIM_1', 'RI_ICR_IC1', 'RI_ICR_IC2', 'RI_ICR_IC3',
    'RI_ICR_IC4', 'RI_ASCR1_CH', 'RI_ASCR1_CH_0', 'RI_ASCR1_CH_1', 'RI_ASCR1_CH_2',
    'RI_ASCR1_CH_3', 'RI_ASCR1_CH_4', 'RI_ASCR1_CH_5', 'RI_ASCR1_CH_6', 'RI_ASCR1_CH_7',
    'RI_ASCR1_CH_8', 'RI_ASCR1_CH_9', 'RI_ASCR1_CH_10', 'RI_ASCR1_CH_11',
    'RI_ASCR1_CH_12', 'RI_ASCR1_CH_13', 'RI_ASCR1_CH_14', 'RI_ASCR1_CH_15',
    'RI_ASCR1_CH_31', 'RI_ASCR1_CH_18', 'RI_ASCR1_CH_19', 'RI_ASCR1_CH_20',
    'RI_ASCR1_CH_21', 'RI_ASCR1_CH_22', 'RI_ASCR1_CH_23', 'RI_ASCR1_CH_24',
    'RI_ASCR1_CH_25', 'RI_ASCR1_VCOMP', 'RI_ASCR1_CH_27', 'RI_ASCR1_CH_28',
    'RI_ASCR1_CH_29', 'RI_ASCR1_CH_30', 'RI_ASCR1_SCM', 'RI_ASCR2_GR10_1',
    'RI_ASCR2_GR10_2', 'RI_ASCR2_GR10_3', 'RI_ASCR2_GR10_4', 'RI_ASCR2_GR6_1',
    'RI_ASCR2_GR6_2', 'RI_ASCR2_GR5_1', 'RI_ASCR2_GR5_2', 'RI_ASCR2_GR5_3',
    'RI_ASCR2_GR4_1', 'RI_ASCR2_GR4_2', 'RI_ASCR2_GR4_3', 'RI_ASCR2_GR4_4',
    'RI_ASCR2_CH0b', 'RI_ASCR2_CH1b', 'RI_ASCR2_CH2b', 'RI_ASCR2_CH3b', 'RI_ASCR2_CH6b',
    'RI_ASCR2_CH7b', 'RI_ASCR2_CH8b', 'RI_ASCR2_CH9b', 'RI_ASCR2_CH10b',
    'RI_ASCR2_CH11b', 'RI_ASCR2_CH12b', 'RI_ASCR2_GR6_3', 'RI_ASCR2_GR6_4',
    'RI_ASCR2_GR5_4', 'RI_HYSCR1_PA', 'RI_HYSCR1_PA_0', 'RI_HYSCR1_PA_1',
    'RI_HYSCR1_PA_2', 'RI_HYSCR1_PA_3', 'RI_HYSCR1_PA_4', 'RI_HYSCR1_PA_5',
    'RI_HYSCR1_PA_6', 'RI_HYSCR1_PA_7', 'RI_HYSCR1_PA_8', 'RI_HYSCR1_PA_9',
    'RI_HYSCR1_PA_10', 'RI_HYSCR1_PA_11', 'RI_HYSCR1_PA_12', 'RI_HYSCR1_PA_13',
    'RI_HYSCR1_PA_14', 'RI_HYSCR1_PA_15', 'RI_HYSCR1_PB', 'RI_HYSCR1_PB_0',
    'RI_HYSCR1_PB_1', 'RI_HYSCR1_PB_2', 'RI_HYSCR1_PB_3', 'RI_HYSCR1_PB_4',
    'RI_HYSCR1_PB_5', 'RI_HYSCR1_PB_6', 'RI_HYSCR1_PB_7', 'RI_HYSCR1_PB_8',
    'RI_HYSCR1_PB_9', 'RI_HYSCR1_PB_10', 'RI_HYSCR1_PB_11', 'RI_HYSCR1_PB_12',
    'RI_HYSCR1_PB_13', 'RI_HYSCR1_PB_14', 'RI_HYSCR1_PB_15', 'RI_HYSCR2_PC',
    'RI_HYSCR2_PC_0', 'RI_HYSCR2_PC_1', 'RI_HYSCR2_PC_2', 'RI_HYSCR2_PC_3',
    'RI_HYSCR2_PC_4', 'RI_HYSCR2_PC_5', 'RI_HYSCR2_PC_6', 'RI_HYSCR2_PC_7',
    'RI_HYSCR2_PC_8', 'RI_HYSCR2_PC_9', 'RI_HYSCR2_PC_10', 'RI_HYSCR2_PC_11',
    'RI_HYSCR2_PC_12', 'RI_HYSCR2_PC_13', 'RI_HYSCR2_PC_14', 'RI_HYSCR2_PC_15',
    'RI_HYSCR2_PD', 'RI_HYSCR2_PD_0', 'RI_HYSCR2_PD_1', 'RI_HYSCR2_PD_2',
    'RI_HYSCR2_PD_3', 'RI_HYSCR2_PD_4', 'RI_HYSCR2_PD_5', 'RI_HYSCR2_PD_6',
    'RI_HYSCR2_PD_7', 'RI_HYSCR2_PD_8', 'RI_HYSCR2_PD_9', 'RI_HYSCR2_PD_10',
    'RI_HYSCR2_PD_11', 'RI_HYSCR2_PD_12', 'RI_HYSCR2_PD_13', 'RI_HYSCR2_PD_14',
    'RI_HYSCR2_PD_15', 'RI_HYSCR2_PE', 'RI_HYSCR2_PE_0', 'RI_HYSCR2_PE_1',
    'RI_HYSCR2_PE_2', 'RI_HYSCR2_PE_3', 'RI_HYSCR2_PE_4', 'RI_HYSCR2_PE_5',
    'RI_HYSCR2_PE_6', 'RI_HYSCR2_PE_7', 'RI_HYSCR2_PE_8', 'RI_HYSCR2_PE_9',
    'RI_HYSCR2_PE_10', 'RI_HYSCR2_PE_11', 'RI_HYSCR2_PE_12', 'RI_HYSCR2_PE_13',
    'RI_HYSCR2_PE_14', 'RI_HYSCR2_PE_15', 'RI_HYSCR3_PF', 'RI_HYSCR3_PF_0',
    'RI_HYSCR3_PF_1', 'RI_HYSCR3_PF_2', 'RI_HYSCR3_PF_3', 'RI_HYSCR3_PF_4',
    'RI_HYSCR3_PF_5', 'RI_HYSCR3_PF_6', 'RI_HYSCR3_PF_7', 'RI_HYSCR3_PF_8',
    'RI_HYSCR3_PF_9', 'RI_HYSCR3_PF_10', 'RI_HYSCR3_PF_11', 'RI_HYSCR3_PF_12',
    'RI_HYSCR3_PF_13', 'RI_HYSCR3_PF_14', 'RI_HYSCR3_PF_15', 'RI_HYSCR4_PG',
    'RI_HYSCR4_PG_0', 'RI_HYSCR4_PG_1', 'RI_HYSCR4_PG_2', 'RI_HYSCR4_PG_3',
    'RI_HYSCR4_PG_4', 'RI_HYSCR4_PG_5', 'RI_HYSCR4_PG_6', 'RI_HYSCR4_PG_7',
    'RI_HYSCR4_PG_8', 'RI_HYSCR4_PG_9', 'RI_HYSCR4_PG_10', 'RI_HYSCR4_PG_11',
    'RI_HYSCR4_PG_12', 'RI_HYSCR4_PG_13', 'RI_HYSCR4_PG_14', 'RI_HYSCR4_PG_15',
    'RI_ASMR1_PA', 'RI_ASMR1_PA_0', 'RI_ASMR1_PA_1', 'RI_ASMR1_PA_2', 'RI_ASMR1_PA_3',
    'RI_ASMR1_PA_4', 'RI_ASMR1_PA_5', 'RI_ASMR1_PA_6', 'RI_ASMR1_PA_7', 'RI_ASMR1_PA_8',
    'RI_ASMR1_PA_9', 'RI_ASMR1_PA_10', 'RI_ASMR1_PA_11', 'RI_ASMR1_PA_12',
    'RI_ASMR1_PA_13', 'RI_ASMR1_PA_14', 'RI_ASMR1_PA_15', 'RI_CMR1_PA', 'RI_CMR1_PA_0',
    'RI_CMR1_PA_1', 'RI_CMR1_PA_2', 'RI_CMR1_PA_3', 'RI_CMR1_PA_4', 'RI_CMR1_PA_5',
    'RI_CMR1_PA_6', 'RI_CMR1_PA_7', 'RI_CMR1_PA_8', 'RI_CMR1_PA_9', 'RI_CMR1_PA_10',
    'RI_CMR1_PA_11', 'RI_CMR1_PA_12', 'RI_CMR1_PA_13', 'RI_CMR1_PA_14', 'RI_CMR1_PA_15',
    'RI_CICR1_PA', 'RI_CICR1_PA_0', 'RI_CICR1_PA_1', 'RI_CICR1_PA_2', 'RI_CICR1_PA_3',
    'RI_CICR1_PA_4', 'RI_CICR1_PA_5', 'RI_CICR1_PA_6', 'RI_CICR1_PA_7', 'RI_CICR1_PA_8',
    'RI_CICR1_PA_9', 'RI_CICR1_PA_10', 'RI_CICR1_PA_11', 'RI_CICR1_PA_12',
    'RI_CICR1_PA_13', 'RI_CICR1_PA_14', 'RI_CICR1_PA_15', 'RI_ASMR2_PB',
    'RI_ASMR2_PB_0', 'RI_ASMR2_PB_1', 'RI_ASMR2_PB_2', 'RI_ASMR2_PB_3', 'RI_ASMR2_PB_4',
    'RI_ASMR2_PB_5', 'RI_ASMR2_PB_6', 'RI_ASMR2_PB_7', 'RI_ASMR2_PB_8', 'RI_ASMR2_PB_9',
    'RI_ASMR2_PB_10', 'RI_ASMR2_PB_11', 'RI_ASMR2_PB_12', 'RI_ASMR2_PB_13',
    'RI_ASMR2_PB_14', 'RI_ASMR2_PB_15', 'RI_CMR2_PB', 'RI_CMR2_PB_0', 'RI_CMR2_PB_1',
    'RI_CMR2_PB_2', 'RI_CMR2_PB_3', 'RI_CMR2_PB_4', 'RI_CMR2_PB_5', 'RI_CMR2_PB_6',
    'RI_CMR2_PB_7', 'RI_CMR2_PB_8', 'RI_CMR2_PB_9', 'RI_CMR2_PB_10', 'RI_CMR2_PB_11',
    'RI_CMR2_PB_12', 'RI_CMR2_PB_13', 'RI_CMR2_PB_14', 'RI_CMR2_PB_15', 'RI_CICR2_PB',
    'RI_CICR2_PB_0', 'RI_CICR2_PB_1', 'RI_CICR2_PB_2', 'RI_CICR2_PB_3', 'RI_CICR2_PB_4',
    'RI_CICR2_PB_5', 'RI_CICR2_PB_6', 'RI_CICR2_PB_7', 'RI_CICR2_PB_8', 'RI_CICR2_PB_9',
    'RI_CICR2_PB_10', 'RI_CICR2_PB_11', 'RI_CICR2_PB_12', 'RI_CICR2_PB_13',
    'RI_CICR2_PB_14', 'RI_CICR2_PB_15', 'RI_ASMR3_PC', 'RI_ASMR3_PC_0', 'RI_ASMR3_PC_1',
    'RI_ASMR3_PC_2', 'RI_ASMR3_PC_3', 'RI_ASMR3_PC_4', 'RI_ASMR3_PC_5', 'RI_ASMR3_PC_6',
    'RI_ASMR3_PC_7', 'RI_ASMR3_PC_8', 'RI_ASMR3_PC_9', 'RI_ASMR3_PC_10',
    'RI_ASMR3_PC_11', 'RI_ASMR3_PC_12', 'RI_ASMR3_PC_13', 'RI_ASMR3_PC_14',
    'RI_ASMR3_PC_15', 'RI_CMR3_PC', 'RI_CMR3_PC_0', 'RI_CMR3_PC_1', 'RI_CMR3_PC_2',
    'RI_CMR3_PC_3', 'RI_CMR3_PC_4', 'RI_CMR3_PC_5', 'RI_CMR3_PC_6', 'RI_CMR3_PC_7',
    'RI_CMR3_PC_8', 'RI_CMR3_PC_9', 'RI_CMR3_PC_10', 'RI_CMR3_PC_11', 'RI_CMR3_PC_12',
    'RI_CMR3_PC_13', 'RI_CMR3_PC_14', 'RI_CMR3_PC_15', 'RI_CICR3_PC', 'RI_CICR3_PC_0',
    'RI_CICR3_PC_1', 'RI_CICR3_PC_2', 'RI_CICR3_PC_3', 'RI_CICR3_PC_4', 'RI_CICR3_PC_5',
    'RI_CICR3_PC_6', 'RI_CICR3_PC_7', 'RI_CICR3_PC_8', 'RI_CICR3_PC_9',
    'RI_CICR3_PC_10', 'RI_CICR3_PC_11', 'RI_CICR3_PC_12', 'RI_CICR3_PC_13',
    'RI_CICR3_PC_14', 'RI_CICR3_PC_15', 'RI_ASMR4_PF', 'RI_ASMR4_PF_0', 'RI_ASMR4_PF_1',
    'RI_ASMR4_PF_2', 'RI_ASMR4_PF_3', 'RI_ASMR4_PF_4', 'RI_ASMR4_PF_5', 'RI_ASMR4_PF_6',
    'RI_ASMR4_PF_7', 'RI_ASMR4_PF_8', 'RI_ASMR4_PF_9', 'RI_ASMR4_PF_10',
    'RI_ASMR4_PF_11', 'RI_ASMR4_PF_12', 'RI_ASMR4_PF_13', 'RI_ASMR4_PF_14',
    'RI_ASMR4_PF_15', 'RI_CMR4_PF', 'RI_CMR4_PF_0', 'RI_CMR4_PF_1', 'RI_CMR4_PF_2',
    'RI_CMR4_PF_3', 'RI_CMR4_PF_4', 'RI_CMR4_PF_5', 'RI_CMR4_PF_6', 'RI_CMR4_PF_7',
    'RI_CMR4_PF_8', 'RI_CMR4_PF_9', 'RI_CMR4_PF_10', 'RI_CMR4_PF_11', 'RI_CMR4_PF_12',
    'RI_CMR4_PF_13', 'RI_CMR4_PF_14', 'RI_CMR4_PF_15', 'RI_CICR4_PF', 'RI_CICR4_PF_0',
    'RI_CICR4_PF_1', 'RI_CICR4_PF_2', 'RI_CICR4_PF_3', 'RI_CICR4_PF_4', 'RI_CICR4_PF_5',
    'RI_CICR4_PF_6', 'RI_CICR4_PF_7', 'RI_CICR4_PF_8', 'RI_CICR4_PF_9',
    'RI_CICR4_PF_10', 'RI_CICR4_PF_11', 'RI_CICR4_PF_12', 'RI_CICR4_PF_13',
    'RI_CICR4_PF_14', 'RI_CICR4_PF_15', 'RI_ASMR5_PG', 'RI_ASMR5_PG_0', 'RI_ASMR5_PG_1',
    'RI_ASMR5_PG_2', 'RI_ASMR5_PG_3', 'RI_ASMR5_PG_4', 'RI_ASMR5_PG_5', 'RI_ASMR5_PG_6',
    'RI_ASMR5_PG_7', 'RI_ASMR5_PG_8', 'RI_ASMR5_PG_9', 'RI_ASMR5_PG_10',
    'RI_ASMR5_PG_11', 'RI_ASMR5_PG_12', 'RI_ASMR5_PG_13', 'RI_ASMR5_PG_14',
    'RI_ASMR5_PG_15', 'RI_CMR5_PG', 'RI_CMR5_PG_0', 'RI_CMR5_PG_1', 'RI_CMR5_PG_2',
    'RI_CMR5_PG_3', 'RI_CMR5_PG_4', 'RI_CMR5_PG_5', 'RI_CMR5_PG_6', 'RI_CMR5_PG_7',
    'RI_CMR5_PG_8', 'RI_CMR5_PG_9', 'RI_CMR5_PG_10', 'RI_CMR5_PG_11', 'RI_CMR5_PG_12',
    'RI_CMR5_PG_13', 'RI_CMR5_PG_14', 'RI_CMR5_PG_15', 'RI_CICR5_PG', 'RI_CICR5_PG_0',
    'RI_CICR5_PG_1', 'RI_CICR5_PG_2', 'RI_CICR5_PG_3', 'RI_CICR5_PG_4', 'RI_CICR5_PG_5',
    'RI_CICR5_PG_6', 'RI_CICR5_PG_7', 'RI_CICR5_PG_8', 'RI_CICR5_PG_9',
    'RI_CICR5_PG_10', 'RI_CICR5_PG_11', 'RI_CICR5_PG_12', 'RI_CICR5_PG_13',
    'RI_CICR5_PG_14', 'RI_CICR5_PG_15', 'TIM_CR1_CEN', 'TIM_CR1_UDIS', 'TIM_CR1_URS',
    'TIM_CR1_OPM', 'TIM_CR1_DIR', 'TIM_CR1_CMS', 'TIM_CR1_CMS_0', 'TIM_CR1_CMS_1',
    'TIM_CR1_ARPE', 'TIM_CR1_CKD', 'TIM_CR1_CKD_0', 'TIM_CR1_CKD_1', 'TIM_CR2_CCDS',
    'TIM_CR2_MMS', 'TIM_CR2_MMS_0', 'TIM_CR2_MMS_1', 'TIM_CR2_MMS_2', 'TIM_CR2_TI1S',
    'TIM_SMCR_SMS', 'TIM_SMCR_SMS_0', 'TIM_SMCR_SMS_1', 'TIM_SMCR_SMS_2',
    'TIM_SMCR_OCCS', 'TIM_SMCR_TS', 'TIM_SMCR_TS_0', 'TIM_SMCR_TS_1', 'TIM_SMCR_TS_2',
    'TIM_SMCR_MSM', 'TIM_SMCR_ETF', 'TIM_SMCR_ETF_0', 'TIM_SMCR_ETF_1',
    'TIM_SMCR_ETF_2', 'TIM_SMCR_ETF_3', 'TIM_SMCR_ETPS', 'TIM_SMCR_ETPS_0',
    'TIM_SMCR_ETPS_1', 'TIM_SMCR_ECE', 'TIM_SMCR_ETP', 'TIM_DIER_UIE', 'TIM_DIER_CC1IE',
    'TIM_DIER_CC2IE', 'TIM_DIER_CC3IE', 'TIM_DIER_CC4IE', 'TIM_DIER_TIE',
    'TIM_DIER_UDE', 'TIM_DIER_CC1DE', 'TIM_DIER_CC2DE', 'TIM_DIER_CC3DE',
    'TIM_DIER_CC4DE', 'TIM_DIER_TDE', 'TIM_SR_UIF', 'TIM_SR_CC1IF', 'TIM_SR_CC2IF',
    'TIM_SR_CC3IF', 'TIM_SR_CC4IF', 'TIM_SR_TIF', 'TIM_SR_CC1OF', 'TIM_SR_CC2OF',
    'TIM_SR_CC3OF', 'TIM_SR_CC4OF', 'TIM_EGR_UG', 'TIM_EGR_CC1G', 'TIM_EGR_CC2G',
    'TIM_EGR_CC3G', 'TIM_EGR_CC4G', 'TIM_EGR_TG', 'TIM_CCMR1_CC1S', 'TIM_CCMR1_CC1S_0',
    'TIM_CCMR1_CC1S_1', 'TIM_CCMR1_OC1FE', 'TIM_CCMR1_OC1PE', 'TIM_CCMR1_OC1M',
    'TIM_CCMR1_OC1M_0', 'TIM_CCMR1_OC1M_1', 'TIM_CCMR1_OC1M_2', 'TIM_CCMR1_OC1CE',
    'TIM_CCMR1_CC2S', 'TIM_CCMR1_CC2S_0', 'TIM_CCMR1_CC2S_1', 'TIM_CCMR1_OC2FE',
    'TIM_CCMR1_OC2PE', 'TIM_CCMR1_OC2M', 'TIM_CCMR1_OC2M_0', 'TIM_CCMR1_OC2M_1',
    'TIM_CCMR1_OC2M_2', 'TIM_CCMR1_OC2CE', 'TIM_CCMR1_IC1PSC', 'TIM_CCMR1_IC1PSC_0',
    'TIM_CCMR1_IC1PSC_1', 'TIM_CCMR1_IC1F', 'TIM_CCMR1_IC1F_0', 'TIM_CCMR1_IC1F_1',
    'TIM_CCMR1_IC1F_2', 'TIM_CCMR1_IC1F_3', 'TIM_CCMR1_IC2PSC', 'TIM_CCMR1_IC2PSC_0',
    'TIM_CCMR1_IC2PSC_1', 'TIM_CCMR1_IC2F', 'TIM_CCMR1_IC2F_0', 'TIM_CCMR1_IC2F_1',
    'TIM_CCMR1_IC2F_2', 'TIM_CCMR1_IC2F_3', 'TIM_CCMR2_CC3S', 'TIM_CCMR2_CC3S_0',
    'TIM_CCMR2_CC3S_1', 'TIM_CCMR2_OC3FE', 'TIM_CCMR2_OC3PE', 'TIM_CCMR2_OC3M',
    'TIM_CCMR2_OC3M_0', 'TIM_CCMR2_OC3M_1', 'TIM_CCMR2_OC3M_2', 'TIM_CCMR2_OC3CE',
    'TIM_CCMR2_CC4S', 'TIM_CCMR2_CC4S_0', 'TIM_CCMR2_CC4S_1', 'TIM_CCMR2_OC4FE',
    'TIM_CCMR2_OC4PE', 'TIM_CCMR2_OC4M', 'TIM_CCMR2_OC4M_0', 'TIM_CCMR2_OC4M_1',
    'TIM_CCMR2_OC4M_2', 'TIM_CCMR2_OC4CE', 'TIM_CCMR2_IC3PSC', 'TIM_CCMR2_IC3PSC_0',
    'TIM_CCMR2_IC3PSC_1', 'TIM_CCMR2_IC3F', 'TIM_CCMR2_IC3F_0', 'TIM_CCMR2_IC3F_1',
    'TIM_CCMR2_IC3F_2', 'TIM_CCMR2_IC3F_3', 'TIM_CCMR2_IC4PSC', 'TIM_CCMR2_IC4PSC_0',
    'TIM_CCMR2_IC4PSC_1', 'TIM_CCMR2_IC4F', 'TIM_CCMR2_IC4F_0', 'TIM_CCMR2_IC4F_1',
    'TIM_CCMR2_IC4F_2', 'TIM_CCMR2_IC4F_3', 'TIM_CCER_CC1E', 'TIM_CCER_CC1P',
    'TIM_CCER_CC1NP', 'TIM_CCER_CC2E', 'TIM_CCER_CC2P', 'TIM_CCER_CC2NP',
    'TIM_CCER_CC3E', 'TIM_CCER_CC3P', 'TIM_CCER_CC3NP', 'TIM_CCER_CC4E',
    'TIM_CCER_CC4P', 'TIM_CCER_CC4NP', 'TIM_CNT_CNT', 'TIM_PSC_PSC', 'TIM_ARR_ARR',
    'TIM_CCR1_CCR1', 'TIM_CCR2_CCR2', 'TIM_CCR3_CCR3', 'TIM_CCR4_CCR4', 'TIM_DCR_DBA',
    'TIM_DCR_DBA_0', 'TIM_DCR_DBA_1', 'TIM_DCR_DBA_2', 'TIM_DCR_DBA_3', 'TIM_DCR_DBA_4',
    'TIM_DCR_DBL', 'TIM_DCR_DBL_0', 'TIM_DCR_DBL_1', 'TIM_DCR_DBL_2', 'TIM_DCR_DBL_3',
    'TIM_DCR_DBL_4', 'TIM_DMAR_DMAB', 'TIM_OR_TI1RMP', 'TIM_OR_TI1RMP_0',
    'TIM_OR_TI1RMP_1', 'USART_SR_PE', 'USART_SR_FE', 'USART_SR_NE', 'USART_SR_ORE',
    'USART_SR_IDLE', 'USART_SR_RXNE', 'USART_SR_TC', 'USART_SR_TXE', 'USART_SR_LBD',
    'USART_SR_CTS', 'USART_DR_DR', 'USART_BRR_DIV_FRACTION', 'USART_BRR_DIV_MANTISSA',
    'USART_CR1_SBK', 'USART_CR1_RWU', 'USART_CR1_RE', 'USART_CR1_TE',
    'USART_CR1_IDLEIE', 'USART_CR1_RXNEIE', 'USART_CR1_TCIE', 'USART_CR1_TXEIE',
    'USART_CR1_PEIE', 'USART_CR1_PS', 'USART_CR1_PCE', 'USART_CR1_WAKE', 'USART_CR1_M',
    'USART_CR1_UE', 'USART_CR1_OVER8', 'USART_CR2_ADD', 'USART_CR2_LBDL',
    'USART_CR2_LBDIE', 'USART_CR2_LBCL', 'USART_CR2_CPHA', 'USART_CR2_CPOL',
    'USART_CR2_CLKEN', 'USART_CR2_STOP', 'USART_CR2_STOP_0', 'USART_CR2_STOP_1',
    'USART_CR2_LINEN', 'USART_CR3_EIE', 'USART_CR3_IREN', 'USART_CR3_IRLP',
    'USART_CR3_HDSEL', 'USART_CR3_NACK', 'USART_CR3_SCEN', 'USART_CR3_DMAR',
    'USART_CR3_DMAT', 'USART_CR3_RTSE', 'USART_CR3_CTSE', 'USART_CR3_CTSIE',
    'USART_CR3_ONEBIT', 'USART_GTPR_PSC', 'USART_GTPR_PSC_0', 'USART_GTPR_PSC_1',
    'USART_GTPR_PSC_2', 'USART_GTPR_PSC_3', 'USART_GTPR_PSC_4', 'USART_GTPR_PSC_5',
    'USART_GTPR_PSC_6', 'USART_GTPR_PSC_7', 'USART_GTPR_GT', 'USB_EP0R_EA',
    'USB_EP0R_STAT_TX', 'USB_EP0R_STAT_TX_0', 'USB_EP0R_STAT_TX_1', 'USB_EP0R_DTOG_TX',
    'USB_EP0R_CTR_TX', 'USB_EP0R_EP_KIND', 'USB_EP0R_EP_TYPE', 'USB_EP0R_EP_TYPE_0',
    'USB_EP0R_EP_TYPE_1', 'USB_EP0R_SETUP', 'USB_EP0R_STAT_RX', 'USB_EP0R_STAT_RX_0',
    'USB_EP0R_STAT_RX_1', 'USB_EP0R_DTOG_RX', 'USB_EP0R_CTR_RX', 'USB_EP1R_EA',
    'USB_EP1R_STAT_TX', 'USB_EP1R_STAT_TX_0', 'USB_EP1R_STAT_TX_1', 'USB_EP1R_DTOG_TX',
    'USB_EP1R_CTR_TX', 'USB_EP1R_EP_KIND', 'USB_EP1R_EP_TYPE', 'USB_EP1R_EP_TYPE_0',
    'USB_EP1R_EP_TYPE_1', 'USB_EP1R_SETUP', 'USB_EP1R_STAT_RX', 'USB_EP1R_STAT_RX_0',
    'USB_EP1R_STAT_RX_1', 'USB_EP1R_DTOG_RX', 'USB_EP1R_CTR_RX', 'USB_EP2R_EA',
    'USB_EP2R_STAT_TX', 'USB_EP2R_STAT_TX_0', 'USB_EP2R_STAT_TX_1', 'USB_EP2R_DTOG_TX',
    'USB_EP2R_CTR_TX', 'USB_EP2R_EP_KIND', 'USB_EP2R_EP_TYPE', 'USB_EP2R_EP_TYPE_0',
    'USB_EP2R_EP_TYPE_1', 'USB_EP2R_SETUP', 'USB_EP2R_STAT_RX', 'USB_EP2R_STAT_RX_0',
    'USB_EP2R_STAT_RX_1', 'USB_EP2R_DTOG_RX', 'USB_EP2R_CTR_RX', 'USB_EP3R_EA',
    'USB_EP3R_STAT_TX', 'USB_EP3R_STAT_TX_0', 'USB_EP3R_STAT_TX_1', 'USB_EP3R_DTOG_TX',
    'USB_EP3R_CTR_TX', 'USB_EP3R_EP_KIND', 'USB_EP3R_EP_TYPE', 'USB_EP3R_EP_TYPE_0',
    'USB_EP3R_EP_TYPE_1', 'USB_EP3R_SETUP', 'USB_EP3R_STAT_RX', 'USB_EP3R_STAT_RX_0',
    'USB_EP3R_STAT_RX_1', 'USB_EP3R_DTOG_RX', 'USB_EP3R_CTR_RX', 'USB_EP4R_EA',
    'USB_EP4R_STAT_TX', 'USB_EP4R_STAT_TX_0', 'USB_EP4R_STAT_TX_1', 'USB_EP4R_DTOG_TX',
    'USB_EP4R_CTR_TX', 'USB_EP4R_EP_KIND', 'USB_EP4R_EP_TYPE', 'USB_EP4R_EP_TYPE_0',
    'USB_EP4R_EP_TYPE_1', 'USB_EP4R_SETUP', 'USB_EP4R_STAT_RX', 'USB_EP4R_STAT_RX_0',
    'USB_EP4R_STAT_RX_1', 'USB_EP4R_DTOG_RX', 'USB_EP4R_CTR_RX', 'USB_EP5R_EA',
    'USB_EP5R_STAT_TX', 'USB_EP5R_STAT_TX_0', 'USB_EP5R_STAT_TX_1', 'USB_EP5R_DTOG_TX',
    'USB_EP5R_CTR_TX', 'USB_EP5R_EP_KIND', 'USB_EP5R_EP_TYPE', 'USB_EP5R_EP_TYPE_0',
    'USB_EP5R_EP_TYPE_1', 'USB_EP5R_SETUP', 'USB_EP5R_STAT_RX', 'USB_EP5R_STAT_RX_0',
    'USB_EP5R_STAT_RX_1', 'USB_EP5R_DTOG_RX', 'USB_EP5R_CTR_RX', 'USB_EP6R_EA',
    'USB_EP6R_STAT_TX', 'USB_EP6R_STAT_TX_0', 'USB_EP6R_STAT_TX_1', 'USB_EP6R_DTOG_TX',
    'USB_EP6R_CTR_TX', 'USB_EP6R_EP_KIND', 'USB_EP6R_EP_TYPE', 'USB_EP6R_EP_TYPE_0',
    'USB_EP6R_EP_TYPE_1', 'USB_EP6R_SETUP', 'USB_EP6R_STAT_RX', 'USB_EP6R_STAT_RX_0',
    'USB_EP6R_STAT_RX_1', 'USB_EP6R_DTOG_RX', 'USB_EP6R_CTR_RX', 'USB_EP7R_EA',
    'USB_EP7R_STAT_TX', 'USB_EP7R_STAT_TX_0', 'USB_EP7R_STAT_TX_1', 'USB_EP7R_DTOG_TX',
    'USB_EP7R_CTR_TX', 'USB_EP7R_EP_KIND', 'USB_EP7R_EP_TYPE', 'USB_EP7R_EP_TYPE_0',
    'USB_EP7R_EP_TYPE_1', 'USB_EP7R_SETUP', 'USB_EP7R_STAT_RX', 'USB_EP7R_STAT_RX_0',
    'USB_EP7R_STAT_RX_1', 'USB_EP7R_DTOG_RX', 'USB_EP7R_CTR_RX', 'USB_CNTR_FRES',
    'USB_CNTR_PDWN', 'USB_CNTR_LP_MODE', 'USB_CNTR_FSUSP', 'USB_CNTR_RESUME',
    'USB_CNTR_ESOFM', 'USB_CNTR_SOFM', 'USB_CNTR_RESETM', 'USB_CNTR_SUSPM',
    'USB_CNTR_WKUPM', 'USB_CNTR_ERRM', 'USB_CNTR_PMAOVRM', 'USB_CNTR_CTRM',
    'USB_ISTR_EP_ID', 'USB_ISTR_DIR', 'USB_ISTR_ESOF', 'USB_ISTR_SOF', 'USB_ISTR_RESET',
    'USB_ISTR_SUSP', 'USB_ISTR_WKUP', 'USB_ISTR_ERR', 'USB_ISTR_PMAOVR', 'USB_ISTR_CTR',
    'USB_FNR_FN', 'USB_FNR_LSOF', 'USB_FNR_LCK', 'USB_FNR_RXDM', 'USB_FNR_RXDP',
    'USB_DADDR_ADD', 'USB_DADDR_ADD0', 'USB_DADDR_ADD1', 'USB_DADDR_ADD2',
    'USB_DADDR_ADD3', 'USB_DADDR_ADD4', 'USB_DADDR_ADD5', 'USB_DADDR_ADD6',
    'USB_DADDR_EF', 'USB_BTABLE_BTABLE', 'USB_ADDR0_TX_ADDR0_TX',
    'USB_ADDR1_TX_ADDR1_TX', 'USB_ADDR2_TX_ADDR2_TX', 'USB_ADDR3_TX_ADDR3_TX',
    'USB_ADDR4_TX_ADDR4_TX', 'USB_ADDR5_TX_ADDR5_TX', 'USB_ADDR6_TX_ADDR6_TX',
    'USB_ADDR7_TX_ADDR7_TX', 'USB_COUNT0_TX_COUNT0_TX', 'USB_COUNT1_TX_COUNT1_TX',
    'USB_COUNT2_TX_COUNT2_TX', 'USB_COUNT3_TX_COUNT3_TX', 'USB_COUNT4_TX_COUNT4_TX',
    'USB_COUNT5_TX_COUNT5_TX', 'USB_COUNT6_TX_COUNT6_TX', 'USB_COUNT7_TX_COUNT7_TX',
    'USB_COUNT0_TX_0_COUNT0_TX_0', 'USB_COUNT0_TX_1_COUNT0_TX_1',
    'USB_COUNT1_TX_0_COUNT1_TX_0', 'USB_COUNT1_TX_1_COUNT1_TX_1',
    'USB_COUNT2_TX_0_COUNT2_TX_0', 'USB_COUNT2_TX_1_COUNT2_TX_1',
    'USB_COUNT3_TX_0_COUNT3_TX_0', 'USB_COUNT3_TX_1_COUNT3_TX_1',
    'USB_COUNT4_TX_0_COUNT4_TX_0', 'USB_COUNT4_TX_1_COUNT4_TX_1',
    'USB_COUNT5_TX_0_COUNT5_TX_0', 'USB_COUNT5_TX_1_COUNT5_TX_1',
    'USB_COUNT6_TX_0_COUNT6_TX_0', 'USB_COUNT6_TX_1_COUNT6_TX_1',
    'USB_COUNT7_TX_0_COUNT7_TX_0', 'USB_COUNT7_TX_1_COUNT7_TX_1',
    'USB_ADDR0_RX_ADDR0_RX', 'USB_ADDR1_RX_ADDR1_RX', 'USB_ADDR2_RX_ADDR2_RX',
    'USB_ADDR3_RX_ADDR3_RX', 'USB_ADDR4_RX_ADDR4_RX', 'USB_ADDR5_RX_ADDR5_RX',
    'USB_ADDR6_RX_ADDR6_RX', 'USB_ADDR7_RX_ADDR7_RX', 'USB_COUNT0_RX_COUNT0_RX',
    'USB_COUNT0_RX_NUM_BLOCK', 'USB_COUNT0_RX_NUM_BLOCK_0', 'USB_COUNT0_RX_NUM_BLOCK_1',
    'USB_COUNT0_RX_NUM_BLOCK_2', 'USB_COUNT0_RX_NUM_BLOCK_3',
    'USB_COUNT0_RX_NUM_BLOCK_4', 'USB_COUNT0_RX_BLSIZE', 'USB_COUNT1_RX_COUNT1_RX',
    'USB_COUNT1_RX_NUM_BLOCK', 'USB_COUNT1_RX_NUM_BLOCK_0', 'USB_COUNT1_RX_NUM_BLOCK_1',
    'USB_COUNT1_RX_NUM_BLOCK_2', 'USB_COUNT1_RX_NUM_BLOCK_3',
    'USB_COUNT1_RX_NUM_BLOCK_4', 'USB_COUNT1_RX_BLSIZE', 'USB_COUNT2_RX_COUNT2_RX',
    'USB_COUNT2_RX_NUM_BLOCK', 'USB_COUNT2_RX_NUM_BLOCK_0', 'USB_COUNT2_RX_NUM_BLOCK_1',
    'USB_COUNT2_RX_NUM_BLOCK_2', 'USB_COUNT2_RX_NUM_BLOCK_3',
    'USB_COUNT2_RX_NUM_BLOCK_4', 'USB_COUNT2_RX_BLSIZE', 'USB_COUNT3_RX_COUNT3_RX',
    'USB_COUNT3_RX_NUM_BLOCK', 'USB_COUNT3_RX_NUM_BLOCK_0', 'USB_COUNT3_RX_NUM_BLOCK_1',
    'USB_COUNT3_RX_NUM_BLOCK_2', 'USB_COUNT3_RX_NUM_BLOCK_3',
    'USB_COUNT3_RX_NUM_BLOCK_4', 'USB_COUNT3_RX_BLSIZE', 'USB_COUNT4_RX_COUNT4_RX',
    'USB_COUNT4_RX_NUM_BLOCK', 'USB_COUNT4_RX_NUM_BLOCK_0', 'USB_COUNT4_RX_NUM_BLOCK_1',
    'USB_COUNT4_RX_NUM_BLOCK_2', 'USB_COUNT4_RX_NUM_BLOCK_3',
    'USB_COUNT4_RX_NUM_BLOCK_4', 'USB_COUNT4_RX_BLSIZE', 'USB_COUNT5_RX_COUNT5_RX',
    'USB_COUNT5_RX_NUM_BLOCK', 'USB_COUNT5_RX_NUM_BLOCK_0', 'USB_COUNT5_RX_NUM_BLOCK_1',
    'USB_COUNT5_RX_NUM_BLOCK_2', 'USB_COUNT5_RX_NUM_BLOCK_3',
    'USB_COUNT5_RX_NUM_BLOCK_4', 'USB_COUNT5_RX_BLSIZE', 'USB_COUNT6_RX_COUNT6_RX',
    'USB_COUNT6_RX_NUM_BLOCK', 'USB_COUNT6_RX_NUM_BLOCK_0', 'USB_COUNT6_RX_NUM_BLOCK_1',
    'USB_COUNT6_RX_NUM_BLOCK_2', 'USB_COUNT6_RX_NUM_BLOCK_3',
    'USB_COUNT6_RX_NUM_BLOCK_4', 'USB_COUNT6_RX_BLSIZE', 'USB_COUNT7_RX_COUNT7_RX',
    'USB_COUNT7_RX_NUM_BLOCK', 'USB_COUNT7_RX_NUM_BLOCK_0', 'USB_COUNT7_RX_NUM_BLOCK_1',
    'USB_COUNT7_RX_NUM_BLOCK_2', 'USB_COUNT7_RX_NUM_BLOCK_3',
    'USB_COUNT7_RX_NUM_BLOCK_4', 'USB_COUNT7_RX_BLSIZE', 'USB_COUNT0_RX_0_COUNT0_RX_0',
    'USB_COUNT0_RX_0_NUM_BLOCK_0', 'USB_COUNT0_RX_0_NUM_BLOCK_0_0',
    'USB_COUNT0_RX_0_NUM_BLOCK_0_1', 'USB_COUNT0_RX_0_NUM_BLOCK_0_2',
    'USB_COUNT0_RX_0_NUM_BLOCK_0_3', 'USB_COUNT0_RX_0_NUM_BLOCK_0_4',
    'USB_COUNT0_RX_0_BLSIZE_0', 'USB_COUNT0_RX_1_COUNT0_RX_1',
    'USB_COUNT0_RX_1_NUM_BLOCK_1', 'USB_COUNT0_RX_1_NUM_BLOCK_1_0',
    'USB_COUNT0_RX_1_NUM_BLOCK_1_1', 'USB_COUNT0_RX_1_NUM_BLOCK_1_2',
    'USB_COUNT0_RX_1_NUM_BLOCK_1_3', 'USB_COUNT0_RX_1_NUM_BLOCK_1_4',
    'USB_COUNT0_RX_1_BLSIZE_1', 'USB_COUNT1_RX_0_COUNT1_RX_0',
    'USB_COUNT1_RX_0_NUM_BLOCK_0', 'USB_COUNT1_RX_0_NUM_BLOCK_0_0',
    'USB_COUNT1_RX_0_NUM_BLOCK_0_1', 'USB_COUNT1_RX_0_NUM_BLOCK_0_2',
    'USB_COUNT1_RX_0_NUM_BLOCK_0_3', 'USB_COUNT1_RX_0_NUM_BLOCK_0_4',
    'USB_COUNT1_RX_0_BLSIZE_0', 'USB_COUNT1_RX_1_COUNT1_RX_1',
    'USB_COUNT1_RX_1_NUM_BLOCK_1', 'USB_COUNT1_RX_1_NUM_BLOCK_1_0',
    'USB_COUNT1_RX_1_NUM_BLOCK_1_1', 'USB_COUNT1_RX_1_NUM_BLOCK_1_2',
    'USB_COUNT1_RX_1_NUM_BLOCK_1_3', 'USB_COUNT1_RX_1_NUM_BLOCK_1_4',
    'USB_COUNT1_RX_1_BLSIZE_1', 'USB_COUNT2_RX_0_COUNT2_RX_0',
    'USB_COUNT2_RX_0_NUM_BLOCK_0', 'USB_COUNT2_RX_0_NUM_BLOCK_0_0',
    'USB_COUNT2_RX_0_NUM_BLOCK_0_1', 'USB_COUNT2_RX_0_NUM_BLOCK_0_2',
    'USB_COUNT2_RX_0_NUM_BLOCK_0_3', 'USB_COUNT2_RX_0_NUM_BLOCK_0_4',
    'USB_COUNT2_RX_0_BLSIZE_0', 'USB_COUNT2_RX_1_COUNT2_RX_1',
    'USB_COUNT2_RX_1_NUM_BLOCK_1', 'USB_COUNT2_RX_1_NUM_BLOCK_1_0',
    'USB_COUNT2_RX_1_NUM_BLOCK_1_1', 'USB_COUNT2_RX_1_NUM_BLOCK_1_2',
    'USB_COUNT2_RX_1_NUM_BLOCK_1_3', 'USB_COUNT2_RX_1_NUM_BLOCK_1_4',
    'USB_COUNT2_RX_1_BLSIZE_1', 'USB_COUNT3_RX_0_COUNT3_RX_0',
    'USB_COUNT3_RX_0_NUM_BLOCK_0', 'USB_COUNT3_RX_0_NUM_BLOCK_0_0',
    'USB_COUNT3_RX_0_NUM_BLOCK_0_1', 'USB_COUNT3_RX_0_NUM_BLOCK_0_2',
    'USB_COUNT3_RX_0_NUM_BLOCK_0_3', 'USB_COUNT3_RX_0_NUM_BLOCK_0_4',
    'USB_COUNT3_RX_0_BLSIZE_0', 'USB_COUNT3_RX_1_COUNT3_RX_1',
    'USB_COUNT3_RX_1_NUM_BLOCK_1', 'USB_COUNT3_RX_1_NUM_BLOCK_1_0',
    'USB_COUNT3_RX_1_NUM_BLOCK_1_1', 'USB_COUNT3_RX_1_NUM_BLOCK_1_2',
    'USB_COUNT3_RX_1_NUM_BLOCK_1_3', 'USB_COUNT3_RX_1_NUM_BLOCK_1_4',
    'USB_COUNT3_RX_1_BLSIZE_1', 'USB_COUNT4_RX_0_COUNT4_RX_0',
    'USB_COUNT4_RX_0_NUM_BLOCK_0', 'USB_COUNT4_RX_0_NUM_BLOCK_0_0',
    'USB_COUNT4_RX_0_NUM_BLOCK_0_1', 'USB_COUNT4_RX_0_NUM_BLOCK_0_2',
    'USB_COUNT4_RX_0_NUM_BLOCK_0_3', 'USB_COUNT4_RX_0_NUM_BLOCK_0_4',
    'USB_COUNT4_RX_0_BLSIZE_0', 'USB_COUNT4_RX_1_COUNT4_RX_1',
    'USB_COUNT4_RX_1_NUM_BLOCK_1', 'USB_COUNT4_RX_1_NUM_BLOCK_1_0',
    'USB_COUNT4_RX_1_NUM_BLOCK_1_1', 'USB_COUNT4_RX_1_NUM_BLOCK_1_2',
    'USB_COUNT4_RX_1_NUM_BLOCK_1_3', 'USB_COUNT4_RX_1_NUM_BLOCK_1_4',
    'USB_COUNT4_RX_1_BLSIZE_1', 'USB_COUNT5_RX_0_COUNT5_RX_0',
    'USB_COUNT5_RX_0_NUM_BLOCK_0', 'USB_COUNT5_RX_0_NUM_BLOCK_0_0',
    'USB_COUNT5_RX_0_NUM_BLOCK_0_1', 'USB_COUNT5_RX_0_NUM_BLOCK_0_2',
    'USB_COUNT5_RX_0_NUM_BLOCK_0_3', 'USB_COUNT5_RX_0_NUM_BLOCK_0_4',
    'USB_COUNT5_RX_0_BLSIZE_0', 'USB_COUNT5_RX_1_COUNT5_RX_1',
    'USB_COUNT5_RX_1_NUM_BLOCK_1', 'USB_COUNT5_RX_1_NUM_BLOCK_1_0',
    'USB_COUNT5_RX_1_NUM_BLOCK_1_1', 'USB_COUNT5_RX_1_NUM_BLOCK_1_2',
    'USB_COUNT5_RX_1_NUM_BLOCK_1_3', 'USB_COUNT5_RX_1_NUM_BLOCK_1_4',
    'USB_COUNT5_RX_1_BLSIZE_1', 'USB_COUNT6_RX_0_COUNT6_RX_0',
    'USB_COUNT6_RX_0_NUM_BLOCK_0', 'USB_COUNT6_RX_0_NUM_BLOCK_0_0',
    'USB_COUNT6_RX_0_NUM_BLOCK_0_1', 'USB_COUNT6_RX_0_NUM_BLOCK_0_2',
    'USB_COUNT6_RX_0_NUM_BLOCK_0_3', 'USB_COUNT6_RX_0_NUM_BLOCK_0_4',
    'USB_COUNT6_RX_0_BLSIZE_0', 'USB_COUNT6_RX_1_COUNT6_RX_1',
    'USB_COUNT6_RX_1_NUM_BLOCK_1', 'USB_COUNT6_RX_1_NUM_BLOCK_1_0',
    'USB_COUNT6_RX_1_NUM_BLOCK_1_1', 'USB_COUNT6_RX_1_NUM_BLOCK_1_2',
    'USB_COUNT6_RX_1_NUM_BLOCK_1_3', 'USB_COUNT6_RX_1_NUM_BLOCK_1_4',
    'USB_COUNT6_RX_1_BLSIZE_1', 'USB_COUNT7_RX_0_COUNT7_RX_0',
    'USB_COUNT7_RX_0_NUM_BLOCK_0', 'USB_COUNT7_RX_0_NUM_BLOCK_0_0',
    'USB_COUNT7_RX_0_NUM_BLOCK_0_1', 'USB_COUNT7_RX_0_NUM_BLOCK_0_2',
    'USB_COUNT7_RX_0_NUM_BLOCK_0_3', 'USB_COUNT7_RX_0_NUM_BLOCK_0_4',
    'USB_COUNT7_RX_0_BLSIZE_0', 'USB_COUNT7_RX_1_COUNT7_RX_1',
    'USB_COUNT7_RX_1_NUM_BLOCK_1', 'USB_COUNT7_RX_1_NUM_BLOCK_1_0',
    'USB_COUNT7_RX_1_NUM_BLOCK_1_1', 'USB_COUNT7_RX_1_NUM_BLOCK_1_2',
    'USB_COUNT7_RX_1_NUM_BLOCK_1_3', 'USB_COUNT7_RX_1_NUM_BLOCK_1_4',
    'USB_COUNT7_RX_1_BLSIZE_1', 'WWDG_CR_T', 'WWDG_CR_T0', 'WWDG_CR_T1', 'WWDG_CR_T2',
    'WWDG_CR_T3', 'WWDG_CR_T4', 'WWDG_CR_T5', 'WWDG_CR_T6', 'WWDG_CR_WDGA',
    'WWDG_CFR_W', 'WWDG_CFR_W0', 'WWDG_CFR_W1', 'WWDG_CFR_W2', 'WWDG_CFR_W3',
    'WWDG_CFR_W4', 'WWDG_CFR_W5', 'WWDG_CFR_W6', 'WWDG_CFR_WDGTB', 'WWDG_CFR_WDGTB0',
    'WWDG_CFR_WDGTB1', 'WWDG_CFR_EWI', 'WWDG_SR_EWIF', 'SysTick_CTRL_ENABLE',
    'SysTick_CTRL_TICKINT', 'SysTick_CTRL_CLKSOURCE', 'SysTick_CTRL_COUNTFLAG',
    'SysTick_LOAD_RELOAD', 'SysTick_VAL_CURRENT', 'SysTick_CALIB_TENMS',
    'SysTick_CALIB_SKEW', 'SysTick_CALIB_NOREF', 'NVIC_ISER_SETENA',
    'NVIC_ISER_SETENA_0', 'NVIC_ISER_SETENA_1', 'NVIC_ISER_SETENA_2',
    'NVIC_ISER_SETENA_3', 'NVIC_ISER_SETENA_4', 'NVIC_ISER_SETENA_5',
    'NVIC_ISER_SETENA_6', 'NVIC_ISER_SETENA_7', 'NVIC_ISER_SETENA_8',
    'NVIC_ISER_SETENA_9', 'NVIC_ISER_SETENA_10', 'NVIC_ISER_SETENA_11',
    'NVIC_ISER_SETENA_12', 'NVIC_ISER_SETENA_13', 'NVIC_ISER_SETENA_14',
    'NVIC_ISER_SETENA_15', 'NVIC_ISER_SETENA_16', 'NVIC_ISER_SETENA_17',
    'NVIC_ISER_SETENA_18', 'NVIC_ISER_SETENA_19', 'NVIC_ISER_SETENA_20',
    'NVIC_ISER_SETENA_21', 'NVIC_ISER_SETENA_22', 'NVIC_ISER_SETENA_23',
    'NVIC_ISER_SETENA_24', 'NVIC_ISER_SETENA_25', 'NVIC_ISER_SETENA_26',
    'NVIC_ISER_SETENA_27', 'NVIC_ISER_SETENA_28', 'NVIC_ISER_SETENA_29',
    'NVIC_ISER_SETENA_30', 'NVIC_ISER_SETENA_31', 'NVIC_ICER_CLRENA',
    'NVIC_ICER_CLRENA_0', 'NVIC_ICER_CLRENA_1', 'NVIC_ICER_CLRENA_2',
    'NVIC_ICER_CLRENA_3', 'NVIC_ICER_CLRENA_4', 'NVIC_ICER_CLRENA_5',
    'NVIC_ICER_CLRENA_6', 'NVIC_ICER_CLRENA_7', 'NVIC_ICER_CLRENA_8',
    'NVIC_ICER_CLRENA_9', 'NVIC_ICER_CLRENA_10', 'NVIC_ICER_CLRENA_11',
    'NVIC_ICER_CLRENA_12', 'NVIC_ICER_CLRENA_13', 'NVIC_ICER_CLRENA_14',
    'NVIC_ICER_CLRENA_15', 'NVIC_ICER_CLRENA_16', 'NVIC_ICER_CLRENA_17',
    'NVIC_ICER_CLRENA_18', 'NVIC_ICER_CLRENA_19', 'NVIC_ICER_CLRENA_20',
    'NVIC_ICER_CLRENA_21', 'NVIC_ICER_CLRENA_22', 'NVIC_ICER_CLRENA_23',
    'NVIC_ICER_CLRENA_24', 'NVIC_ICER_CLRENA_25', 'NVIC_ICER_CLRENA_26',
    'NVIC_ICER_CLRENA_27', 'NVIC_ICER_CLRENA_28', 'NVIC_ICER_CLRENA_29',
    'NVIC_ICER_CLRENA_30', 'NVIC_ICER_CLRENA_31', 'NVIC_ISPR_SETPEND',
    'NVIC_ISPR_SETPEND_0', 'NVIC_ISPR_SETPEND_1', 'NVIC_ISPR_SETPEND_2',
    'NVIC_ISPR_SETPEND_3', 'NVIC_ISPR_SETPEND_4', 'NVIC_ISPR_SETPEND_5',
    'NVIC_ISPR_SETPEND_6', 'NVIC_ISPR_SETPEND_7', 'NVIC_ISPR_SETPEND_8',
    'NVIC_ISPR_SETPEND_9', 'NVIC_ISPR_SETPEND_10', 'NVIC_ISPR_SETPEND_11',
    'NVIC_ISPR_SETPEND_12', 'NVIC_ISPR_SETPEND_13', 'NVIC_ISPR_SETPEND_14',
    'NVIC_ISPR_SETPEND_15', 'NVIC_ISPR_SETPEND_16', 'NVIC_ISPR_SETPEND_17',
    'NVIC_ISPR_SETPEND_18', 'NVIC_ISPR_SETPEND_19', 'NVIC_ISPR_SETPEND_20',
    'NVIC_ISPR_SETPEND_21', 'NVIC_ISPR_SETPEND_22', 'NVIC_ISPR_SETPEND_23',
    'NVIC_ISPR_SETPEND_24', 'NVIC_ISPR_SETPEND_25', 'NVIC_ISPR_SETPEND_26',
    'NVIC_ISPR_SETPEND_27', 'NVIC_ISPR_SETPEND_28', 'NVIC_ISPR_SETPEND_29',
    'NVIC_ISPR_SETPEND_30', 'NVIC_ISPR_SETPEND_31', 'NVIC_ICPR_CLRPEND',
    'NVIC_ICPR_CLRPEND_0', 'NVIC_ICPR_CLRPEND_1', 'NVIC_ICPR_CLRPEND_2',
    'NVIC_ICPR_CLRPEND_3', 'NVIC_ICPR_CLRPEND_4', 'NVIC_ICPR_CLRPEND_5',
    'NVIC_ICPR_CLRPEND_6', 'NVIC_ICPR_CLRPEND_7', 'NVIC_ICPR_CLRPEND_8',
    'NVIC_ICPR_CLRPEND_9', 'NVIC_ICPR_CLRPEND_10', 'NVIC_ICPR_CLRPEND_11',
    'NVIC_ICPR_CLRPEND_12', 'NVIC_ICPR_CLRPEND_13', 'NVIC_ICPR_CLRPEND_14',
    'NVIC_ICPR_CLRPEND_15', 'NVIC_ICPR_CLRPEND_16', 'NVIC_ICPR_CLRPEND_17',
    'NVIC_ICPR_CLRPEND_18', 'NVIC_ICPR_CLRPEND_19', 'NVIC_ICPR_CLRPEND_20',
    'NVIC_ICPR_CLRPEND_21', 'NVIC_ICPR_CLRPEND_22', 'NVIC_ICPR_CLRPEND_23',
    'NVIC_ICPR_CLRPEND_24', 'NVIC_ICPR_CLRPEND_25', 'NVIC_ICPR_CLRPEND_26',
    'NVIC_ICPR_CLRPEND_27', 'NVIC_ICPR_CLRPEND_28', 'NVIC_ICPR_CLRPEND_29',
    'NVIC_ICPR_CLRPEND_30', 'NVIC_ICPR_CLRPEND_31', 'NVIC_IABR_ACTIVE',
    'NVIC_IABR_ACTIVE_0', 'NVIC_IABR_ACTIVE_1', 'NVIC_IABR_ACTIVE_2',
    'NVIC_IABR_ACTIVE_3', 'NVIC_IABR_ACTIVE_4', 'NVIC_IABR_ACTIVE_5',
    'NVIC_IABR_ACTIVE_6', 'NVIC_IABR_ACTIVE_7', 'NVIC_IABR_ACTIVE_8',
    'NVIC_IABR_ACTIVE_9', 'NVIC_IABR_ACTIVE_10', 'NVIC_IABR_ACTIVE_11',
    'NVIC_IABR_ACTIVE_12', 'NVIC_IABR_ACTIVE_13', 'NVIC_IABR_ACTIVE_14',
    'NVIC_IABR_ACTIVE_15', 'NVIC_IABR_ACTIVE_16', 'NVIC_IABR_ACTIVE_17',
    'NVIC_IABR_ACTIVE_18', 'NVIC_IABR_ACTIVE_19', 'NVIC_IABR_ACTIVE_20',
    'NVIC_IABR_ACTIVE_21', 'NVIC_IABR_ACTIVE_22', 'NVIC_IABR_ACTIVE_23',
    'NVIC_IABR_ACTIVE_24', 'NVIC_IABR_ACTIVE_25', 'NVIC_IABR_ACTIVE_26',
    'NVIC_IABR_ACTIVE_27', 'NVIC_IABR_ACTIVE_28', 'NVIC_IABR_ACTIVE_29',
    'NVIC_IABR_ACTIVE_30', 'NVIC_IABR_ACTIVE_31', 'NVIC_IPR0_PRI_0', 'NVIC_IPR0_PRI_1',
    'NVIC_IPR0_PRI_2', 'NVIC_IPR0_PRI_3', 'NVIC_IPR1_PRI_4', 'NVIC_IPR1_PRI_5',
    'NVIC_IPR1_PRI_6', 'NVIC_IPR1_PRI_7', 'NVIC_IPR2_PRI_8', 'NVIC_IPR2_PRI_9',
    'NVIC_IPR2_PRI_10', 'NVIC_IPR2_PRI_11', 'NVIC_IPR3_PRI_12', 'NVIC_IPR3_PRI_13',
    'NVIC_IPR3_PRI_14', 'NVIC_IPR3_PRI_15', 'NVIC_IPR4_PRI_16', 'NVIC_IPR4_PRI_17',
    'NVIC_IPR4_PRI_18', 'NVIC_IPR4_PRI_19', 'NVIC_IPR5_PRI_20', 'NVIC_IPR5_PRI_21',
    'NVIC_IPR5_PRI_22', 'NVIC_IPR5_PRI_23', 'NVIC_IPR6_PRI_24', 'NVIC_IPR6_PRI_25',
    'NVIC_IPR6_PRI_26', 'NVIC_IPR6_PRI_27', 'NVIC_IPR7_PRI_28', 'NVIC_IPR7_PRI_29',
    'NVIC_IPR7_PRI_30', 'NVIC_IPR7_PRI_31', 'SCB_CPUID_REVISION', 'SCB_CPUID_PARTNO',
    'SCB_CPUID_Constant', 'SCB_CPUID_VARIANT', 'SCB_CPUID_IMPLEMENTER',
    'SCB_ICSR_VECTACTIVE', 'SCB_ICSR_RETTOBASE', 'SCB_ICSR_VECTPENDING',
    'SCB_ICSR_ISRPENDING', 'SCB_ICSR_ISRPREEMPT', 'SCB_ICSR_PENDSTCLR',
    'SCB_ICSR_PENDSTSET', 'SCB_ICSR_PENDSVCLR', 'SCB_ICSR_PENDSVSET',
    'SCB_ICSR_NMIPENDSET', 'SCB_VTOR_TBLOFF', 'SCB_VTOR_TBLBASE', 'SCB_AIRCR_VECTRESET',
    'SCB_AIRCR_VECTCLRACTIVE', 'SCB_AIRCR_SYSRESETREQ', 'SCB_AIRCR_PRIGROUP',
    'SCB_AIRCR_PRIGROUP_0', 'SCB_AIRCR_PRIGROUP_1', 'SCB_AIRCR_PRIGROUP_2',
    'SCB_AIRCR_PRIGROUP0', 'SCB_AIRCR_PRIGROUP1', 'SCB_AIRCR_PRIGROUP2',
    'SCB_AIRCR_PRIGROUP3', 'SCB_AIRCR_PRIGROUP4', 'SCB_AIRCR_PRIGROUP5',
    'SCB_AIRCR_PRIGROUP6', 'SCB_AIRCR_PRIGROUP7', 'SCB_AIRCR_ENDIANESS',
    'SCB_AIRCR_VECTKEY', 'SCB_SCR_SLEEPONEXIT', 'SCB_SCR_SLEEPDEEP',
    'SCB_SCR_SEVONPEND', 'SCB_CCR_NONBASETHRDENA', 'SCB_CCR_USERSETMPEND',
    'SCB_CCR_UNALIGN_TRP', 'SCB_CCR_DIV_0_TRP', 'SCB_CCR_BFHFNMIGN', 'SCB_CCR_STKALIGN',
    'SCB_SHPR_PRI_N', 'SCB_SHPR_PRI_N1', 'SCB_SHPR_PRI_N2', 'SCB_SHPR_PRI_N3',
    'SCB_SHCSR_MEMFAULTACT', 'SCB_SHCSR_BUSFAULTACT', 'SCB_SHCSR_USGFAULTACT',
    'SCB_SHCSR_SVCALLACT', 'SCB_SHCSR_MONITORACT', 'SCB_SHCSR_PENDSVACT',
    'SCB_SHCSR_SYSTICKACT', 'SCB_SHCSR_USGFAULTPENDED', 'SCB_SHCSR_MEMFAULTPENDED',
    'SCB_SHCSR_BUSFAULTPENDED', 'SCB_SHCSR_SVCALLPENDED', 'SCB_SHCSR_MEMFAULTENA',
    'SCB_SHCSR_BUSFAULTENA', 'SCB_SHCSR_USGFAULTENA', 'SCB_CFSR_IACCVIOL',
    'SCB_CFSR_DACCVIOL', 'SCB_CFSR_MUNSTKERR', 'SCB_CFSR_MSTKERR', 'SCB_CFSR_MMARVALID',
    'SCB_CFSR_IBUSERR', 'SCB_CFSR_PRECISERR', 'SCB_CFSR_IMPRECISERR',
    'SCB_CFSR_UNSTKERR', 'SCB_CFSR_STKERR', 'SCB_CFSR_BFARVALID', 'SCB_CFSR_UNDEFINSTR',
    'SCB_CFSR_INVSTATE', 'SCB_CFSR_INVPC', 'SCB_CFSR_NOCP', 'SCB_CFSR_UNALIGNED',
    'SCB_CFSR_DIVBYZERO', 'SCB_HFSR_VECTTBL', 'SCB_HFSR_FORCED', 'SCB_HFSR_DEBUGEVT',
    'SCB_DFSR_HALTED', 'SCB_DFSR_BKPT', 'SCB_DFSR_DWTTRAP', 'SCB_DFSR_VCATCH',
    'SCB_DFSR_EXTERNAL', 'SCB_MMFAR_ADDRESS', 'SCB_BFAR_ADDRESS', 'SCB_AFSR_IMPDEF',
    'ADC_TypeDef', 'ADC_Common_TypeDef', 'AES_TypeDef', 'COMP_TypeDef', 'CRC_TypeDef',
    'DAC_TypeDef', 'DBGMCU_TypeDef', 'DMA_Channel_TypeDef', 'DMA_TypeDef',
    'EXTI_TypeDef', 'FLASH_TypeDef', 'OB_TypeDef', 'OPAMP_TypeDef',
    'FSMC_Bank1_TypeDef', 'FSMC_Bank1E_TypeDef', 'GPIO_TypeDef', 'SYSCFG_TypeDef',
    'I2C_TypeDef', 'IWDG_TypeDef', 'LCD_TypeDef', 'PWR_TypeDef', 'RCC_TypeDef',
    'RI_TypeDef', 'RTC_TypeDef', 'SDIO_TypeDef', 'SPI_TypeDef', 'TIM_TypeDef',
    'USART_TypeDef', 'WWDG_TypeDef', '__CM3_CMSIS_VERSION_MAIN',
    '__CM3_CMSIS_VERSION_SUB', '__CM3_CMSIS_VERSION', '__CORTEX_M', 'NVIC_Type',
    'SCB_Type', 'SCnSCB_Type', 'SysTick_Type', 'ITM_Type', 'DWT_Type', 'TPI_Type',
    'MPU_Type', 'CoreDebug_Type', 'RCC_HSE_OFF', 'RCC_HSE_ON', 'RCC_HSE_Bypass',
    'RCC_MSIRange_0', 'RCC_MSIRange_1', 'RCC_MSIRange_2', 'RCC_MSIRange_3',
    'RCC_MSIRange_4', 'RCC_MSIRange_5', 'RCC_MSIRange_6', 'RCC_PLLSource_HSI',
    'RCC_PLLSource_HSE', 'RCC_PLLMul_3', 'RCC_PLLMul_4', 'RCC_PLLMul_6', 'RCC_PLLMul_8',
    'RCC_PLLMul_12', 'RCC_PLLMul_16', 'RCC_PLLMul_24', 'RCC_PLLMul_32', 'RCC_PLLMul_48',
    'RCC_PLLDiv_2', 'RCC_PLLDiv_3', 'RCC_PLLDiv_4', 'RCC_SYSCLKSource_MSI',
    'RCC_SYSCLKSource_HSI', 'RCC_SYSCLKSource_HSE', 'RCC_SYSCLKSource_PLLCLK',
    'RCC_SYSCLK_Div1', 'RCC_SYSCLK_Div2', 'RCC_SYSCLK_Div4', 'RCC_SYSCLK_Div8',
    'RCC_SYSCLK_Div16', 'RCC_SYSCLK_Div64', 'RCC_SYSCLK_Div128', 'RCC_SYSCLK_Div256',
    'RCC_SYSCLK_Div512', 'RCC_HCLK_Div1', 'RCC_HCLK_Div2', 'RCC_HCLK_Div4',
    'RCC_HCLK_Div8', 'RCC_HCLK_Div16', 'RCC_IT_LSIRDY', 'RCC_IT_LSERDY',
    'RCC_IT_HSIRDY', 'RCC_IT_HSERDY', 'RCC_IT_PLLRDY', 'RCC_IT_MSIRDY', 'RCC_IT_LSECSS',
    'RCC_IT_CSS', 'RCC_LSE_OFF', 'RCC_LSE_ON', 'RCC_LSE_Bypass', 'RCC_RTCCLKSource_LSE',
    'RCC_RTCCLKSource_LSI', 'RCC_RTCCLKSource_HSE_Div2', 'RCC_RTCCLKSource_HSE_Div4',
    'RCC_RTCCLKSource_HSE_Div8', 'RCC_RTCCLKSource_HSE_Div16', 'RCC_AHBPeriph_GPIOA',
    'RCC_AHBPeriph_GPIOB', 'RCC_AHBPeriph_GPIOC', 'RCC_AHBPeriph_GPIOD',
    'RCC_AHBPeriph_GPIOE', 'RCC_AHBPeriph_GPIOH', 'RCC_AHBPeriph_GPIOF',
    'RCC_AHBPeriph_GPIOG', 'RCC_AHBPeriph_CRC', 'RCC_AHBPeriph_FLITF',
    'RCC_AHBPeriph_SRAM', 'RCC_AHBPeriph_DMA1', 'RCC_AHBPeriph_DMA2',
    'RCC_AHBPeriph_AES', 'RCC_AHBPeriph_FSMC', 'RCC_APB2Periph_SYSCFG',
    'RCC_APB2Periph_TIM9', 'RCC_APB2Periph_TIM10', 'RCC_APB2Periph_TIM11',
    'RCC_APB2Periph_ADC1', 'RCC_APB2Periph_SDIO', 'RCC_APB2Periph_SPI1',
    'RCC_APB2Periph_USART1', 'RCC_APB1Periph_TIM2', 'RCC_APB1Periph_TIM3',
    'RCC_APB1Periph_TIM4', 'RCC_APB1Periph_TIM5', 'RCC_APB1Periph_TIM6',
    'RCC_APB1Periph_TIM7', 'RCC_APB1Periph_LCD', 'RCC_APB1Periph_WWDG',
    'RCC_APB1Periph_SPI2', 'RCC_APB1Periph_SPI3', 'RCC_APB1Periph_USART2',
    'RCC_APB1Periph_USART3', 'RCC_APB1Periph_UART4', 'RCC_APB1Periph_UART5',
    'RCC_APB1Periph_I2C1', 'RCC_APB1Periph_I2C2', 'RCC_APB1Periph_USB',
    'RCC_APB1Periph_PWR', 'RCC_APB1Periph_DAC', 'RCC_APB1Periph_COMP',
    'RCC_MCOSource_NoClock', 'RCC_MCOSource_SYSCLK', 'RCC_MCOSource_HSI',
    'RCC_MCOSource_MSI', 'RCC_MCOSource_HSE', 'RCC_MCOSource_PLLCLK',
    'RCC_MCOSource_LSI', 'RCC_MCOSource_LSE', 'RCC_MCODiv_1', 'RCC_MCODiv_2',
    'RCC_MCODiv_4', 'RCC_MCODiv_8', 'RCC_MCODiv_16', 'RCC_FLAG_HSIRDY',
    'RCC_FLAG_MSIRDY', 'RCC_FLAG_HSERDY', 'RCC_FLAG_PLLRDY', 'RCC_FLAG_LSERDY',
    'RCC_FLAG_LSECSS', 'RCC_FLAG_LSIRDY', 'RCC_FLAG_OBLRST', 'RCC_FLAG_PINRST',
    'RCC_FLAG_PORRST', 'RCC_FLAG_SFTRST', 'RCC_FLAG_IWDGRST', 'RCC_FLAG_WWDGRST',
    'RCC_FLAG_LPWRRST', 'RCC_ClocksTypeDef', 'GPIO_Mode_IN', 'GPIO_Mode_OUT',
    'GPIO_Mode_AF', 'GPIO_Mode_AN', 'GPIO_OType_PP', 'GPIO_OType_OD',
    'GPIO_Speed_400KHz', 'GPIO_Speed_2MHz', 'GPIO_Speed_10MHz', 'GPIO_Speed_40MHz',
    'GPIO_PuPd_NOPULL', 'GPIO_PuPd_UP', 'GPIO_PuPd_DOWN', 'Bit_RESET', 'Bit_SET',
    'GPIO_Pin_0', 'GPIO_Pin_1', 'GPIO_Pin_2', 'GPIO_Pin_3', 'GPIO_Pin_4', 'GPIO_Pin_5',
    'GPIO_Pin_6', 'GPIO_Pin_7', 'GPIO_Pin_8', 'GPIO_Pin_9', 'GPIO_Pin_10',
    'GPIO_Pin_11', 'GPIO_Pin_12', 'GPIO_Pin_13', 'GPIO_Pin_14', 'GPIO_Pin_15',
    'GPIO_Pin_All', 'GPIO_PinSource0', 'GPIO_PinSource1', 'GPIO_PinSource2',
    'GPIO_PinSource3', 'GPIO_PinSource4', 'GPIO_PinSource5', 'GPIO_PinSource6',
    'GPIO_PinSource7', 'GPIO_PinSource8', 'GPIO_PinSource9', 'GPIO_PinSource10',
    'GPIO_PinSource11', 'GPIO_PinSource12', 'GPIO_PinSource13', 'GPIO_PinSource14',
    'GPIO_PinSource15', 'GPIO_AF_RTC_50Hz', 'GPIO_AF_MCO', 'GPIO_AF_RTC_AF1',
    'GPIO_AF_WKUP', 'GPIO_AF_SWJ', 'GPIO_AF_TRACE', 'GPIO_AF_TIM2', 'GPIO_AF_TIM3',
    'GPIO_AF_TIM4', 'GPIO_AF_TIM5', 'GPIO_AF_TIM9', 'GPIO_AF_TIM10', 'GPIO_AF_TIM11',
    'GPIO_AF_I2C1', 'GPIO_AF_I2C2', 'GPIO_AF_SPI1', 'GPIO_AF_SPI2', 'GPIO_AF_SPI3',
    'GPIO_AF_USART1', 'GPIO_AF_USART2', 'GPIO_AF_USART3', 'GPIO_AF_UART4',
    'GPIO_AF_UART5', 'GPIO_AF_USB', 'GPIO_AF_LCD', 'GPIO_AF_FSMC', 'GPIO_AF_SDIO',
    'GPIO_AF_RI', 'GPIO_AF_EVENTOUT', 'GPIO_Mode_AIN', 'GPIO_InitTypeDef',
    'ADC_PowerDown_Delay', 'ADC_PowerDown_Idle', 'ADC_PowerDown_Idle_Delay',
    'ADC_Prescaler_Div1', 'ADC_Prescaler_Div2', 'ADC_Prescaler_Div4',
    'ADC_Resolution_12b', 'ADC_Resolution_10b', 'ADC_Resolution_8b',
    'ADC_Resolution_6b', 'ADC_ExternalTrigConvEdge_None',
    'ADC_ExternalTrigConvEdge_Rising', 'ADC_ExternalTrigConvEdge_Falling',
    'ADC_ExternalTrigConvEdge_RisingFalling', 'ADC_ExternalTrigConv_T2_CC3',
    'ADC_ExternalTrigConv_T2_CC2', 'ADC_ExternalTrigConv_T2_TRGO',
    'ADC_ExternalTrigConv_T3_CC1', 'ADC_ExternalTrigConv_T3_CC3',
    'ADC_ExternalTrigConv_T3_TRGO', 'ADC_ExternalTrigConv_T4_CC4',
    'ADC_ExternalTrigConv_T4_TRGO', 'ADC_ExternalTrigConv_T6_TRGO',
    'ADC_ExternalTrigConv_T9_CC2', 'ADC_ExternalTrigConv_T9_TRGO',
    'ADC_ExternalTrigConv_Ext_IT11', 'ADC_DataAlign_Right', 'ADC_DataAlign_Left',
    'ADC_Channel_0', 'ADC_Channel_1', 'ADC_Channel_2', 'ADC_Channel_3', 'ADC_Channel_6',
    'ADC_Channel_7', 'ADC_Channel_8', 'ADC_Channel_9', 'ADC_Channel_10',
    'ADC_Channel_11', 'ADC_Channel_12', 'ADC_Channel_0b', 'ADC_Channel_1b',
    'ADC_Channel_2b', 'ADC_Channel_3b', 'ADC_Channel_6b', 'ADC_Channel_7b',
    'ADC_Channel_8b', 'ADC_Channel_9b', 'ADC_Channel_10b', 'ADC_Channel_11b',
    'ADC_Channel_12b', 'ADC_Channel_4', 'ADC_Channel_5', 'ADC_Channel_13',
    'ADC_Channel_14', 'ADC_Channel_15', 'ADC_Channel_16', 'ADC_Channel_17',
    'ADC_Channel_18', 'ADC_Channel_19', 'ADC_Channel_20', 'ADC_Channel_21',
    'ADC_Channel_22', 'ADC_Channel_23', 'ADC_Channel_24', 'ADC_Channel_25',
    'ADC_Channel_27', 'ADC_Channel_28', 'ADC_Channel_29', 'ADC_Channel_30',
    'ADC_Channel_31', 'ADC_Channel_TempSensor', 'ADC_Channel_Vrefint',
    'ADC_SampleTime_4Cycles', 'ADC_SampleTime_9Cycles', 'ADC_SampleTime_16Cycles',
    'ADC_SampleTime_24Cycles', 'ADC_SampleTime_48Cycles', 'ADC_SampleTime_96Cycles',
    'ADC_SampleTime_192Cycles', 'ADC_SampleTime_384Cycles', 'ADC_DelayLength_None',
    'ADC_DelayLength_Freeze', 'ADC_DelayLength_7Cycles', 'ADC_DelayLength_15Cycles',
    'ADC_DelayLength_31Cycles', 'ADC_DelayLength_63Cycles', 'ADC_DelayLength_127Cycles',
    'ADC_DelayLength_255Cycles', 'ADC_ExternalTrigInjecConvEdge_None',
    'ADC_ExternalTrigInjecConvEdge_Rising', 'ADC_ExternalTrigInjecConvEdge_Falling',
    'ADC_ExternalTrigInjecConvEdge_RisingFalling', 'ADC_ExternalTrigInjecConv_T2_TRGO',
    'ADC_ExternalTrigInjecConv_T2_CC1', 'ADC_ExternalTrigInjecConv_T3_CC4',
    'ADC_ExternalTrigInjecConv_T4_TRGO', 'ADC_ExternalTrigInjecConv_T4_CC1',
    'ADC_ExternalTrigInjecConv_T4_CC2', 'ADC_ExternalTrigInjecConv_T4_CC3',
    'ADC_ExternalTrigInjecConv_T7_TRGO', 'ADC_ExternalTrigInjecConv_T9_CC1',
    'ADC_ExternalTrigInjecConv_T9_TRGO', 'ADC_ExternalTrigInjecConv_T10_CC1',
    'ADC_ExternalTrigInjecConv_Ext_IT15', 'ADC_InjectedChannel_1',
    'ADC_InjectedChannel_2', 'ADC_InjectedChannel_3', 'ADC_InjectedChannel_4',
    'ADC_AnalogWatchdog_SingleRegEnable', 'ADC_AnalogWatchdog_SingleInjecEnable',
    'ADC_AnalogWatchdog_SingleRegOrInjecEnable', 'ADC_AnalogWatchdog_AllRegEnable',
    'ADC_AnalogWatchdog_AllInjecEnable', 'ADC_AnalogWatchdog_AllRegAllInjecEnable',
    'ADC_AnalogWatchdog_None', 'ADC_IT_AWD', 'ADC_IT_EOC', 'ADC_IT_JEOC', 'ADC_IT_OVR',
    'ADC_FLAG_AWD', 'ADC_FLAG_EOC', 'ADC_FLAG_JEOC', 'ADC_FLAG_JSTRT', 'ADC_FLAG_STRT',
    'ADC_FLAG_OVR', 'ADC_FLAG_ADONS', 'ADC_FLAG_RCNR', 'ADC_FLAG_JCNR', 'ADC_Bank_A',
    'ADC_Bank_B', 'ADC_InitTypeDef', 'ADC_CommonInitTypeDef', 'DBGMCU_SLEEP',
    'DBGMCU_STOP', 'DBGMCU_STANDBY', 'DBGMCU_TIM2_STOP', 'DBGMCU_TIM3_STOP',
    'DBGMCU_TIM4_STOP', 'DBGMCU_TIM5_STOP', 'DBGMCU_TIM6_STOP', 'DBGMCU_TIM7_STOP',
    'DBGMCU_RTC_STOP', 'DBGMCU_WWDG_STOP', 'DBGMCU_IWDG_STOP',
    'DBGMCU_I2C1_SMBUS_TIMEOUT', 'DBGMCU_I2C2_SMBUS_TIMEOUT', 'DBGMCU_TIM9_STOP',
    'DBGMCU_TIM10_STOP', 'DBGMCU_TIM11_STOP', 'WWDG_Prescaler_1', 'WWDG_Prescaler_2',
    'WWDG_Prescaler_4', 'WWDG_Prescaler_8', 'FLASH_BUSY', 'FLASH_ERROR_WRP',
    'FLASH_ERROR_PROGRAM', 'FLASH_COMPLETE', 'FLASH_TIMEOUT', 'FLASH_Latency_0',
    'FLASH_Latency_1', 'FLASH_IT_EOP', 'FLASH_IT_ERR', 'OB_WRP_Pages0to15',
    'OB_WRP_Pages16to31', 'OB_WRP_Pages32to47', 'OB_WRP_Pages48to63',
    'OB_WRP_Pages64to79', 'OB_WRP_Pages80to95', 'OB_WRP_Pages96to111',
    'OB_WRP_Pages112to127', 'OB_WRP_Pages128to143', 'OB_WRP_Pages144to159',
    'OB_WRP_Pages160to175', 'OB_WRP_Pages176to191', 'OB_WRP_Pages192to207',
    'OB_WRP_Pages208to223', 'OB_WRP_Pages224to239', 'OB_WRP_Pages240to255',
    'OB_WRP_Pages256to271', 'OB_WRP_Pages272to287', 'OB_WRP_Pages288to303',
    'OB_WRP_Pages304to319', 'OB_WRP_Pages320to335', 'OB_WRP_Pages336to351',
    'OB_WRP_Pages352to367', 'OB_WRP_Pages368to383', 'OB_WRP_Pages384to399',
    'OB_WRP_Pages400to415', 'OB_WRP_Pages416to431', 'OB_WRP_Pages432to447',
    'OB_WRP_Pages448to463', 'OB_WRP_Pages464to479', 'OB_WRP_Pages480to495',
    'OB_WRP_Pages496to511', 'OB_WRP_AllPages', 'OB_WRP1_Pages512to527',
    'OB_WRP1_Pages528to543', 'OB_WRP1_Pages544to559', 'OB_WRP1_Pages560to575',
    'OB_WRP1_Pages576to591', 'OB_WRP1_Pages592to607', 'OB_WRP1_Pages608to623',
    'OB_WRP1_Pages624to639', 'OB_WRP1_Pages640to655', 'OB_WRP1_Pages656to671',
    'OB_WRP1_Pages672to687', 'OB_WRP1_Pages688to703', 'OB_WRP1_Pages704to719',
    'OB_WRP1_Pages720to735', 'OB_WRP1_Pages736to751', 'OB_WRP1_Pages752to767',
    'OB_WRP1_Pages768to783', 'OB_WRP1_Pages784to799', 'OB_WRP1_Pages800to815',
    'OB_WRP1_Pages816to831', 'OB_WRP1_Pages832to847', 'OB_WRP1_Pages848to863',
    'OB_WRP1_Pages864to879', 'OB_WRP1_Pages880to895', 'OB_WRP1_Pages896to911',
    'OB_WRP1_Pages912to927', 'OB_WRP1_Pages928to943', 'OB_WRP1_Pages944to959',
    'OB_WRP1_Pages960to975', 'OB_WRP1_Pages976to991', 'OB_WRP1_Pages992to1007',
    'OB_WRP1_Pages1008to1023', 'OB_WRP1_AllPages', 'OB_WRP2_Pages1024to1039',
    'OB_WRP2_Pages1040to1055', 'OB_WRP2_Pages1056to1071', 'OB_WRP2_Pages1072to1087',
    'OB_WRP2_Pages1088to1103', 'OB_WRP2_Pages1104to1119', 'OB_WRP2_Pages1120to1135',
    'OB_WRP2_Pages1136to1151', 'OB_WRP2_Pages1152to1167', 'OB_WRP2_Pages1168to1183',
    'OB_WRP2_Pages1184to1199', 'OB_WRP2_Pages1200to1215', 'OB_WRP2_Pages1216to1231',
    'OB_WRP2_Pages1232to1247', 'OB_WRP2_Pages1248to1263', 'OB_WRP2_Pages1264to1279',
    'OB_WRP2_Pages1280to1295', 'OB_WRP2_Pages1296to1311', 'OB_WRP2_Pages1312to1327',
    'OB_WRP2_Pages1328to1343', 'OB_WRP2_Pages1344to1359', 'OB_WRP2_Pages1360to1375',
    'OB_WRP2_Pages1376to1391', 'OB_WRP2_Pages1392to1407', 'OB_WRP2_Pages1408to1423',
    'OB_WRP2_Pages1424to1439', 'OB_WRP2_Pages1440to1455', 'OB_WRP2_Pages1456to1471',
    'OB_WRP2_Pages1472to1487', 'OB_WRP2_Pages1488to1503', 'OB_WRP2_Pages1504to1519',
    'OB_WRP2_Pages1520to1535', 'OB_WRP2_AllPages', 'OB_WRP3_Pages1536to1551',
    'OB_WRP3_Pages1552to1567', 'OB_WRP3_Pages1568to1583', 'OB_WRP3_Pages1584to1599',
    'OB_WRP3_Pages1600to1615', 'OB_WRP3_Pages1616to1631', 'OB_WRP3_Pages1632to1647',
    'OB_WRP3_Pages1648to1663', 'OB_WRP3_Pages1664to1679', 'OB_WRP3_Pages1680to1695',
    'OB_WRP3_Pages1696to1711', 'OB_WRP3_Pages1712to1727', 'OB_WRP3_Pages1728to1743',
    'OB_WRP3_Pages1744to1759', 'OB_WRP3_Pages1760to1775', 'OB_WRP3_Pages1776to1791',
    'OB_WRP3_Pages1792to1807', 'OB_WRP3_Pages1808to1823', 'OB_WRP3_Pages1824to1839',
    'OB_WRP3_Pages1840to1855', 'OB_WRP3_Pages1856to1871', 'OB_WRP3_Pages1872to1887',
    'OB_WRP3_Pages1888to1903', 'OB_WRP3_Pages1904to1919', 'OB_WRP3_Pages1920to1935',
    'OB_WRP3_Pages1936to1951', 'OB_WRP3_Pages1952to1967', 'OB_WRP3_Pages1968to1983',
    'OB_WRP3_Pages1984to1999', 'OB_WRP3_Pages2000to2015', 'OB_WRP3_Pages2016to2031',
    'OB_WRP3_Pages2032to2047', 'OB_WRP3_AllPages', 'OB_PcROP_Enable',
    'OB_PcROP_Disable', 'OB_RDP_Level_0', 'OB_RDP_Level_1', 'OB_IWDG_SW', 'OB_IWDG_HW',
    'OB_STOP_NoRST', 'OB_STOP_RST', 'OB_STDBY_NoRST', 'OB_STDBY_RST', 'OB_BOOT_BANK2',
    'OB_BOOT_BANK1', 'OB_BOR_OFF', 'OB_BOR_LEVEL1', 'OB_BOR_LEVEL2', 'OB_BOR_LEVEL3',
    'OB_BOR_LEVEL4', 'OB_BOR_LEVEL5', 'FLASH_FLAG_BSY', 'FLASH_FLAG_EOP',
    'FLASH_FLAG_ENDHV', 'FLASH_FLAG_READY', 'FLASH_FLAG_WRPERR', 'FLASH_FLAG_PGAERR',
    'FLASH_FLAG_SIZERR', 'FLASH_FLAG_OPTVERR', 'FLASH_FLAG_OPTVERRUSR',
    'FLASH_FLAG_RDERR', 'FLASH_PDKEY1', 'FLASH_PDKEY2', 'FLASH_PEKEY1', 'FLASH_PEKEY2',
    'FLASH_PRGKEY1', 'FLASH_PRGKEY2', 'FLASH_OPTKEY1', 'FLASH_OPTKEY2',
    'FLASH_ER_PRG_TIMEOUT', 'DMA_DIR_PeripheralDST', 'DMA_DIR_PeripheralSRC',
    'DMA_PeripheralInc_Enable', 'DMA_PeripheralInc_Disable', 'DMA_MemoryInc_Enable',
    'DMA_MemoryInc_Disable', 'DMA_PeripheralDataSize_Byte',
    'DMA_PeripheralDataSize_HalfWord', 'DMA_PeripheralDataSize_Word',
    'DMA_MemoryDataSize_Byte', 'DMA_MemoryDataSize_HalfWord', 'DMA_MemoryDataSize_Word',
    'DMA_Mode_Circular', 'DMA_Mode_Normal', 'DMA_Priority_VeryHigh',
    'DMA_Priority_High', 'DMA_Priority_Medium', 'DMA_Priority_Low', 'DMA_M2M_Enable',
    'DMA_M2M_Disable', 'DMA_IT_TC', 'DMA_IT_HT', 'DMA_IT_TE', 'DMA1_IT_GL1',
    'DMA1_IT_TC1', 'DMA1_IT_HT1', 'DMA1_IT_TE1', 'DMA1_IT_GL2', 'DMA1_IT_TC2',
    'DMA1_IT_HT2', 'DMA1_IT_TE2', 'DMA1_IT_GL3', 'DMA1_IT_TC3', 'DMA1_IT_HT3',
    'DMA1_IT_TE3', 'DMA1_IT_GL4', 'DMA1_IT_TC4', 'DMA1_IT_HT4', 'DMA1_IT_TE4',
    'DMA1_IT_GL5', 'DMA1_IT_TC5', 'DMA1_IT_HT5', 'DMA1_IT_TE5', 'DMA1_IT_GL6',
    'DMA1_IT_TC6', 'DMA1_IT_HT6', 'DMA1_IT_TE6', 'DMA1_IT_GL7', 'DMA1_IT_TC7',
    'DMA1_IT_HT7', 'DMA1_IT_TE7', 'DMA2_IT_GL1', 'DMA2_IT_TC1', 'DMA2_IT_HT1',
    'DMA2_IT_TE1', 'DMA2_IT_GL2', 'DMA2_IT_TC2', 'DMA2_IT_HT2', 'DMA2_IT_TE2',
    'DMA2_IT_GL3', 'DMA2_IT_TC3', 'DMA2_IT_HT3', 'DMA2_IT_TE3', 'DMA2_IT_GL4',
    'DMA2_IT_TC4', 'DMA2_IT_HT4', 'DMA2_IT_TE4', 'DMA2_IT_GL5', 'DMA2_IT_TC5',
    'DMA2_IT_HT5', 'DMA2_IT_TE5', 'DMA1_FLAG_GL1', 'DMA1_FLAG_TC1', 'DMA1_FLAG_HT1',
    'DMA1_FLAG_TE1', 'DMA1_FLAG_GL2', 'DMA1_FLAG_TC2', 'DMA1_FLAG_HT2', 'DMA1_FLAG_TE2',
    'DMA1_FLAG_GL3', 'DMA1_FLAG_TC3', 'DMA1_FLAG_HT3', 'DMA1_FLAG_TE3', 'DMA1_FLAG_GL4',
    'DMA1_FLAG_TC4', 'DMA1_FLAG_HT4', 'DMA1_FLAG_TE4', 'DMA1_FLAG_GL5', 'DMA1_FLAG_TC5',
    'DMA1_FLAG_HT5', 'DMA1_FLAG_TE5', 'DMA1_FLAG_GL6', 'DMA1_FLAG_TC6', 'DMA1_FLAG_HT6',
    'DMA1_FLAG_TE6', 'DMA1_FLAG_GL7', 'DMA1_FLAG_TC7', 'DMA1_FLAG_HT7', 'DMA1_FLAG_TE7',
    'DMA2_FLAG_GL1', 'DMA2_FLAG_TC1', 'DMA2_FLAG_HT1', 'DMA2_FLAG_TE1', 'DMA2_FLAG_GL2',
    'DMA2_FLAG_TC2', 'DMA2_FLAG_HT2', 'DMA2_FLAG_TE2', 'DMA2_FLAG_GL3', 'DMA2_FLAG_TC3',
    'DMA2_FLAG_HT3', 'DMA2_FLAG_TE3', 'DMA2_FLAG_GL4', 'DMA2_FLAG_TC4', 'DMA2_FLAG_HT4',
    'DMA2_FLAG_TE4', 'DMA2_FLAG_GL5', 'DMA2_FLAG_TC5', 'DMA2_FLAG_HT5', 'DMA2_FLAG_TE5',
    'DMA_InitTypeDef', 'USART_WordLength_8b', 'USART_WordLength_9b', 'USART_StopBits_1',
    'USART_StopBits_0_5', 'USART_StopBits_2', 'USART_StopBits_1_5', 'USART_Parity_No',
    'USART_Parity_Even', 'USART_Parity_Odd', 'USART_Mode_Rx', 'USART_Mode_Tx',
    'USART_HardwareFlowControl_None', 'USART_HardwareFlowControl_RTS',
    'USART_HardwareFlowControl_CTS', 'USART_HardwareFlowControl_RTS_CTS',
    'USART_Clock_Disable', 'USART_Clock_Enable', 'USART_CPOL_Low', 'USART_CPOL_High',
    'USART_CPHA_1Edge', 'USART_CPHA_2Edge', 'USART_LastBit_Disable',
    'USART_LastBit_Enable', 'USART_IT_PE', 'USART_IT_TXE', 'USART_IT_TC',
    'USART_IT_RXNE', 'USART_IT_IDLE', 'USART_IT_LBD', 'USART_IT_ORE_RX', 'USART_IT_CTS',
    'USART_IT_ERR', 'USART_IT_ORE_ER', 'USART_IT_NE', 'USART_IT_FE', 'USART_IT_ORE',
    'USART_DMAReq_Tx', 'USART_DMAReq_Rx', 'USART_WakeUp_IdleLine',
    'USART_WakeUp_AddressMark', 'USART_LINBreakDetectLength_10b',
    'USART_LINBreakDetectLength_11b', 'USART_IrDAMode_LowPower',
    'USART_IrDAMode_Normal', 'USART_FLAG_CTS', 'USART_FLAG_LBD', 'USART_FLAG_TXE',
    'USART_FLAG_TC', 'USART_FLAG_RXNE', 'USART_FLAG_IDLE', 'USART_FLAG_ORE',
    'USART_FLAG_NE', 'USART_FLAG_FE', 'USART_FLAG_PE', 'USART_InitTypeDef',
    'USART_ClockInitTypeDef', 'OPAMP_Selection_OPAMP1', 'OPAMP_Selection_OPAMP2',
    'OPAMP_Selection_OPAMP3', 'OPAMP_OPAMP1Switch3', 'OPAMP_OPAMP1Switch4',
    'OPAMP_OPAMP1Switch5', 'OPAMP_OPAMP1Switch6', 'OPAMP_OPAMP1SwitchANA',
    'OPAMP_OPAMP2Switch3', 'OPAMP_OPAMP2Switch4', 'OPAMP_OPAMP2Switch5',
    'OPAMP_OPAMP2Switch6', 'OPAMP_OPAMP2Switch7', 'OPAMP_OPAMP2SwitchANA',
    'OPAMP_OPAMP3Switch3', 'OPAMP_OPAMP3Switch4', 'OPAMP_OPAMP3Switch5',
    'OPAMP_OPAMP3Switch6', 'OPAMP_OPAMP3SwitchANA', 'OPAMP_Trimming_Factory',
    'OPAMP_Trimming_User', 'OPAMP_Input_NMOS', 'OPAMP_Input_PMOS',
    'OPAMP_PowerRange_Low', 'OPAMP_PowerRange_High', 'AES_Operation_Encryp',
    'AES_Operation_KeyDeriv', 'AES_Operation_Decryp', 'AES_Operation_KeyDerivAndDecryp',
    'AES_Chaining_ECB', 'AES_Chaining_CBC', 'AES_Chaining_CTR', 'AES_DataType_32b',
    'AES_DataType_16b', 'AES_DataType_8b', 'AES_DataType_1b', 'AES_FLAG_CCF',
    'AES_FLAG_RDERR', 'AES_FLAG_WRERR', 'AES_IT_CC', 'AES_IT_ERR', 'AES_DMATransfer_In',
    'AES_DMATransfer_Out', 'AES_DMATransfer_InOut', 'AES_InitTypeDef',
    'AES_KeyInitTypeDef', 'AES_IVInitTypeDef', 'RTC_HourFormat_24', 'RTC_HourFormat_12',
    'RTC_H12_AM', 'RTC_H12_PM', 'RTC_Month_January', 'RTC_Month_February',
    'RTC_Month_March', 'RTC_Month_April', 'RTC_Month_May', 'RTC_Month_June',
    'RTC_Month_July', 'RTC_Month_August', 'RTC_Month_September', 'RTC_Month_October',
    'RTC_Month_November', 'RTC_Month_December', 'RTC_Weekday_Monday',
    'RTC_Weekday_Tuesday', 'RTC_Weekday_Wednesday', 'RTC_Weekday_Thursday',
    'RTC_Weekday_Friday', 'RTC_Weekday_Saturday', 'RTC_Weekday_Sunday',
    'RTC_AlarmDateWeekDaySel_Date', 'RTC_AlarmDateWeekDaySel_WeekDay',
    'RTC_AlarmMask_None', 'RTC_AlarmMask_DateWeekDay', 'RTC_AlarmMask_Hours',
    'RTC_AlarmMask_Minutes', 'RTC_AlarmMask_Seconds', 'RTC_AlarmMask_All',
    'RTC_Alarm_A', 'RTC_Alarm_B', 'RTC_AlarmSubSecondMask_All',
    'RTC_AlarmSubSecondMask_SS14_1', 'RTC_AlarmSubSecondMask_SS14_2',
    'RTC_AlarmSubSecondMask_SS14_3', 'RTC_AlarmSubSecondMask_SS14_4',
    'RTC_AlarmSubSecondMask_SS14_5', 'RTC_AlarmSubSecondMask_SS14_6',
    'RTC_AlarmSubSecondMask_SS14_7', 'RTC_AlarmSubSecondMask_SS14_8',
    'RTC_AlarmSubSecondMask_SS14_9', 'RTC_AlarmSubSecondMask_SS14_10',
    'RTC_AlarmSubSecondMask_SS14_11', 'RTC_AlarmSubSecondMask_SS14_12',
    'RTC_AlarmSubSecondMask_SS14_13', 'RTC_AlarmSubSecondMask_SS14',
    'RTC_AlarmSubSecondMask_None', 'RTC_WakeUpClock_RTCCLK_Div16',
    'RTC_WakeUpClock_RTCCLK_Div8', 'RTC_WakeUpClock_RTCCLK_Div4',
    'RTC_WakeUpClock_RTCCLK_Div2', 'RTC_WakeUpClock_CK_SPRE_16bits',
    'RTC_WakeUpClock_CK_SPRE_17bits', 'RTC_TimeStampEdge_Rising',
    'RTC_TimeStampEdge_Falling', 'RTC_Output_Disable', 'RTC_Output_AlarmA',
    'RTC_Output_AlarmB', 'RTC_Output_WakeUp', 'RTC_OutputPolarity_High',
    'RTC_OutputPolarity_Low', 'RTC_CalibSign_Positive', 'RTC_CalibSign_Negative',
    'RTC_CalibOutput_512Hz', 'RTC_CalibOutput_1Hz', 'RTC_SmoothCalibPeriod_32sec',
    'RTC_SmoothCalibPeriod_16sec', 'RTC_SmoothCalibPeriod_8sec',
    'RTC_SmoothCalibPlusPulses_Set', 'RTC_SmoothCalibPlusPulses_Reset',
    'RTC_DayLightSaving_SUB1H', 'RTC_DayLightSaving_ADD1H', 'RTC_StoreOperation_Reset',
    'RTC_StoreOperation_Set', 'RTC_TamperTrigger_RisingEdge',
    'RTC_TamperTrigger_FallingEdge', 'RTC_TamperTrigger_LowLevel',
    'RTC_TamperTrigger_HighLevel', 'RTC_TamperFilter_Disable',
    'RTC_TamperFilter_2Sample', 'RTC_TamperFilter_4Sample', 'RTC_TamperFilter_8Sample',
    'RTC_TamperSamplingFreq_RTCCLK_Div32768', 'RTC_TamperSamplingFreq_RTCCLK_Div16384',
    'RTC_TamperSamplingFreq_RTCCLK_Div8192', 'RTC_TamperSamplingFreq_RTCCLK_Div4096',
    'RTC_TamperSamplingFreq_RTCCLK_Div2048', 'RTC_TamperSamplingFreq_RTCCLK_Div1024',
    'RTC_TamperSamplingFreq_RTCCLK_Div512', 'RTC_TamperSamplingFreq_RTCCLK_Div256',
    'RTC_TamperPrechargeDuration_1RTCCLK', 'RTC_TamperPrechargeDuration_2RTCCLK',
    'RTC_TamperPrechargeDuration_4RTCCLK', 'RTC_TamperPrechargeDuration_8RTCCLK',
    'RTC_Tamper_1', 'RTC_Tamper_2', 'RTC_Tamper_3', 'RTC_OutputType_OpenDrain',
    'RTC_OutputType_PushPull', 'RTC_ShiftAdd1S_Reset', 'RTC_ShiftAdd1S_Set',
    'RTC_BKP_DR0', 'RTC_BKP_DR1', 'RTC_BKP_DR2', 'RTC_BKP_DR3', 'RTC_BKP_DR4',
    'RTC_BKP_DR5', 'RTC_BKP_DR6', 'RTC_BKP_DR7', 'RTC_BKP_DR8', 'RTC_BKP_DR9',
    'RTC_BKP_DR10', 'RTC_BKP_DR11', 'RTC_BKP_DR12', 'RTC_BKP_DR13', 'RTC_BKP_DR14',
    'RTC_BKP_DR15', 'RTC_BKP_DR16', 'RTC_BKP_DR17', 'RTC_BKP_DR18', 'RTC_BKP_DR19',
    'RTC_BKP_DR20', 'RTC_BKP_DR21', 'RTC_BKP_DR22', 'RTC_BKP_DR23', 'RTC_BKP_DR24',
    'RTC_BKP_DR25', 'RTC_BKP_DR26', 'RTC_BKP_DR27', 'RTC_BKP_DR28', 'RTC_BKP_DR29',
    'RTC_BKP_DR30', 'RTC_BKP_DR31', 'RTC_Format_BIN', 'RTC_Format_BCD',
    'RTC_FLAG_RECALPF', 'RTC_FLAG_TAMP3F', 'RTC_FLAG_TAMP2F', 'RTC_FLAG_TAMP1F',
    'RTC_FLAG_TSOVF', 'RTC_FLAG_TSF', 'RTC_FLAG_WUTF', 'RTC_FLAG_ALRBF',
    'RTC_FLAG_ALRAF', 'RTC_FLAG_INITF', 'RTC_FLAG_RSF', 'RTC_FLAG_INITS',
    'RTC_FLAG_SHPF', 'RTC_FLAG_WUTWF', 'RTC_FLAG_ALRBWF', 'RTC_FLAG_ALRAWF',
    'RTC_IT_TS', 'RTC_IT_WUT', 'RTC_IT_ALRB', 'RTC_IT_ALRA', 'RTC_IT_TAMP',
    'RTC_IT_TAMP1', 'RTC_IT_TAMP2', 'RTC_IT_TAMP3', 'RTC_InitTypeDef',
    'RTC_TimeTypeDef', 'RTC_DateTypeDef', 'EXTI_PortSourceGPIOA',
    'EXTI_PortSourceGPIOB', 'EXTI_PortSourceGPIOC', 'EXTI_PortSourceGPIOD',
    'EXTI_PortSourceGPIOE', 'EXTI_PortSourceGPIOH', 'EXTI_PortSourceGPIOF',
    'EXTI_PortSourceGPIOG', 'EXTI_PinSource0', 'EXTI_PinSource1', 'EXTI_PinSource2',
    'EXTI_PinSource3', 'EXTI_PinSource4', 'EXTI_PinSource5', 'EXTI_PinSource6',
    'EXTI_PinSource7', 'EXTI_PinSource8', 'EXTI_PinSource9', 'EXTI_PinSource10',
    'EXTI_PinSource11', 'EXTI_PinSource12', 'EXTI_PinSource13', 'EXTI_PinSource14',
    'EXTI_PinSource15', 'SYSCFG_MemoryRemap_Flash', 'SYSCFG_MemoryRemap_SystemFlash',
    'SYSCFG_MemoryRemap_FSMC', 'SYSCFG_MemoryRemap_SRAM', 'RI_Resistor_10KPU',
    'RI_Resistor_400KPU', 'RI_Resistor_10KPD', 'RI_Resistor_400KPD', 'RI_Channel_3',
    'RI_Channel_8', 'RI_Channel_13', 'RI_ChannelSpeed_Fast', 'RI_ChannelSpeed_Slow',
    'RI_InputCapture_IC1', 'RI_InputCapture_IC2', 'RI_InputCapture_IC3',
    'RI_InputCapture_IC4', 'TIM_Select_None', 'TIM_Select_TIM2', 'TIM_Select_TIM3',
    'TIM_Select_TIM4', 'RI_InputCaptureRouting_0', 'RI_InputCaptureRouting_1',
    'RI_InputCaptureRouting_2', 'RI_InputCaptureRouting_3', 'RI_InputCaptureRouting_4',
    'RI_InputCaptureRouting_5', 'RI_InputCaptureRouting_6', 'RI_InputCaptureRouting_7',
    'RI_InputCaptureRouting_8', 'RI_InputCaptureRouting_9', 'RI_InputCaptureRouting_10',
    'RI_InputCaptureRouting_11', 'RI_InputCaptureRouting_12',
    'RI_InputCaptureRouting_13', 'RI_InputCaptureRouting_14',
    'RI_InputCaptureRouting_15', 'RI_IOSwitch_CH0', 'RI_IOSwitch_CH1',
    'RI_IOSwitch_CH2', 'RI_IOSwitch_CH3', 'RI_IOSwitch_CH4', 'RI_IOSwitch_CH5',
    'RI_IOSwitch_CH6', 'RI_IOSwitch_CH7', 'RI_IOSwitch_CH8', 'RI_IOSwitch_CH9',
    'RI_IOSwitch_CH10', 'RI_IOSwitch_CH11', 'RI_IOSwitch_CH12', 'RI_IOSwitch_CH13',
    'RI_IOSwitch_CH14', 'RI_IOSwitch_CH15', 'RI_IOSwitch_CH31', 'RI_IOSwitch_CH18',
    'RI_IOSwitch_CH19', 'RI_IOSwitch_CH20', 'RI_IOSwitch_CH21', 'RI_IOSwitch_CH22',
    'RI_IOSwitch_CH23', 'RI_IOSwitch_CH24', 'RI_IOSwitch_CH25', 'RI_IOSwitch_VCOMP',
    'RI_IOSwitch_CH27', 'RI_IOSwitch_CH28', 'RI_IOSwitch_CH29', 'RI_IOSwitch_CH30',
    'RI_IOSwitch_GR10_1', 'RI_IOSwitch_GR10_2', 'RI_IOSwitch_GR10_3',
    'RI_IOSwitch_GR10_4', 'RI_IOSwitch_GR6_1', 'RI_IOSwitch_GR6_2', 'RI_IOSwitch_GR5_1',
    'RI_IOSwitch_GR5_2', 'RI_IOSwitch_GR5_3', 'RI_IOSwitch_GR4_1', 'RI_IOSwitch_GR4_2',
    'RI_IOSwitch_GR4_3', 'RI_IOSwitch_GR4_4', 'RI_IOSwitch_CH0b', 'RI_IOSwitch_CH1b',
    'RI_IOSwitch_CH2b', 'RI_IOSwitch_CH3b', 'RI_IOSwitch_CH6b', 'RI_IOSwitch_CH7b',
    'RI_IOSwitch_CH8b', 'RI_IOSwitch_CH9b', 'RI_IOSwitch_CH10b', 'RI_IOSwitch_CH11b',
    'RI_IOSwitch_CH12b', 'RI_IOSwitch_GR6_3', 'RI_IOSwitch_GR6_4', 'RI_IOSwitch_GR5_4',
    'RI_PortA', 'RI_PortB', 'RI_PortC', 'RI_PortD', 'RI_PortE', 'RI_PortF', 'RI_PortG',
    'RI_Pin_0', 'RI_Pin_1', 'RI_Pin_2', 'RI_Pin_3', 'RI_Pin_4', 'RI_Pin_5', 'RI_Pin_6',
    'RI_Pin_7', 'RI_Pin_8', 'RI_Pin_9', 'RI_Pin_10', 'RI_Pin_11', 'RI_Pin_12',
    'RI_Pin_13', 'RI_Pin_14', 'RI_Pin_15', 'RI_Pin_All', 'COMP_OutputLevel_High',
    'COMP_OutputLevel_Low', 'COMP_Selection_COMP1', 'COMP_Selection_COMP2',
    'COMP_InvertingInput_None', 'COMP_InvertingInput_IO', 'COMP_InvertingInput_VREFINT',
    'COMP_InvertingInput_3_4VREFINT', 'COMP_InvertingInput_1_2VREFINT',
    'COMP_InvertingInput_1_4VREFINT', 'COMP_InvertingInput_DAC1',
    'COMP_InvertingInput_DAC2', 'COMP_OutputSelect_TIM2IC4',
    'COMP_OutputSelect_TIM2OCREFCLR', 'COMP_OutputSelect_TIM3IC4',
    'COMP_OutputSelect_TIM3OCREFCLR', 'COMP_OutputSelect_TIM4IC4',
    'COMP_OutputSelect_TIM4OCREFCLR', 'COMP_OutputSelect_TIM10IC1',
    'COMP_OutputSelect_None', 'COMP_Speed_Slow', 'COMP_Speed_Fast', 'COMP_InitTypeDef',
    'TIM_OCMode_Timing', 'TIM_OCMode_Active', 'TIM_OCMode_Inactive',
    'TIM_OCMode_Toggle', 'TIM_OCMode_PWM1', 'TIM_OCMode_PWM2', 'TIM_OPMode_Single',
    'TIM_OPMode_Repetitive', 'TIM_Channel_1', 'TIM_Channel_2', 'TIM_Channel_3',
    'TIM_Channel_4', 'TIM_CKD_DIV1', 'TIM_CKD_DIV2', 'TIM_CKD_DIV4',
    'TIM_CounterMode_Up', 'TIM_CounterMode_Down', 'TIM_CounterMode_CenterAligned1',
    'TIM_CounterMode_CenterAligned2', 'TIM_CounterMode_CenterAligned3',
    'TIM_OCPolarity_High', 'TIM_OCPolarity_Low', 'TIM_OutputState_Disable',
    'TIM_OutputState_Enable', 'TIM_CCx_Enable', 'TIM_CCx_Disable',
    'TIM_ICPolarity_Rising', 'TIM_ICPolarity_Falling', 'TIM_ICPolarity_BothEdge',
    'TIM_ICSelection_DirectTI', 'TIM_ICSelection_IndirectTI', 'TIM_ICSelection_TRC',
    'TIM_ICPSC_DIV1', 'TIM_ICPSC_DIV2', 'TIM_ICPSC_DIV4', 'TIM_ICPSC_DIV8',
    'TIM_IT_Update', 'TIM_IT_CC1', 'TIM_IT_CC2', 'TIM_IT_CC3', 'TIM_IT_CC4',
    'TIM_IT_Trigger', 'TIM_DMABase_CR1', 'TIM_DMABase_CR2', 'TIM_DMABase_SMCR',
    'TIM_DMABase_DIER', 'TIM_DMABase_SR', 'TIM_DMABase_EGR', 'TIM_DMABase_CCMR1',
    'TIM_DMABase_CCMR2', 'TIM_DMABase_CCER', 'TIM_DMABase_CNT', 'TIM_DMABase_PSC',
    'TIM_DMABase_ARR', 'TIM_DMABase_CCR1', 'TIM_DMABase_CCR2', 'TIM_DMABase_CCR3',
    'TIM_DMABase_CCR4', 'TIM_DMABase_DCR', 'TIM_DMABase_OR',
    'TIM_DMABurstLength_1Transfer', 'TIM_DMABurstLength_2Transfers',
    'TIM_DMABurstLength_3Transfers', 'TIM_DMABurstLength_4Transfers',
    'TIM_DMABurstLength_5Transfers', 'TIM_DMABurstLength_6Transfers',
    'TIM_DMABurstLength_7Transfers', 'TIM_DMABurstLength_8Transfers',
    'TIM_DMABurstLength_9Transfers', 'TIM_DMABurstLength_10Transfers',
    'TIM_DMABurstLength_11Transfers', 'TIM_DMABurstLength_12Transfers',
    'TIM_DMABurstLength_13Transfers', 'TIM_DMABurstLength_14Transfers',
    'TIM_DMABurstLength_15Transfers', 'TIM_DMABurstLength_16Transfers',
    'TIM_DMABurstLength_17Transfers', 'TIM_DMABurstLength_18Transfers',
    'TIM_DMA_Update', 'TIM_DMA_CC1', 'TIM_DMA_CC2', 'TIM_DMA_CC3', 'TIM_DMA_CC4',
    'TIM_DMA_Trigger', 'TIM_ExtTRGPSC_OFF', 'TIM_ExtTRGPSC_DIV2', 'TIM_ExtTRGPSC_DIV4',
    'TIM_ExtTRGPSC_DIV8', 'TIM_TS_ITR0', 'TIM_TS_ITR1', 'TIM_TS_ITR2', 'TIM_TS_ITR3',
    'TIM_TS_TI1F_ED', 'TIM_TS_TI1FP1', 'TIM_TS_TI2FP2', 'TIM_TS_ETRF',
    'TIM_TIxExternalCLK1Source_TI1', 'TIM_TIxExternalCLK1Source_TI2',
    'TIM_TIxExternalCLK1Source_TI1ED', 'TIM_ExtTRGPolarity_Inverted',
    'TIM_ExtTRGPolarity_NonInverted', 'TIM_PSCReloadMode_Update',
    'TIM_PSCReloadMode_Immediate', 'TIM_ForcedAction_Active',
    'TIM_ForcedAction_InActive', 'TIM_EncoderMode_TI1', 'TIM_EncoderMode_TI2',
    'TIM_EncoderMode_TI12', 'TIM_EventSource_Update', 'TIM_EventSource_CC1',
    'TIM_EventSource_CC2', 'TIM_EventSource_CC3', 'TIM_EventSource_CC4',
    'TIM_EventSource_Trigger', 'TIM_UpdateSource_Global', 'TIM_UpdateSource_Regular',
    'TIM_OCPreload_Enable', 'TIM_OCPreload_Disable', 'TIM_OCFast_Enable',
    'TIM_OCFast_Disable', 'TIM_OCClear_Enable', 'TIM_OCClear_Disable',
    'TIM_TRGOSource_Reset', 'TIM_TRGOSource_Enable', 'TIM_TRGOSource_Update',
    'TIM_TRGOSource_OC1', 'TIM_TRGOSource_OC1Ref', 'TIM_TRGOSource_OC2Ref',
    'TIM_TRGOSource_OC3Ref', 'TIM_TRGOSource_OC4Ref', 'TIM_SlaveMode_Reset',
    'TIM_SlaveMode_Gated', 'TIM_SlaveMode_Trigger', 'TIM_SlaveMode_External1',
    'TIM_MasterSlaveMode_Enable', 'TIM_MasterSlaveMode_Disable', 'TIM_FLAG_Update',
    'TIM_FLAG_CC1', 'TIM_FLAG_CC2', 'TIM_FLAG_CC3', 'TIM_FLAG_CC4', 'TIM_FLAG_Trigger',
    'TIM_FLAG_CC1OF', 'TIM_FLAG_CC2OF', 'TIM_FLAG_CC3OF', 'TIM_FLAG_CC4OF',
    'TIM_OCReferenceClear_ETRF', 'TIM_OCReferenceClear_OCREFCLR', 'TIM2_TIM10_OC',
    'TIM2_TIM5_TRGO', 'TIM3_TIM11_OC', 'TIM3_TIM5_TRGO', 'TIM9_GPIO', 'TIM9_LSE',
    'TIM9_TIM3_TRGO', 'TIM9_TS_IO', 'TIM10_GPIO', 'TIM10_LSI', 'TIM10_LSE', 'TIM10_RTC',
    'TIM10_RI', 'TIM10_ETR_LSE', 'TIM10_ETR_TIM9_TRGO', 'TIM11_GPIO', 'TIM11_MSI',
    'TIM11_HSE_RTC', 'TIM11_RI', 'TIM11_ETR_LSE', 'TIM11_ETR_TIM9_TRGO',
    'TIM_DMABurstLength_1Byte', 'TIM_DMABurstLength_2Bytes',
    'TIM_DMABurstLength_3Bytes', 'TIM_DMABurstLength_4Bytes',
    'TIM_DMABurstLength_5Bytes', 'TIM_DMABurstLength_6Bytes',
    'TIM_DMABurstLength_7Bytes', 'TIM_DMABurstLength_8Bytes',
    'TIM_DMABurstLength_9Bytes', 'TIM_DMABurstLength_10Bytes',
    'TIM_DMABurstLength_11Bytes', 'TIM_DMABurstLength_12Bytes',
    'TIM_DMABurstLength_13Bytes', 'TIM_DMABurstLength_14Bytes',
    'TIM_DMABurstLength_15Bytes', 'TIM_DMABurstLength_16Bytes',
    'TIM_DMABurstLength_17Bytes', 'TIM_DMABurstLength_18Bytes',
    'TIM_TimeBaseInitTypeDef', 'TIM_OCInitTypeDef', 'TIM_ICInitTypeDef',
    'NVIC_VectTab_RAM', 'NVIC_VectTab_FLASH', 'NVIC_LP_SEVONPEND', 'NVIC_LP_SLEEPDEEP',
    'NVIC_LP_SLEEPONEXIT', 'NVIC_PriorityGroup_0', 'NVIC_PriorityGroup_1',
    'NVIC_PriorityGroup_2', 'NVIC_PriorityGroup_3', 'NVIC_PriorityGroup_4',
    'SysTick_CLKSource_HCLK_Div8', 'SysTick_CLKSource_HCLK', 'NVIC_InitTypeDef',
    'EXTI_Mode_Interrupt', 'EXTI_Mode_Event', 'EXTI_Trigger_Rising',
    'EXTI_Trigger_Falling', 'EXTI_Trigger_Rising_Falling', 'EXTI_Line0', 'EXTI_Line1',
    'EXTI_Line2', 'EXTI_Line3', 'EXTI_Line4', 'EXTI_Line5', 'EXTI_Line6', 'EXTI_Line7',
    'EXTI_Line8', 'EXTI_Line9', 'EXTI_Line10', 'EXTI_Line11', 'EXTI_Line12',
    'EXTI_Line13', 'EXTI_Line14', 'EXTI_Line15', 'EXTI_Line16', 'EXTI_Line17',
    'EXTI_Line18', 'EXTI_Line19', 'EXTI_Line20', 'EXTI_Line21', 'EXTI_Line22',
    'EXTI_Line23', 'EXTI_InitTypeDef', 'LCD_Prescaler_1', 'LCD_Prescaler_2',
    'LCD_Prescaler_4', 'LCD_Prescaler_8', 'LCD_Prescaler_16', 'LCD_Prescaler_32',
    'LCD_Prescaler_64', 'LCD_Prescaler_128', 'LCD_Prescaler_256', 'LCD_Prescaler_512',
    'LCD_Prescaler_1024', 'LCD_Prescaler_2048', 'LCD_Prescaler_4096',
    'LCD_Prescaler_8192', 'LCD_Prescaler_16384', 'LCD_Prescaler_32768',
    'LCD_Divider_16', 'LCD_Divider_17', 'LCD_Divider_18', 'LCD_Divider_19',
    'LCD_Divider_20', 'LCD_Divider_21', 'LCD_Divider_22', 'LCD_Divider_23',
    'LCD_Divider_24', 'LCD_Divider_25', 'LCD_Divider_26', 'LCD_Divider_27',
    'LCD_Divider_28', 'LCD_Divider_29', 'LCD_Divider_30', 'LCD_Divider_31',
    'LCD_Duty_Static', 'LCD_Duty_1_2', 'LCD_Duty_1_3', 'LCD_Duty_1_4', 'LCD_Duty_1_8',
    'LCD_Bias_1_4', 'LCD_Bias_1_2', 'LCD_Bias_1_3', 'LCD_VoltageSource_Internal',
    'LCD_VoltageSource_External', 'LCD_IT_SOF', 'LCD_IT_UDD', 'LCD_PulseOnDuration_0',
    'LCD_PulseOnDuration_1', 'LCD_PulseOnDuration_2', 'LCD_PulseOnDuration_3',
    'LCD_PulseOnDuration_4', 'LCD_PulseOnDuration_5', 'LCD_PulseOnDuration_6',
    'LCD_PulseOnDuration_7', 'LCD_DeadTime_0', 'LCD_DeadTime_1', 'LCD_DeadTime_2',
    'LCD_DeadTime_3', 'LCD_DeadTime_4', 'LCD_DeadTime_5', 'LCD_DeadTime_6',
    'LCD_DeadTime_7', 'LCD_BlinkMode_Off', 'LCD_BlinkMode_SEG0_COM0',
    'LCD_BlinkMode_SEG0_AllCOM', 'LCD_BlinkMode_AllSEG_AllCOM',
    'LCD_BlinkFrequency_Div8', 'LCD_BlinkFrequency_Div16', 'LCD_BlinkFrequency_Div32',
    'LCD_BlinkFrequency_Div64', 'LCD_BlinkFrequency_Div128',
    'LCD_BlinkFrequency_Div256', 'LCD_BlinkFrequency_Div512',
    'LCD_BlinkFrequency_Div1024', 'LCD_Contrast_Level_0', 'LCD_Contrast_Level_1',
    'LCD_Contrast_Level_2', 'LCD_Contrast_Level_3', 'LCD_Contrast_Level_4',
    'LCD_Contrast_Level_5', 'LCD_Contrast_Level_6', 'LCD_Contrast_Level_7',
    'LCD_FLAG_ENS', 'LCD_FLAG_SOF', 'LCD_FLAG_UDR', 'LCD_FLAG_UDD', 'LCD_FLAG_RDY',
    'LCD_FLAG_FCRSF', 'LCD_RAMRegister_0', 'LCD_RAMRegister_1', 'LCD_RAMRegister_2',
    'LCD_RAMRegister_3', 'LCD_RAMRegister_4', 'LCD_RAMRegister_5', 'LCD_RAMRegister_6',
    'LCD_RAMRegister_7', 'LCD_RAMRegister_8', 'LCD_RAMRegister_9', 'LCD_RAMRegister_10',
    'LCD_RAMRegister_11', 'LCD_RAMRegister_12', 'LCD_RAMRegister_13',
    'LCD_RAMRegister_14', 'LCD_RAMRegister_15', 'LCD_InitTypeDef',
    'SPI_Direction_2Lines_FullDuplex', 'SPI_Direction_2Lines_RxOnly',
    'SPI_Direction_1Line_Rx', 'SPI_Direction_1Line_Tx', 'SPI_Mode_Master',
    'SPI_Mode_Slave', 'SPI_DataSize_16b', 'SPI_DataSize_8b', 'SPI_CPOL_Low',
    'SPI_CPOL_High', 'SPI_CPHA_1Edge', 'SPI_CPHA_2Edge', 'SPI_NSS_Soft', 'SPI_NSS_Hard',
    'SPI_BaudRatePrescaler_2', 'SPI_BaudRatePrescaler_4', 'SPI_BaudRatePrescaler_8',
    'SPI_BaudRatePrescaler_16', 'SPI_BaudRatePrescaler_32', 'SPI_BaudRatePrescaler_64',
    'SPI_BaudRatePrescaler_128', 'SPI_BaudRatePrescaler_256', 'SPI_FirstBit_MSB',
    'SPI_FirstBit_LSB', 'I2S_Mode_SlaveTx', 'I2S_Mode_SlaveRx', 'I2S_Mode_MasterTx',
    'I2S_Mode_MasterRx', 'I2S_Standard_Phillips', 'I2S_Standard_MSB',
    'I2S_Standard_LSB', 'I2S_Standard_PCMShort', 'I2S_Standard_PCMLong',
    'I2S_DataFormat_16b', 'I2S_DataFormat_16bextended', 'I2S_DataFormat_24b',
    'I2S_DataFormat_32b', 'I2S_MCLKOutput_Enable', 'I2S_MCLKOutput_Disable',
    'I2S_AudioFreq_192k', 'I2S_AudioFreq_96k', 'I2S_AudioFreq_48k', 'I2S_AudioFreq_44k',
    'I2S_AudioFreq_32k', 'I2S_AudioFreq_22k', 'I2S_AudioFreq_16k', 'I2S_AudioFreq_11k',
    'I2S_AudioFreq_8k', 'I2S_AudioFreq_Default', 'I2S_CPOL_Low', 'I2S_CPOL_High',
    'SPI_I2S_DMAReq_Tx', 'SPI_I2S_DMAReq_Rx', 'SPI_NSSInternalSoft_Set',
    'SPI_NSSInternalSoft_Reset', 'SPI_CRC_Tx', 'SPI_CRC_Rx', 'SPI_Direction_Rx',
    'SPI_Direction_Tx', 'SPI_I2S_IT_TXE', 'SPI_I2S_IT_RXNE', 'SPI_I2S_IT_ERR',
    'I2S_IT_UDR', 'SPI_I2S_IT_FRE', 'SPI_I2S_IT_OVR', 'SPI_IT_MODF', 'SPI_IT_CRCERR',
    'SPI_I2S_FLAG_RXNE', 'SPI_I2S_FLAG_TXE', 'I2S_FLAG_CHSIDE', 'I2S_FLAG_UDR',
    'SPI_FLAG_CRCERR', 'SPI_FLAG_MODF', 'SPI_I2S_FLAG_OVR', 'SPI_I2S_FLAG_BSY',
    'SPI_I2S_FLAG_FRE', 'SPI_DMAReq_Tx', 'SPI_DMAReq_Rx', 'SPI_IT_TXE', 'SPI_IT_RXNE',
    'SPI_IT_ERR', 'SPI_IT_OVR', 'SPI_FLAG_RXNE', 'SPI_FLAG_TXE', 'SPI_FLAG_OVR',
    'SPI_FLAG_BSY', 'SPI_InitTypeDef', 'I2S_InitTypeDef', 'IWDG_WriteAccess_Enable',
    'IWDG_WriteAccess_Disable', 'IWDG_Prescaler_4', 'IWDG_Prescaler_8',
    'IWDG_Prescaler_16', 'IWDG_Prescaler_32', 'IWDG_Prescaler_64', 'IWDG_Prescaler_128',
    'IWDG_Prescaler_256', 'IWDG_FLAG_PVU', 'IWDG_FLAG_RVU', 'SDIO_ClockEdge_Rising',
    'SDIO_ClockEdge_Falling', 'SDIO_ClockBypass_Disable', 'SDIO_ClockBypass_Enable',
    'SDIO_ClockPowerSave_Disable', 'SDIO_ClockPowerSave_Enable', 'SDIO_BusWide_1b',
    'SDIO_BusWide_4b', 'SDIO_BusWide_8b', 'SDIO_HardwareFlowControl_Disable',
    'SDIO_HardwareFlowControl_Enable', 'SDIO_PowerState_OFF', 'SDIO_PowerState_ON',
    'SDIO_IT_CCRCFAIL', 'SDIO_IT_DCRCFAIL', 'SDIO_IT_CTIMEOUT', 'SDIO_IT_DTIMEOUT',
    'SDIO_IT_TXUNDERR', 'SDIO_IT_RXOVERR', 'SDIO_IT_CMDREND', 'SDIO_IT_CMDSENT',
    'SDIO_IT_DATAEND', 'SDIO_IT_STBITERR', 'SDIO_IT_DBCKEND', 'SDIO_IT_CMDACT',
    'SDIO_IT_TXACT', 'SDIO_IT_RXACT', 'SDIO_IT_TXFIFOHE', 'SDIO_IT_RXFIFOHF',
    'SDIO_IT_TXFIFOF', 'SDIO_IT_RXFIFOF', 'SDIO_IT_TXFIFOE', 'SDIO_IT_RXFIFOE',
    'SDIO_IT_TXDAVL', 'SDIO_IT_RXDAVL', 'SDIO_IT_SDIOIT', 'SDIO_IT_CEATAEND',
    'SDIO_Response_No', 'SDIO_Response_Short', 'SDIO_Response_Long', 'SDIO_Wait_No',
    'SDIO_Wait_IT', 'SDIO_Wait_Pend', 'SDIO_CPSM_Disable', 'SDIO_CPSM_Enable',
    'SDIO_RESP1', 'SDIO_RESP2', 'SDIO_RESP3', 'SDIO_RESP4', 'SDIO_DataBlockSize_1b',
    'SDIO_DataBlockSize_2b', 'SDIO_DataBlockSize_4b', 'SDIO_DataBlockSize_8b',
    'SDIO_DataBlockSize_16b', 'SDIO_DataBlockSize_32b', 'SDIO_DataBlockSize_64b',
    'SDIO_DataBlockSize_128b', 'SDIO_DataBlockSize_256b', 'SDIO_DataBlockSize_512b',
    'SDIO_DataBlockSize_1024b', 'SDIO_DataBlockSize_2048b', 'SDIO_DataBlockSize_4096b',
    'SDIO_DataBlockSize_8192b', 'SDIO_DataBlockSize_16384b', 'SDIO_TransferDir_ToCard',
    'SDIO_TransferDir_ToSDIO', 'SDIO_TransferMode_Block', 'SDIO_TransferMode_Stream',
    'SDIO_DPSM_Disable', 'SDIO_DPSM_Enable', 'SDIO_FLAG_CCRCFAIL', 'SDIO_FLAG_DCRCFAIL',
    'SDIO_FLAG_CTIMEOUT', 'SDIO_FLAG_DTIMEOUT', 'SDIO_FLAG_TXUNDERR',
    'SDIO_FLAG_RXOVERR', 'SDIO_FLAG_CMDREND', 'SDIO_FLAG_CMDSENT', 'SDIO_FLAG_DATAEND',
    'SDIO_FLAG_STBITERR', 'SDIO_FLAG_DBCKEND', 'SDIO_FLAG_CMDACT', 'SDIO_FLAG_TXACT',
    'SDIO_FLAG_RXACT', 'SDIO_FLAG_TXFIFOHE', 'SDIO_FLAG_RXFIFOHF', 'SDIO_FLAG_TXFIFOF',
    'SDIO_FLAG_RXFIFOF', 'SDIO_FLAG_TXFIFOE', 'SDIO_FLAG_RXFIFOE', 'SDIO_FLAG_TXDAVL',
    'SDIO_FLAG_RXDAVL', 'SDIO_FLAG_SDIOIT', 'SDIO_FLAG_CEATAEND',
    'SDIO_ReadWaitMode_CLK', 'SDIO_ReadWaitMode_DATA2', 'SDIO_InitTypeDef',
    'SDIO_CmdInitTypeDef', 'SDIO_DataInitTypeDef', 'DAC_Trigger_None',
    'DAC_Trigger_T6_TRGO', 'DAC_Trigger_T7_TRGO', 'DAC_Trigger_T9_TRGO',
    'DAC_Trigger_T2_TRGO', 'DAC_Trigger_T4_TRGO', 'DAC_Trigger_Ext_IT9',
    'DAC_Trigger_Software', 'DAC_WaveGeneration_None', 'DAC_WaveGeneration_Noise',
    'DAC_WaveGeneration_Triangle', 'DAC_LFSRUnmask_Bit0', 'DAC_LFSRUnmask_Bits1_0',
    'DAC_LFSRUnmask_Bits2_0', 'DAC_LFSRUnmask_Bits3_0', 'DAC_LFSRUnmask_Bits4_0',
    'DAC_LFSRUnmask_Bits5_0', 'DAC_LFSRUnmask_Bits6_0', 'DAC_LFSRUnmask_Bits7_0',
    'DAC_LFSRUnmask_Bits8_0', 'DAC_LFSRUnmask_Bits9_0', 'DAC_LFSRUnmask_Bits10_0',
    'DAC_LFSRUnmask_Bits11_0', 'DAC_TriangleAmplitude_1', 'DAC_TriangleAmplitude_3',
    'DAC_TriangleAmplitude_7', 'DAC_TriangleAmplitude_15', 'DAC_TriangleAmplitude_31',
    'DAC_TriangleAmplitude_63', 'DAC_TriangleAmplitude_127',
    'DAC_TriangleAmplitude_255', 'DAC_TriangleAmplitude_511',
    'DAC_TriangleAmplitude_1023', 'DAC_TriangleAmplitude_2047',
    'DAC_TriangleAmplitude_4095', 'DAC_OutputBuffer_Enable', 'DAC_OutputBuffer_Disable',
    'DAC_Channel_1', 'DAC_Channel_2', 'DAC_Align_12b_R', 'DAC_Align_12b_L',
    'DAC_Align_8b_R', 'DAC_Wave_Noise', 'DAC_Wave_Triangle', 'DAC_IT_DMAUDR',
    'DAC_FLAG_DMAUDR', 'DAC_InitTypeDef', 'PWR_PVDLevel_0', 'PWR_PVDLevel_1',
    'PWR_PVDLevel_2', 'PWR_PVDLevel_3', 'PWR_PVDLevel_4', 'PWR_PVDLevel_5',
    'PWR_PVDLevel_6', 'PWR_PVDLevel_7', 'PWR_WakeUpPin_1', 'PWR_WakeUpPin_2',
    'PWR_WakeUpPin_3', 'PWR_VoltageScaling_Range1', 'PWR_VoltageScaling_Range2',
    'PWR_VoltageScaling_Range3', 'PWR_Regulator_ON', 'PWR_Regulator_LowPower',
    'PWR_SLEEPEntry_WFI', 'PWR_SLEEPEntry_WFE', 'PWR_STOPEntry_WFI',
    'PWR_STOPEntry_WFE', 'PWR_FLAG_WU', 'PWR_FLAG_SB', 'PWR_FLAG_PVDO',
    'PWR_FLAG_VREFINTRDY', 'PWR_FLAG_VOS', 'PWR_FLAG_REGLP', 'FSMC_Bank1_NORSRAM1',
    'FSMC_Bank1_NORSRAM2', 'FSMC_Bank1_NORSRAM3', 'FSMC_Bank1_NORSRAM4',
    'FSMC_DataAddressMux_Disable', 'FSMC_DataAddressMux_Enable', 'FSMC_MemoryType_SRAM',
    'FSMC_MemoryType_PSRAM', 'FSMC_MemoryType_NOR', 'FSMC_MemoryDataWidth_8b',
    'FSMC_MemoryDataWidth_16b', 'FSMC_BurstAccessMode_Disable',
    'FSMC_BurstAccessMode_Enable', 'FSMC_AsynchronousWait_Disable',
    'FSMC_AsynchronousWait_Enable', 'FSMC_WaitSignalPolarity_Low',
    'FSMC_WaitSignalPolarity_High', 'FSMC_WrapMode_Disable', 'FSMC_WrapMode_Enable',
    'FSMC_WaitSignalActive_BeforeWaitState', 'FSMC_WaitSignalActive_DuringWaitState',
    'FSMC_WriteOperation_Disable', 'FSMC_WriteOperation_Enable',
    'FSMC_WaitSignal_Disable', 'FSMC_WaitSignal_Enable', 'FSMC_ExtendedMode_Disable',
    'FSMC_ExtendedMode_Enable', 'FSMC_WriteBurst_Disable', 'FSMC_WriteBurst_Enable',
    'FSMC_AccessMode_A', 'FSMC_AccessMode_B', 'FSMC_AccessMode_C', 'FSMC_AccessMode_D',
    'FSMC_NORSRAMTimingInitTypeDef', 'I2C_Mode_I2C', 'I2C_Mode_SMBusDevice',
    'I2C_Mode_SMBusHost', 'I2C_DutyCycle_16_9', 'I2C_DutyCycle_2', 'I2C_Ack_Enable',
    'I2C_Ack_Disable', 'I2C_Direction_Transmitter', 'I2C_Direction_Receiver',
    'I2C_AcknowledgedAddress_7bit', 'I2C_AcknowledgedAddress_10bit', 'I2C_Register_CR1',
    'I2C_Register_CR2', 'I2C_Register_OAR1', 'I2C_Register_OAR2', 'I2C_Register_DR',
    'I2C_Register_SR1', 'I2C_Register_SR2', 'I2C_Register_CCR', 'I2C_Register_TRISE',
    'I2C_SMBusAlert_Low', 'I2C_SMBusAlert_High', 'I2C_PECPosition_Next',
    'I2C_PECPosition_Current', 'I2C_NACKPosition_Next', 'I2C_NACKPosition_Current',
    'I2C_IT_BUF', 'I2C_IT_EVT', 'I2C_IT_ERR', 'I2C_IT_SMBALERT', 'I2C_IT_TIMEOUT',
    'I2C_IT_PECERR', 'I2C_IT_OVR', 'I2C_IT_AF', 'I2C_IT_ARLO', 'I2C_IT_BERR',
    'I2C_IT_TXE', 'I2C_IT_RXNE', 'I2C_IT_STOPF', 'I2C_IT_ADD10', 'I2C_IT_BTF',
    'I2C_IT_ADDR', 'I2C_IT_SB', 'I2C_FLAG_DUALF', 'I2C_FLAG_SMBHOST',
    'I2C_FLAG_SMBDEFAULT', 'I2C_FLAG_GENCALL', 'I2C_FLAG_TRA', 'I2C_FLAG_BUSY',
    'I2C_FLAG_MSL', 'I2C_FLAG_SMBALERT', 'I2C_FLAG_TIMEOUT', 'I2C_FLAG_PECERR',
    'I2C_FLAG_OVR', 'I2C_FLAG_AF', 'I2C_FLAG_ARLO', 'I2C_FLAG_BERR', 'I2C_FLAG_TXE',
    'I2C_FLAG_RXNE', 'I2C_FLAG_STOPF', 'I2C_FLAG_ADD10', 'I2C_FLAG_BTF',
    'I2C_FLAG_ADDR', 'I2C_FLAG_SB', 'I2C_EVENT_MASTER_MODE_SELECT',
    'I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED',
    'I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED', 'I2C_EVENT_MASTER_MODE_ADDRESS10',
    'I2C_EVENT_MASTER_BYTE_RECEIVED', 'I2C_EVENT_MASTER_BYTE_TRANSMITTING',
    'I2C_EVENT_MASTER_BYTE_TRANSMITTED', 'I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED',
    'I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED',
    'I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED',
    'I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED',
    'I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED', 'I2C_EVENT_SLAVE_BYTE_RECEIVED',
    'I2C_EVENT_SLAVE_STOP_DETECTED', 'I2C_EVENT_SLAVE_BYTE_TRANSMITTED',
    'I2C_EVENT_SLAVE_BYTE_TRANSMITTING', 'I2C_EVENT_SLAVE_ACK_FAILURE',
    'I2C_InitTypeDef']
