Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/anhho7/.cadence/rc.gui'.
Finished loading tool scripts (6 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
               Version v12.10-s012_1 (64-bit), built Jan 26 2013


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 690 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Notice: Upcoming end of support for Linux 32-bit.
Support for Linux 32-bit will be discontinued starting with the RC 13.1 release.
To ensure continued access to the forthcoming releases, RC 13.1 and up, you are
advised to start the transitioning to Linux 64-bit.

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  dp_perform_rewriting_operations
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
            design  ovf_current_verification_directory
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  logic0_driven
               net  logic1_driven
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_area_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  enable_parallel_iopt
              root  exact_match_seqs_async_controls
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
================================================================================

GUI is already visible.
rc:/> Sourcing '/home/anhho7/Desktop/EE465/ProjectRTL/rc/syn/scripts/run_synth.tcl' (Wed Dec 17 12:16:54 -0600 2014)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Wed Dec 17 12:16:55 -0600 2014)...
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'GCC' from file '../rtl/GCC.v'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'j' in module 'Comparator' in file '../rtl/Comparator.v' on line 14.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'i' in module 'Comparator' in file '../rtl/Comparator.v' on line 14.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'READY' in module 'GCC' in file '../rtl/GCC.v' on line 9, column 13.
        : Use the 'hdl_undriven_output_port_value' attribute to control treatment of undriven output port during elaboration.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'GCC'.
Checking out license 'RTL_Compiler_Adv_Phys_Option'... (0 seconds elapsed)
  Setting attribute of design 'GCC': 'retime' = true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      4 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      3 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 710, Cells unusable for mapping: 101.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 428 usable logic and 280 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 19 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'auto_ungroup_ok', object type: 'subdesign'
        : Kindly use the new attribute 'ungroup_ok' which works across the flow.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_212'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_212'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_210'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_210'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_214'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_214'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_213'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_213'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_211'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'GCC_csa_cluster_211'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_211'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'GCC_csa_cluster_211'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_215'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_215'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_215'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_215'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_216'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_216'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_216'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_216'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_217'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_217'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_217'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_217'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_218'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_218'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_218'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_218'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_219'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_219'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_219'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_219'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_220'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_220'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_csa_cluster_220'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_csa_cluster_220'... Accepted.
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'lt_44_15' and 'gt_40_15' in subdesign 'Comparator'.
	: RTL resource sharing move has been accepted
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'gt_16_10' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'gt_24_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'gt_32_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'lt_20_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'lt_28_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'lt_36_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance0_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance0_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance1_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance1_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance2_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance2_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance3_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance3_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance4_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance4_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance5_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance5_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP953' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP958' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP963' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP968' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP973' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP978' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP983' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP988' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP993' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP998' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP1003' to slow architecture.
Mapping GCC to gates.
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        : Latches cannot be handled by retiming.
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]
  Constraining GCC for retiming
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]
  Done constraining GCC for retiming
Mapping GCC to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            139		100%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        139		100%
Total CG Modules                        0
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'Compare23/max_reg[1]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'Compare23/max_reg[2]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'Compare45/max_reg[1]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'Compare45/max_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'compare01/max_reg[1]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'compare01/max_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'Compare0123/max_reg[2]'.
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:  -681 ps
Target path end-point (Pin: Xcc_reg[0]/Xcc_reg[0]/d)

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                36087     -943 
            Worst cost_group: CLK, WNS: -943.0
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[2]/Xcc_reg[2]/D
 
Global incremental target info
==============================
Cost Group 'CLK' target slack:  -943 ps
Target path end-point (Pin: Xcc_reg[6]/Xcc_reg[6]/D (DFQD1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               29476     -952 
            Worst cost_group: CLK, WNS: -952.6
            Path: w_reg[1][3]/w_reg[1][3]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
Info    : Using '4' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '44' more seconds during global map.

  Done mapping GCC
  Incrementally optimizing GCC
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 29476     -952         0        0
            Worst cost_group: CLK, WNS: -952.6
            Path: w_reg[1][3]/w_reg[1][3]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs            29078     -949         0        0
            Worst cost_group: CLK, WNS: -949.8
            Path: w_reg[1][3]/w_reg[1][3]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                29078     -949         0        0
            Worst cost_group: CLK, WNS: -949.8
            Path: w_reg[1][3]/w_reg[1][3]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 incr_delay                29816     -870         0        0
            Worst cost_group: CLK, WNS: -870.8
            Path: w_reg[5][2]/w_reg[5][2]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 incr_delay                30081     -853         0        0
            Worst cost_group: CLK, WNS: -853.0
            Path: w_reg[3][3]/w_reg[3][3]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 incr_delay                30206     -843         0        0
            Worst cost_group: CLK, WNS: -843.1
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 incr_delay                30285     -837         0        0
            Worst cost_group: CLK, WNS: -837.5
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 incr_delay                30345     -829         0        0
            Worst cost_group: CLK, WNS: -829.6
            Path: w_reg[3][2]/w_reg[3][2]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 incr_delay                30397     -824         0        0
            Worst cost_group: CLK, WNS: -824.1
            Path: w_reg[2][3]/w_reg[2][3]/CP --> Ycc_reg[2]/Ycc_reg[2]/D
 incr_delay                30471     -820         0        0
            Worst cost_group: CLK, WNS: -820.5
            Path: w_reg[5][2]/w_reg[5][2]/CP --> Ycc_reg[2]/Ycc_reg[2]/D
 incr_delay                30524     -817         0        0
            Worst cost_group: CLK, WNS: -817.8
            Path: w_reg[1][1]/w_reg[1][1]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 incr_delay                30565     -815         0        0
            Worst cost_group: CLK, WNS: -815.2
            Path: w_reg[5][2]/w_reg[5][2]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 incr_delay                30609     -813         0        0
            Worst cost_group: CLK, WNS: -813.1
            Path: w_reg[5][2]/w_reg[5][2]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 incr_delay                30684     -809         0        0
            Worst cost_group: CLK, WNS: -809.0
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Ycc_reg[2]/Ycc_reg[2]/D
 incr_delay                30724     -804         0        0
            Worst cost_group: CLK, WNS: -804.5
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 incr_delay                30767     -800         0        0
            Worst cost_group: CLK, WNS: -800.2
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 incr_delay                30773     -800         0        0
            Worst cost_group: CLK, WNS: -800.1
            Path: w_reg[4][2]/w_reg[4][2]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 incr_delay                30774     -799         0        0
            Worst cost_group: CLK, WNS: -799.8
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 incr_delay                30782     -799         0        0
            Worst cost_group: CLK, WNS: -799.7
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 incr_delay                30782     -799         0        0
            Worst cost_group: CLK, WNS: -799.7
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 init_drc                  30782     -799         0        0
            Worst cost_group: CLK, WNS: -799.7
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 init_area                 30782     -799         0        0
            Worst cost_group: CLK, WNS: -799.7
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 undup                     30765     -799         0        0
            Worst cost_group: CLK, WNS: -799.7
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 rem_buf                   30654     -799         0        0
            Worst cost_group: CLK, WNS: -799.7
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 rem_inv                   30455     -799         0        0
            Worst cost_group: CLK, WNS: -799.7
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 merge_bi                  30331     -799         0        0
            Worst cost_group: CLK, WNS: -799.7
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 io_phase                  30239     -799         0        0
            Worst cost_group: CLK, WNS: -799.7
            Path: w_reg[3][1]/w_reg[3][1]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 gate_comp                 30002     -799         0        0
            Worst cost_group: CLK, WNS: -799.7
            Path: w_reg[3][3]/w_reg[3][3]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 gcomp_mog                 30002     -799         0        0
            Worst cost_group: CLK, WNS: -799.7
            Path: w_reg[3][3]/w_reg[3][3]/CP --> Xcc_reg[0]/Xcc_reg[0]/D
 glob_area                 29649     -799         0        0
            Worst cost_group: CLK, WNS: -799.3
            Path: w_reg[3][1]/w_reg[3][1]/CP --> Xcc_reg[2]/Xcc_reg[2]/D
 area_down                 29431     -799         0        0
            Worst cost_group: CLK, WNS: -799.3
            Path: w_reg[3][3]/w_reg[3][3]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 rem_buf                   29414     -799         0        0
            Worst cost_group: CLK, WNS: -799.3
            Path: w_reg[1][0]/w_reg[1][0]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 rem_inv                   29385     -799         0        0
            Worst cost_group: CLK, WNS: -799.3
            Path: w_reg[1][0]/w_reg[1][0]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 merge_bi                  29373     -799         0        0
            Worst cost_group: CLK, WNS: -799.3
            Path: w_reg[3][3]/w_reg[3][3]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                29373     -799         0        0
            Worst cost_group: CLK, WNS: -799.3
            Path: w_reg[3][3]/w_reg[3][3]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 incr_delay                29493     -792         0        0
            Worst cost_group: CLK, WNS: -792.5
            Path: y_reg[2][6]/y_reg[2][6]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 incr_delay                29496     -792         0        0
            Worst cost_group: CLK, WNS: -792.4
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 init_drc                  29496     -792         0        0
            Worst cost_group: CLK, WNS: -792.4
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 init_area                 29496     -792         0        0
            Worst cost_group: CLK, WNS: -792.4
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 undup                     29495     -792         0        0
            Worst cost_group: CLK, WNS: -792.4
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 rem_buf                   29489     -792         0        0
            Worst cost_group: CLK, WNS: -792.4
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 rem_inv                   29470     -792         0        0
            Worst cost_group: CLK, WNS: -792.4
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Ycc_reg[7]/Ycc_reg[7]/D
 merge_bi                  29460     -792         0        0
            Worst cost_group: CLK, WNS: -792.4
            Path: w_reg[3][3]/w_reg[3][3]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 io_phase                  29442     -792         0        0
            Worst cost_group: CLK, WNS: -792.4
            Path: w_reg[4][0]/w_reg[4][0]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 gate_comp                 29375     -792         0        0
            Worst cost_group: CLK, WNS: -792.4
            Path: w_reg[4][0]/w_reg[4][0]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 glob_area                 29280     -792         0        0
            Worst cost_group: CLK, WNS: -792.4
            Path: w_reg[3][3]/w_reg[3][3]/CP --> Xcc_reg[7]/Xcc_reg[7]/D
 area_down                 29215     -792         0        0
            Worst cost_group: CLK, WNS: -792.4
            Path: w_reg[1][2]/w_reg[1][2]/CP --> Ycc_reg[5]/Ycc_reg[5]/D

  Done mapping GCC
   
  Pre-retime summary
  ===========================
  Slack               : -836 ps
  Number of registers : 139
   
  Retiming GCC
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]
   
  Post-retime summary
  ===========================
  Slack               : -836 ps
  Number of registers : 150
   
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]/pins_in/EN'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        115		 76%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            19		 13%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      16		 11%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        150		100%
Total CG Modules                        10
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:  -523 ps
Target path end-point (Pin: Ycc_reg[1]/d)

Cost Group 'cg_enable_group_CLK' target slack:    76 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (CKLNQD1/E))

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                37975     -828 
            Worst cost_group: CLK, WNS: -828.9
            Path: retime_s1_14_reg/CP --> Ycc_reg[7]/D
 
Global incremental target info
==============================
Cost Group 'CLK' target slack:  -828 ps
Target path end-point (Pin: Ycc_reg[7]/D (DFQD1/D))

Cost Group 'cg_enable_group_CLK' target slack:    48 ps
Target path end-point (Pin: RC_CG_HIER_INST4/RC_CGIC_INST/E (CKLNQD1/E))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               29935     -857 
            Worst cost_group: CLK, WNS: -857.8
            Path: y_reg[4][3]/CP --> Ycc_reg[0]/D
Info    : Using '3' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '21' more seconds during global map.
Info    : Using '4' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '78' more seconds during global map.
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC12.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'GCC' in file 'fv/GCC/rtl_to_g1.do' ...
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'GCC' in file 'fv/GCC/rtl_to_g1_withoutovf.do' ...
  Decloning clock-gating logic from /designs/GCC
Clock-gating declone status
===========================
Total number of clock-gating instances before: 10
Total number of clock-gating instances after : 7
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 29916     -857         0        0
            Worst cost_group: CLK, WNS: -857.8
            Path: y_reg[4][3]/CP --> Ycc_reg[0]/D
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs            29435     -857         0        0
            Worst cost_group: CLK, WNS: -857.4
            Path: y_reg[5][6]/CP --> Ycc_reg[0]/D
 hi_fo_buf                 29435     -857         0        0
            Worst cost_group: CLK, WNS: -857.4
            Path: y_reg[5][6]/CP --> Ycc_reg[0]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                29435     -857         0        0
            Worst cost_group: CLK, WNS: -857.4
            Path: y_reg[5][6]/CP --> Ycc_reg[0]/D
 incr_delay                30532     -762         0        0
            Worst cost_group: CLK, WNS: -762.4
            Path: w_reg[0][1]/CP --> Xcc_reg[1]/D
 incr_delay                30894     -742         0        0
            Worst cost_group: CLK, WNS: -742.6
            Path: w_reg[1][0]/CP --> Xcc_reg[1]/D
 incr_delay                31087     -732         0        0
            Worst cost_group: CLK, WNS: -732.8
            Path: w_reg[3][3]/CP --> Ycc_reg[3]/D
 incr_delay                31148     -727         0        0
            Worst cost_group: CLK, WNS: -727.2
            Path: w_reg[4][3]/CP --> Ycc_reg[0]/D
 incr_delay                31224     -722         0        0
            Worst cost_group: CLK, WNS: -722.1
            Path: w_reg[5][3]/CP --> Xcc_reg[2]/D
 incr_delay                31335     -716         0        0
            Worst cost_group: CLK, WNS: -716.9
            Path: w_reg[5][1]/CP --> Xcc_reg[1]/D
 incr_delay                31436     -712         0        0
            Worst cost_group: CLK, WNS: -712.7
            Path: w_reg[5][1]/CP --> Ycc_reg[3]/D
 incr_delay                31460     -711         0        0
            Worst cost_group: CLK, WNS: -711.1
            Path: w_reg[3][3]/CP --> Ycc_reg[0]/D
 incr_delay                31482     -710         0        0
            Worst cost_group: CLK, WNS: -710.5
            Path: w_reg[3][3]/CP --> Ycc_reg[3]/D
 incr_delay                31535     -708         0        0
            Worst cost_group: CLK, WNS: -708.4
            Path: w_reg[5][1]/CP --> Xcc_reg[2]/D
 incr_delay                31570     -706         0        0
            Worst cost_group: CLK, WNS: -706.8
            Path: w_reg[3][3]/CP --> Ycc_reg[0]/D
 incr_delay                31637     -703         0        0
            Worst cost_group: CLK, WNS: -703.1
            Path: retime_s1_17_reg/CP --> Xcc_reg[2]/D
 incr_delay                31696     -699         0        0
            Worst cost_group: CLK, WNS: -699.9
            Path: w_reg[5][1]/CP --> Xcc_reg[1]/D
 incr_delay                31594     -697         0        0
            Worst cost_group: CLK, WNS: -697.1
            Path: w_reg[2][3]/CP --> Ycc_reg[0]/D
 incr_delay                31762     -685         0        0
            Worst cost_group: CLK, WNS: -685.5
            Path: w_reg[0][1]/CP --> Xcc_reg[3]/D
 incr_delay                31959     -668         0        0
            Worst cost_group: CLK, WNS: -668.1
            Path: w_reg[0][1]/CP --> Xcc_reg[3]/D
 incr_delay                32054     -656         0        0
            Worst cost_group: CLK, WNS: -656.5
            Path: w_reg[2][0]/CP --> Ycc_reg[3]/D
 incr_delay                32050     -646         0        0
            Worst cost_group: CLK, WNS: -646.9
            Path: w_reg[5][3]/CP --> Ycc_reg[0]/D
 incr_delay                32082     -642         0        0
            Worst cost_group: CLK, WNS: -642.5
            Path: w_reg[4][1]/CP --> Ycc_reg[0]/D
 incr_delay                32113     -636         0        0
            Worst cost_group: CLK, WNS: -636.0
            Path: w_reg[3][3]/CP --> Ycc_reg[3]/D
 incr_delay                32193     -630         0        0
            Worst cost_group: CLK, WNS: -630.0
            Path: w_reg[2][3]/CP --> Ycc_reg[0]/D
 incr_delay                32261     -625         0        0
            Worst cost_group: CLK, WNS: -625.8
            Path: w_reg[3][3]/CP --> Ycc_reg[3]/D
 incr_delay                32263     -625         0        0
            Worst cost_group: CLK, WNS: -625.7
            Path: w_reg[3][3]/CP --> Ycc_reg[3]/D
 incr_delay                32412     -614         0        0
            Worst cost_group: CLK, WNS: -614.9
            Path: w_reg[2][3]/CP --> Xcc_reg[2]/D
 incr_delay                32419     -614         0        0
            Worst cost_group: CLK, WNS: -614.1
            Path: w_reg[5][1]/CP --> Xcc_reg[5]/D
 incr_delay                32419     -614         0        0
            Worst cost_group: CLK, WNS: -614.1
            Path: w_reg[5][1]/CP --> Xcc_reg[5]/D
 incr_delay                32430     -612         0        0
            Worst cost_group: CLK, WNS: -612.8
            Path: w_reg[5][1]/CP --> Xcc_reg[5]/D
 incr_delay                32417     -611         0        0
            Worst cost_group: CLK, WNS: -611.5
            Path: y_reg[2][3]/CP --> Ycc_reg[0]/D
 incr_delay                32653     -606         0        0
            Worst cost_group: CLK, WNS: -606.3
            Path: retime_s1_16_reg/CP --> Ycc_reg[0]/D
 incr_delay                32689     -603         0        0
            Worst cost_group: CLK, WNS: -603.6
            Path: w_reg[5][3]/CP --> Ycc_reg[0]/D
 init_drc                  32689     -603         0        0
            Worst cost_group: CLK, WNS: -603.6
            Path: w_reg[5][3]/CP --> Ycc_reg[0]/D
 init_area                 32689     -603         0        0
            Worst cost_group: CLK, WNS: -603.6
            Path: w_reg[5][3]/CP --> Ycc_reg[0]/D
 rem_buf                   32480     -603         0        0
            Worst cost_group: CLK, WNS: -603.6
            Path: w_reg[4][1]/CP --> Xcc_reg[2]/D
 rem_inv                   32028     -603         0        0
            Worst cost_group: CLK, WNS: -603.6
            Path: w_reg[5][0]/CP --> Xcc_reg[2]/D
 merge_bi                  31865     -603         0        0
            Worst cost_group: CLK, WNS: -603.6
            Path: w_reg[5][0]/CP --> Xcc_reg[2]/D
 rem_inv_qb                31857     -603         0        0
            Worst cost_group: CLK, WNS: -603.6
            Path: w_reg[5][0]/CP --> Xcc_reg[2]/D
 seq_res_area              31855     -603         0        0
            Worst cost_group: CLK, WNS: -603.6
            Path: w_reg[5][0]/CP --> Xcc_reg[2]/D
 io_phase                  31721     -603         0        0
            Worst cost_group: CLK, WNS: -603.6
            Path: w_reg[3][3]/CP --> Xcc_reg[2]/D
 gate_comp                 31431     -603         0        0
            Worst cost_group: CLK, WNS: -603.6
            Path: retime_s1_13_reg/CP --> Xcc_reg[2]/D
 gcomp_mog                 31431     -603         0        0
            Worst cost_group: CLK, WNS: -603.6
            Path: retime_s1_13_reg/CP --> Xcc_reg[2]/D
 glob_area                 31091     -603         0        0
            Worst cost_group: CLK, WNS: -603.5
            Path: w_reg[0][1]/CP --> Xcc_reg[2]/D
 area_down                 30848     -603         0        0
            Worst cost_group: CLK, WNS: -603.5
            Path: w_reg[0][3]/CP --> Xcc_reg[2]/D
 rem_buf                   30810     -603         0        0
            Worst cost_group: CLK, WNS: -603.5
            Path: w_reg[0][3]/CP --> Xcc_reg[2]/D
 rem_inv                   30775     -603         0        0
            Worst cost_group: CLK, WNS: -603.5
            Path: w_reg[0][3]/CP --> Xcc_reg[2]/D
 merge_bi                  30754     -603         0        0
            Worst cost_group: CLK, WNS: -603.5
            Path: w_reg[5][0]/CP --> Xcc_reg[2]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                30754     -603         0        0
            Worst cost_group: CLK, WNS: -603.5
            Path: w_reg[5][0]/CP --> Xcc_reg[2]/D
 incr_delay                30743     -603         0        0
            Worst cost_group: CLK, WNS: -603.4
            Path: w_reg[1][1]/CP --> Xcc_reg[7]/D
 incr_delay                30792     -602         0        0
            Worst cost_group: CLK, WNS: -602.8
            Path: retime_s1_15_reg/CP --> Ycc_reg[0]/D
 incr_delay                30869     -600         0        0
            Worst cost_group: CLK, WNS: -600.8
            Path: w_reg[5][1]/CP --> Xcc_reg[2]/D
 incr_delay                30872     -600         0        0
            Worst cost_group: CLK, WNS: -600.5
            Path: w_reg[0][1]/CP --> Xcc_reg[2]/D
 incr_delay                30910     -598         0        0
            Worst cost_group: CLK, WNS: -598.0
            Path: w_reg[5][3]/CP --> Ycc_reg[0]/D
 incr_delay                30940     -597         0        0
            Worst cost_group: CLK, WNS: -597.8
            Path: w_reg[4][1]/CP --> Ycc_reg[0]/D
 incr_delay                30984     -596         0        0
            Worst cost_group: CLK, WNS: -596.1
            Path: w_reg[3][3]/CP --> Ycc_reg[0]/D
 incr_delay                31075     -592         0        0
            Worst cost_group: CLK, WNS: -592.3
            Path: w_reg[5][1]/CP --> Ycc_reg[4]/D
 incr_delay                31141     -590         0        0
            Worst cost_group: CLK, WNS: -590.3
            Path: w_reg[5][1]/CP --> Ycc_reg[4]/D
 incr_delay                31141     -590         0        0
            Worst cost_group: CLK, WNS: -590.2
            Path: w_reg[3][3]/CP --> Ycc_reg[4]/D
 incr_delay                31206     -586         0        0
            Worst cost_group: CLK, WNS: -586.5
            Path: w_reg[5][1]/CP --> Ycc_reg[4]/D
 incr_delay                31215     -586         0        0
            Worst cost_group: CLK, WNS: -586.3
            Path: w_reg[2][1]/CP --> Ycc_reg[4]/D
 incr_delay                31218     -586         0        0
            Worst cost_group: CLK, WNS: -586.3
            Path: w_reg[3][3]/CP --> Ycc_reg[4]/D
 incr_delay                31219     -586         0        0
            Worst cost_group: CLK, WNS: -586.1
            Path: w_reg[5][1]/CP --> Xcc_reg[5]/D
 incr_delay                31227     -585         0        0
            Worst cost_group: CLK, WNS: -585.1
            Path: w_reg[3][3]/CP --> Ycc_reg[4]/D
 incr_delay                31260     -584         0        0
            Worst cost_group: CLK, WNS: -584.6
            Path: w_reg[5][3]/CP --> Xcc_reg[5]/D
 incr_delay                31269     -583         0        0
            Worst cost_group: CLK, WNS: -583.6
            Path: w_reg[5][1]/CP --> Ycc_reg[0]/D
 incr_delay                31418     -577         0        0
            Worst cost_group: CLK, WNS: -577.2
            Path: w_reg[5][1]/CP --> Ycc_reg[0]/D
 incr_delay                31435     -576         0        0
            Worst cost_group: CLK, WNS: -576.6
            Path: w_reg[4][3]/CP --> Xcc_reg[5]/D
 incr_delay                31448     -575         0        0
            Worst cost_group: CLK, WNS: -575.3
            Path: w_reg[2][3]/CP --> Ycc_reg[0]/D
 incr_delay                31444     -575         0        0
            Worst cost_group: CLK, WNS: -575.2
            Path: w_reg[5][1]/CP --> Xcc_reg[5]/D
 incr_delay                31505     -571         0        0
            Worst cost_group: CLK, WNS: -571.9
            Path: w_reg[5][1]/CP --> Ycc_reg[0]/D
 incr_delay                31514     -571         0        0
            Worst cost_group: CLK, WNS: -571.8
            Path: w_reg[5][1]/CP --> Xcc_reg[1]/D
 incr_delay                31535     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: w_reg[5][1]/CP --> Ycc_reg[0]/D
 init_drc                  31535     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: w_reg[5][1]/CP --> Ycc_reg[0]/D
 init_area                 31535     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: w_reg[5][1]/CP --> Ycc_reg[0]/D
 undup                     31531     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: w_reg[5][1]/CP --> Ycc_reg[0]/D
 rem_buf                   31458     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: w_reg[5][3]/CP --> Xcc_reg[1]/D
 rem_inv                   31374     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: w_reg[3][1]/CP --> Xcc_reg[1]/D
 merge_bi                  31312     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: w_reg[5][3]/CP --> Xcc_reg[5]/D
 rem_inv_qb                31309     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: w_reg[5][3]/CP --> Xcc_reg[5]/D
 io_phase                  31239     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: w_reg[5][3]/CP --> Xcc_reg[5]/D
 gate_comp                 31121     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: w_reg[4][3]/CP --> Xcc_reg[5]/D
 glob_area                 30944     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: retime_s1_13_reg/CP --> Xcc_reg[4]/D
 area_down                 30812     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: w_reg[0][1]/CP --> Xcc_reg[4]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                30812     -571         0        0
            Worst cost_group: CLK, WNS: -571.0
            Path: w_reg[0][1]/CP --> Xcc_reg[4]/D
 incr_delay                30839     -570         0        0
            Worst cost_group: CLK, WNS: -570.4
            Path: w_reg[5][1]/CP --> Ycc_reg[0]/D
 incr_delay                30861     -569         0        0
            Worst cost_group: CLK, WNS: -569.7
            Path: retime_s1_15_reg/CP --> Ycc_reg[0]/D
 incr_delay                30904     -568         0        0
            Worst cost_group: CLK, WNS: -568.3
            Path: w_reg[0][1]/CP --> Xcc_reg[5]/D
 incr_delay                30932     -567         0        0
            Worst cost_group: CLK, WNS: -567.7
            Path: w_reg[5][1]/CP --> Xcc_reg[5]/D
 incr_delay                30941     -567         0        0
            Worst cost_group: CLK, WNS: -567.6
            Path: w_reg[5][1]/CP --> Xcc_reg[5]/D
 incr_delay                30951     -567         0        0
            Worst cost_group: CLK, WNS: -567.5
            Path: w_reg[5][1]/CP --> Ycc_reg[0]/D
 init_drc                  30951     -567         0        0
            Worst cost_group: CLK, WNS: -567.5
            Path: w_reg[5][1]/CP --> Ycc_reg[0]/D

  Done mapping GCC
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Sourcing '/home/anhho7/Desktop/EE465/ProjectRTL/rc/syn/scripts/run_synth.tcl' (Wed Dec 17 12:37:26 -0600 2014)...
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Freeing libraries in memory (tcbn65gpluswc.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'tcbn65gpluswc.lib'.

  Message Summary for Library tcbn65gpluswc.lib:
  **********************************************
  An unsupported construct was detected in this library. [LBR-40]: 4
  Found 'statetable' group in cell. [LBR-83]: 20
  Created nominal operating condition. [LBR-412]: 1
 
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Wed Dec 17 12:37:27 -0600 2014)...
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 714, Cells unusable for mapping: 97.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 432 usable logic and 280 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'GCC' from file '../rtl/GCC.v'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'j' in module 'Comparator' in file '../rtl/Comparator.v' on line 14.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'i' in module 'Comparator' in file '../rtl/Comparator.v' on line 14.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'READY' in module 'GCC' in file '../rtl/GCC.v' on line 9, column 13.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'GCC'.
Warning : Failed to generate G0 netlist because there are multiple top designs. [OVF-301]
        : Can not create one G0 netlist with multiple top designs.
        : G0 netlist can only be generated if there is exactly one top design.
  Setting attribute of design 'GCC': 'retime' = true
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
        : Specify a design by using the cd command to change to that design's directory or specify the design as an argument for the command.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin' named 'Failed' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.

Usage: create_clock  [-add] [-name <string>] [-comment <string>]
           [-domain <string>] -period <float> [-waveform <float>+]
           [-apply_inverted <port|pin>+] [<port|pin>+]

    [-add]:
        should the sources add or overwrite 
    [-name <string>]:
        name of the clock 
    [-comment <string>]:
        comment to be tagged with this command 
    [-domain <string>]:
        name of the clock domain for the clock 
    -period <float>:
        clock period 
    [-waveform <float>+]:
        waveform string 
    [-apply_inverted <port|pin>+]:
        sources of the clock that are inverted 
    [<port|pin>+]:
        sources that are not inverted 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '3' of the SDC file './scripts/design.sdc': create_clock -period 2.8 -waveform {0 1.4 } [get_ports {CLK}].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '4' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'CLK' [get_ports {X}].
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '5' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'CLK' [get_ports {Y}].
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '6' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'CLK' [get_ports {W}].
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      0 , failed      1 (runtime  0.00)
 "get_ports"               - successful      0 , failed      4 (runtime  0.00)
 "set_input_delay"         - successful      0 , failed      3 (runtime  0.00)
Warning : Total failed commands during read_sdc are 8
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'tcbn65gpluswc.lib', Total cells: 811, Usable cells: 710, Cells unusable for mapping: 101.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKLHQD1 CKLHQD2 ... and others.'
  Library has 428 usable logic and 280 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 19 hierarchical instances.
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'centery_rem_18_19' and 'centery_div_17_16' in design 'GCC_98'.
	: RTL resource sharing move has been accepted
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'centerx_rem_18_19' and 'centerx_div_17_16' in design 'GCC_98'.
	: RTL resource sharing move has been accepted
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_98_csa_cluster_213'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_98_csa_cluster_213'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_98_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_98_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_98_csa_cluster_211'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'GCC_98_csa_cluster_211'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_98_csa_cluster_212'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 4 CSA groups in module 'GCC_98_csa_cluster_212'... Rejected.
        Trying carrysave optimization (configuration 1 of 1) on module 'GCC_98_csa_cluster_212'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 2 CSA groups in module 'GCC_98_csa_cluster_212'... Accepted.
        Trying carrysave optimization (configuration 1 of 2) on module 'GCC_98_csa_cluster_214'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 8 CSA groups in module 'GCC_98_csa_cluster_214'... Accepted.
        Trying carrysave optimization (configuration 2 of 2) on module 'GCC_98_csa_cluster_214'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 20 CSA groups in module 'GCC_98_csa_cluster_214'... Rejected.
        Trying carrysave optimization (configuration 1 of 2) on module 'GCC_98_csa_cluster_214'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 8 CSA groups in module 'GCC_98_csa_cluster_214'... Accepted.
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'lt_44_15' and 'gt_40_15' in subdesign 'Comparator'.
	: RTL resource sharing move has been accepted
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'gt_16_10' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'gt_24_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'gt_32_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'lt_20_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'lt_28_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'lt_36_15' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'final_adder_add_36_1010' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'inc_add_se_0_2' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP998' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP1003' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP993' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP988' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP983' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP978' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP973' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP968' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP963' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP958' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'SUB_UNS_OP953' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance0_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance1_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance2_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance3_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance4_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance5_gt_13_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance0_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance1_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance2_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance3_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance4_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'distance5_gt_12_18' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'inc_ADD_UNS_OP_5' to slow architecture.
Info    : Performing pre-map downsize. [RTLOPT-16]
        : Downsize instance 'inc_ADD_UNS_OP1004_6' to slow architecture.
Mapping GCC_98 to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        123		 88%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      16		 12%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        139		100%
Total CG Modules                        7
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'Compare23/max_reg[1]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'Compare23/max_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'Compare45/max_reg[1]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'Compare45/max_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'compare01/max_reg[1]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'compare01/max_reg[2]'.
Info    : Replacing a latch with a logic constant 0. [GLO-14]
        : The instance is 'Compare0123/max_reg[2]'.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                14408        0 
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               14376        0 
Info    : Using '3' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '24' more seconds during global map.
Info    : Using '4' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '81' more seconds during global map.
  Decloning clock-gating logic from /designs/GCC_98
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 14376        0         0        0
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs            14270        0         0        0
 hi_fo_buf                 14270        0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                14270        0         0        0
 init_drc                  14270        0         0        0
 init_area                 14270        0         0        0
 undup                     14256        0         0        0
 merge_bi                  14230        0         0        0
 rem_inv_qb                14201        0         0        0
 gate_comp                 14179        0         0        0
 gcomp_mog                 14179        0         0        0
 glob_area                 14169        0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                14169        0         0        0
 init_drc                  14169        0         0        0
 init_area                 14169        0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                14169        0         0        0
 init_drc                  14169        0         0        0

  Done mapping GCC_98
Mapping GCC to gates.
Warning : The design contains sequential timing models. [RETIME-305]
        : The following sequential timing models will be excluded from retiming.
        : Sequential timing models cannot be handled by retiming.
        /designs/GCC/instances_hier/RC_CG_DECLONE_HIER_INST288989/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_DECLONE_HIER_INST/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST6/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST5/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST4/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST3/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST2/instances_seq/RC_CGIC_INST
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]
Warning : The design contains scan flops that cannot be unmapped. [RETIME-315]
        : The following scan flops will be excluded from retiming.
        : Set unmap_scan_flops attribute to true to allow unmapping scan flops.
        /designs/GCC/instances_seq/csa_tree_add_34_74_groupi_retime_s1_35_reg
        /designs/GCC/instances_seq/csa_tree_add_35_74_groupi_retime_s1_26_reg
  Constraining GCC for retiming
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]/pins_in/EN'.
Warning : The design contains sequential timing models. [RETIME-305]
        : The following sequential timing models will be excluded from retiming.
        /designs/GCC/instances_hier/RC_CG_HIER_INST6/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST5/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST4/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST3/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST2/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_DECLONE_HIER_INST288989/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_DECLONE_HIER_INST/instances_seq/RC_CGIC_INST
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]
Warning : The design contains scan flops that cannot be unmapped. [RETIME-315]
        : The following scan flops will be excluded from retiming.
        /designs/GCC/instances_seq/csa_tree_add_35_74_groupi_retime_s1_26_reg
        /designs/GCC/instances_seq/csa_tree_add_34_74_groupi_retime_s1_35_reg
Warning : The design contains scan flops that cannot be unmapped. [RETIME-315]
        : The following scan flops will be excluded from retiming.
        /designs/GCC/instances_seq/csa_tree_add_35_74_groupi_retime_s1_26_reg
        /designs/GCC/instances_seq/csa_tree_add_34_74_groupi_retime_s1_35_reg
  Done constraining GCC for retiming
Mapping GCC to gates.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]/pins_in/EN'.
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:  -170 ps
Target path end-point (Pin: Ycc_reg[7]/Ycc_reg[7]/d)

Cost Group 'cg_enable_group_CLK' target slack:    76 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (CKLNQD1/E))

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                28524     -454 
            Worst cost_group: CLK, WNS: -454.5
            Path: retime_s1_13_reg/retime_s1_13_reg/CP -->
                    Xcc_reg[5]/Xcc_reg[5]/D
 
Global incremental target info
==============================
Cost Group 'CLK' target slack:  -453 ps
Target path end-point (Pin: Xcc_reg[5]/Xcc_reg[5]/D (DFQD1/D))

Cost Group 'cg_enable_group_CLK' target slack:    48 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (CKLNQD1/E))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               22599     -463 
            Worst cost_group: CLK, WNS: -463.0
            Path: y_reg[5][6]/y_reg[5][6]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
Info    : Using '4' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '83' more seconds during global map.

  Done mapping GCC
  Incrementally optimizing GCC
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 22599     -463         0        0
            Worst cost_group: CLK, WNS: -463.0
            Path: y_reg[5][6]/y_reg[5][6]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs            22288     -462         0        0
            Worst cost_group: CLK, WNS: -462.9
            Path: w_reg[3][1]/w_reg[3][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                22288     -462         0        0
            Worst cost_group: CLK, WNS: -462.9
            Path: w_reg[3][1]/w_reg[3][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 incr_delay                22964     -392         0        0
            Worst cost_group: CLK, WNS: -392.3
            Path: w_reg[5][3]/w_reg[5][3]/CP --> Xcc_reg[1]/Xcc_reg[1]/D
 incr_delay                23298     -369         0        0
            Worst cost_group: CLK, WNS: -369.3
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Ycc_reg[2]/Ycc_reg[2]/D
 incr_delay                23508     -353         0        0
            Worst cost_group: CLK, WNS: -353.1
            Path: w_reg[5][0]/w_reg[5][0]/CP --> Ycc_reg[2]/Ycc_reg[2]/D
 incr_delay                23671     -340         0        0
            Worst cost_group: CLK, WNS: -340.9
            Path: w_reg[4][3]/w_reg[4][3]/CP --> Xcc_reg[6]/Xcc_reg[6]/D
 incr_delay                23734     -335         0        0
            Worst cost_group: CLK, WNS: -335.3
            Path: w_reg[1][1]/w_reg[1][1]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 incr_delay                23772     -332         0        0
            Worst cost_group: CLK, WNS: -332.9
            Path: retime_s1_14_reg/retime_s1_14_reg/CP -->
                    Ycc_reg[0]/Ycc_reg[0]/D
 incr_delay                23831     -329         0        0
            Worst cost_group: CLK, WNS: -329.9
            Path: x_reg[3][5]/x_reg[3][5]/CP --> Xcc_reg[2]/Xcc_reg[2]/D
 incr_delay                23859     -328         0        0
            Worst cost_group: CLK, WNS: -328.7
            Path: w_reg[4][0]/w_reg[4][0]/CP --> Xcc_reg[6]/Xcc_reg[6]/D
 incr_delay                23900     -325         0        0
            Worst cost_group: CLK, WNS: -325.8
            Path: w_reg[2][0]/w_reg[2][0]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 incr_delay                23926     -324         0        0
            Worst cost_group: CLK, WNS: -324.3
            Path: w_reg[2][0]/w_reg[2][0]/CP --> Ycc_reg[3]/Ycc_reg[3]/D
 incr_delay                23960     -321         0        0
            Worst cost_group: CLK, WNS: -321.6
            Path: w_reg[2][0]/w_reg[2][0]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 incr_delay                23976     -320         0        0
            Worst cost_group: CLK, WNS: -320.4
            Path: retime_s1_14_reg/retime_s1_14_reg/CP -->
                    Ycc_reg[0]/Ycc_reg[0]/D
 incr_delay                23990     -319         0        0
            Worst cost_group: CLK, WNS: -319.6
            Path: w_reg[2][0]/w_reg[2][0]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 incr_delay                23998     -318         0        0
            Worst cost_group: CLK, WNS: -318.7
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[2]/Xcc_reg[2]/D
 incr_delay                24021     -317         0        0
            Worst cost_group: CLK, WNS: -317.8
            Path: w_reg[0][1]/w_reg[0][1]/CP --> Xcc_reg[2]/Xcc_reg[2]/D
 incr_delay                24024     -317         0        0
            Worst cost_group: CLK, WNS: -317.3
            Path: w_reg[2][1]/w_reg[2][1]/CP --> Xcc_reg[2]/Xcc_reg[2]/D
 incr_delay                24084     -315         0        0
            Worst cost_group: CLK, WNS: -315.0
            Path: w_reg[2][0]/w_reg[2][0]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 incr_delay                24090     -314         0        0
            Worst cost_group: CLK, WNS: -314.3
            Path: w_reg[0][0]/w_reg[0][0]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 incr_delay                24103     -313         0        0
            Worst cost_group: CLK, WNS: -313.9
            Path: w_reg[3][1]/w_reg[3][1]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 incr_delay                24119     -312         0        0
            Worst cost_group: CLK, WNS: -312.6
            Path: w_reg[5][3]/w_reg[5][3]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 incr_delay                24180     -309         0        0
            Worst cost_group: CLK, WNS: -309.3
            Path: w_reg[5][0]/w_reg[5][0]/CP --> Ycc_reg[3]/Ycc_reg[3]/D
 incr_delay                24207     -308         0        0
            Worst cost_group: CLK, WNS: -308.4
            Path: w_reg[5][0]/w_reg[5][0]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 incr_delay                24210     -308         0        0
            Worst cost_group: CLK, WNS: -308.0
            Path: w_reg[1][1]/w_reg[1][1]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 init_drc                  24210     -308         0        0
            Worst cost_group: CLK, WNS: -308.0
            Path: w_reg[1][1]/w_reg[1][1]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 init_area                 24210     -308         0        0
            Worst cost_group: CLK, WNS: -308.0
            Path: w_reg[1][1]/w_reg[1][1]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 undup                     24207     -308         0        0
            Worst cost_group: CLK, WNS: -308.0
            Path: w_reg[1][1]/w_reg[1][1]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 rem_buf                   24128     -308         0        0
            Worst cost_group: CLK, WNS: -308.0
            Path: w_reg[1][1]/w_reg[1][1]/CP --> Ycc_reg[0]/Ycc_reg[0]/D
 rem_inv                   23868     -308         0        0
            Worst cost_group: CLK, WNS: -308.0
            Path: w_reg[1][1]/w_reg[1][1]/CP --> Xcc_reg[2]/Xcc_reg[2]/D
 merge_bi                  23706     -307         0        0
            Worst cost_group: CLK, WNS: -307.9
            Path: w_reg[5][0]/w_reg[5][0]/CP --> Xcc_reg[2]/Xcc_reg[2]/D
 io_phase                  23639     -307         0        0
            Worst cost_group: CLK, WNS: -307.9
            Path: w_reg[5][0]/w_reg[5][0]/CP --> Xcc_reg[2]/Xcc_reg[2]/D
 gate_comp                 23450     -307         0        0
            Worst cost_group: CLK, WNS: -307.9
            Path: w_reg[0][1]/w_reg[0][1]/CP --> Xcc_reg[2]/Xcc_reg[2]/D
 gcomp_mog                 23450     -307         0        0
            Worst cost_group: CLK, WNS: -307.9
            Path: w_reg[0][1]/w_reg[0][1]/CP --> Xcc_reg[2]/Xcc_reg[2]/D
 glob_area                 23172     -307         0        0
            Worst cost_group: CLK, WNS: -307.9
            Path: w_reg[0][1]/w_reg[0][1]/CP --> Xcc_reg[3]/Xcc_reg[3]/D
 area_down                 23012     -307         0        0
            Worst cost_group: CLK, WNS: -307.9
            Path: w_reg[2][0]/w_reg[2][0]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 rem_buf                   23001     -307         0        0
            Worst cost_group: CLK, WNS: -307.9
            Path: x_reg[4][3]/x_reg[4][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 rem_inv                   22971     -307         0        0
            Worst cost_group: CLK, WNS: -307.9
            Path: retime_s1_15_reg/retime_s1_15_reg/CP -->
                    Ycc_reg[3]/Ycc_reg[3]/D
 merge_bi                  22950     -307         0        0
            Worst cost_group: CLK, WNS: -307.9
            Path: w_reg[4][1]/w_reg[4][1]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                22950     -307         0        0
            Worst cost_group: CLK, WNS: -307.9
            Path: w_reg[4][1]/w_reg[4][1]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 incr_delay                23035     -305         0        0
            Worst cost_group: CLK, WNS: -305.5
            Path: y_reg[1][7]/y_reg[1][7]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 incr_delay                23166     -302         0        0
            Worst cost_group: CLK, WNS: -302.9
            Path: w_reg[2][3]/w_reg[2][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 incr_delay                23201     -302         0        0
            Worst cost_group: CLK, WNS: -302.1
            Path: w_reg[5][0]/w_reg[5][0]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 incr_delay                23226     -301         0        0
            Worst cost_group: CLK, WNS: -301.0
            Path: w_reg[5][1]/w_reg[5][1]/CP --> Ycc_reg[4]/Ycc_reg[4]/D
 incr_delay                23232     -300         0        0
            Worst cost_group: CLK, WNS: -300.9
            Path: w_reg[2][3]/w_reg[2][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 incr_delay                23237     -300         0        0
            Worst cost_group: CLK, WNS: -300.8
            Path: w_reg[2][3]/w_reg[2][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 init_drc                  23237     -300         0        0
            Worst cost_group: CLK, WNS: -300.8
            Path: w_reg[2][3]/w_reg[2][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 init_area                 23237     -300         0        0
            Worst cost_group: CLK, WNS: -300.8
            Path: w_reg[2][3]/w_reg[2][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 rem_buf                   23214     -300         0        0
            Worst cost_group: CLK, WNS: -300.8
            Path: x_reg[4][3]/x_reg[4][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 rem_inv                   23151     -300         0        0
            Worst cost_group: CLK, WNS: -300.8
            Path: x_reg[4][3]/x_reg[4][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 merge_bi                  23122     -300         0        0
            Worst cost_group: CLK, WNS: -300.8
            Path: w_reg[5][3]/w_reg[5][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 io_phase                  23108     -300         0        0
            Worst cost_group: CLK, WNS: -300.8
            Path: x_reg[4][3]/x_reg[4][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 gate_comp                 23044     -300         0        0
            Worst cost_group: CLK, WNS: -300.8
            Path: x_reg[4][3]/x_reg[4][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 glob_area                 22959     -300         0        0
            Worst cost_group: CLK, WNS: -300.8
            Path: x_reg[4][3]/x_reg[4][3]/CP --> Xcc_reg[4]/Xcc_reg[4]/D
 area_down                 22911     -300         0        0
            Worst cost_group: CLK, WNS: -300.8
            Path: retime_s1_16_reg/retime_s1_16_reg/CP -->
                    Xcc_reg[4]/Xcc_reg[4]/D

  Done mapping GCC
   
  Pre-retime summary
  ===========================
  Slack               : -352 ps
  Number of registers : 150
   
  Retiming GCC
Warning : The design contains sequential timing models. [RETIME-305]
        : The following sequential timing models will be excluded from retiming.
        /designs/GCC/instances_hier/RC_CG_HIER_INST6/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST5/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST4/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST3/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_HIER_INST2/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_DECLONE_HIER_INST288989/instances_seq/RC_CGIC_INST
        /designs/GCC/instances_hier/RC_CG_DECLONE_HIER_INST/instances_seq/RC_CGIC_INST
Warning : The design contains latches. [RETIME-301]
        : The following latches will be excluded from retiming.
        /designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare45/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]
        /designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]
Warning : The design contains scan flops that cannot be unmapped. [RETIME-315]
        : The following scan flops will be excluded from retiming.
        /designs/GCC/instances_seq/csa_tree_add_35_74_groupi_retime_s1_26_reg
        /designs/GCC/instances_seq/csa_tree_add_34_74_groupi_retime_s1_35_reg
Warning : The design contains scan flops that cannot be unmapped. [RETIME-315]
        : The following scan flops will be excluded from retiming.
        /designs/GCC/instances_seq/csa_tree_add_35_74_groupi_retime_s1_26_reg
        /designs/GCC/instances_seq/csa_tree_add_34_74_groupi_retime_s1_35_reg
   
  Post-retime summary
  ===========================
  Slack               : -375 ps
  Number of registers : 146
   
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare0123/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare23/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare45/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/Compare45/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/CompareAll/instances_seq/max_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/GCC/instances_hier/compare01/instances_seq/max_reg[0]/pins_in/EN'.
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:  -151 ps
Target path end-point (Pin: Ycc_reg[1]/d)

Cost Group 'cg_enable_group_CLK' target slack:    76 ps
Target path end-point (Pin: RC_CG_HIER_INST3/RC_CGIC_INST/E (CKLNQD1/E))

 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                28662     -422 
            Worst cost_group: CLK, WNS: -422.6
            Path: retime_s1_32_reg/CP --> Ycc_reg[0]/D
 
Global incremental target info
==============================
Cost Group 'CLK' target slack:  -423 ps
Target path end-point (Pin: Ycc_reg[0]/D (DFQD1/D))

Cost Group 'cg_enable_group_CLK' target slack:    47 ps
Target path end-point (Pin: RC_CG_HIER_INST5/RC_CGIC_INST/E (CKLNQD1/E))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               22087     -423 
            Worst cost_group: CLK, WNS: -423.8
            Path: retime_s1_37_reg/CP --> Xcc_reg[4]/D
Info    : Using '4' number of super-threading servers using the attribute 'super_thread_servers' could have
          saved '84' more seconds during global map.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [write_hdl]
        : There is no unique design here.
Warning : Failed to dump traces because there are multiple top designs. [OVF-103]
        : Can not dump ovf traces with multiple top designs.
        : Traces can only be generated if there is exactly one top design.
Error   : There are multiple top designs.  Specify one. [WDO-103] [write_do_lec]
        : Error: Cannot identify a unique top design.
        : Rerun command with a specific design.
Error   : There are multiple top designs.  Specify one. [WDO-103] [write_do_lec]
        : Error: Cannot identify a unique top design.
  Decloning clock-gating logic from /designs/GCC
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 22087     -423         0        0
            Worst cost_group: CLK, WNS: -423.8
            Path: retime_s1_37_reg/CP --> Xcc_reg[4]/D
 
Incremental optimization status (pre-loop)
==========================================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_inputs            21822     -422         0        0
            Worst cost_group: CLK, WNS: -422.1
            Path: retime_s1_37_reg/CP --> Xcc_reg[0]/D
 hi_fo_buf                 21822     -422         0        0
            Worst cost_group: CLK, WNS: -422.1
            Path: retime_s1_37_reg/CP --> Xcc_reg[0]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                21822     -422         0        0
            Worst cost_group: CLK, WNS: -422.1
            Path: retime_s1_37_reg/CP --> Xcc_reg[0]/D
 incr_delay                22590     -350         0        0
            Worst cost_group: CLK, WNS: -350.4
            Path: w_reg[1][3]/CP --> Xcc_reg[4]/D
 incr_delay                23102     -314         0        0
            Worst cost_group: CLK, WNS: -314.1
            Path: w_reg[3][1]/CP --> Ycc_reg[0]/D
 incr_delay                23164     -308         0        0
            Worst cost_group: CLK, WNS: -308.3
            Path: w_reg[1][3]/CP --> Xcc_reg[4]/D
 incr_delay                23219     -302         0        0
            Worst cost_group: CLK, WNS: -302.7
            Path: retime_s1_37_reg/CP --> Xcc_reg[4]/D
 incr_delay                23251     -298         0        0
            Worst cost_group: CLK, WNS: -298.7
            Path: w_reg[1][3]/CP --> Ycc_reg[0]/D
 incr_delay                23279     -296         0        0
            Worst cost_group: CLK, WNS: -296.7
            Path: retime_s1_37_reg/CP --> Xcc_reg[4]/D
 incr_delay                23325     -293         0        0
            Worst cost_group: CLK, WNS: -293.6
            Path: w_reg[3][3]/CP --> Ycc_reg[1]/D
 incr_delay                23453     -290         0        0
            Worst cost_group: CLK, WNS: -290.0
            Path: retime_s1_35_reg/CP --> Ycc_reg[1]/D
 incr_delay                23550     -286         0        0
            Worst cost_group: CLK, WNS: -286.8
            Path: w_reg[2][0]/CP --> Ycc_reg[1]/D
 incr_delay                23566     -285         0        0
            Worst cost_group: CLK, WNS: -285.3
            Path: w_reg[3][3]/CP --> Ycc_reg[0]/D
 incr_delay                23636     -281         0        0
            Worst cost_group: CLK, WNS: -281.6
            Path: retime_s1_37_reg/CP --> Xcc_reg[4]/D
 incr_delay                23670     -280         0        0
            Worst cost_group: CLK, WNS: -280.7
            Path: retime_s1_37_reg/CP --> Xcc_reg[4]/D
 incr_delay                23715     -279         0        0
            Worst cost_group: CLK, WNS: -279.6
            Path: w_reg[4][3]/CP --> Ycc_reg[1]/D
 incr_delay                23701     -276         0        0
            Worst cost_group: CLK, WNS: -276.9
            Path: x_reg[0][2]/CP --> Xcc_reg[4]/D
 incr_delay                23958     -261         0        0
            Worst cost_group: CLK, WNS: -261.3
            Path: w_reg[2][0]/CP --> Ycc_reg[1]/D
 incr_delay                24082     -248         0        0
            Worst cost_group: CLK, WNS: -248.3
            Path: retime_s1_37_reg/CP --> Xcc_reg[4]/D
 incr_delay                24084     -245         0        0
            Worst cost_group: CLK, WNS: -245.7
            Path: w_reg[4][3]/CP --> Ycc_reg[1]/D
 incr_delay                24070     -233         0        0
            Worst cost_group: CLK, WNS: -233.3
            Path: w_reg[1][0]/CP --> Xcc_reg[4]/D
 incr_delay                24244     -223         0        0
            Worst cost_group: CLK, WNS: -223.8
            Path: w_reg[1][1]/CP --> Xcc_reg[4]/D
 incr_delay                24331     -216         0        0
            Worst cost_group: CLK, WNS: -216.4
            Path: w_reg[4][0]/CP --> Xcc_reg[4]/D
 incr_delay                24501     -208         0        0
            Worst cost_group: CLK, WNS: -208.4
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 incr_delay                24597     -200         0        0
            Worst cost_group: CLK, WNS: -200.1
            Path: retime_s1_37_reg/CP --> Xcc_reg[3]/D
 incr_delay                24569     -196         0        0
            Worst cost_group: CLK, WNS: -196.9
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 incr_delay                24655     -189         0        0
            Worst cost_group: CLK, WNS: -189.5
            Path: w_reg[5][1]/CP --> Ycc_reg[3]/D
 incr_delay                24668     -189         0        0
            Worst cost_group: CLK, WNS: -189.0
            Path: w_reg[1][1]/CP --> Ycc_reg[3]/D
 incr_delay                24669     -188         0        0
            Worst cost_group: CLK, WNS: -188.2
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 incr_delay                24674     -188         0        0
            Worst cost_group: CLK, WNS: -188.0
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 incr_delay                24680     -187         0        0
            Worst cost_group: CLK, WNS: -187.5
            Path: y_reg[3][2]/CP --> Ycc_reg[3]/D
 incr_delay                24759     -182         0        0
            Worst cost_group: CLK, WNS: -182.5
            Path: w_reg[5][3]/CP --> Xcc_reg[3]/D
 incr_delay                24758     -182         0        0
            Worst cost_group: CLK, WNS: -182.4
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 incr_delay                24825     -179         0        0
            Worst cost_group: CLK, WNS: -179.6
            Path: retime_s1_31_reg/CP --> Xcc_reg[3]/D
 incr_delay                24825     -179         0        0
            Worst cost_group: CLK, WNS: -179.5
            Path: retime_s1_35_reg/CP --> Xcc_reg[3]/D
 incr_delay                24842     -178         0        0
            Worst cost_group: CLK, WNS: -178.4
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 incr_delay                24845     -178         0        0
            Worst cost_group: CLK, WNS: -178.1
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 incr_delay                24862     -177         0        0
            Worst cost_group: CLK, WNS: -177.0
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 incr_delay                24868     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 init_drc                  24868     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 init_area                 24868     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 undup                     24867     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 rem_buf                   24704     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 rem_inv                   24517     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 merge_bi                  24388     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 rem_inv_qb                24382     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 seq_res_area              24381     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 io_phase                  24263     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: x_reg[4][0]/CP --> Xcc_reg[3]/D
 gate_comp                 24085     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: w_reg[2][1]/CP --> Xcc_reg[3]/D
 gcomp_mog                 24085     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: w_reg[2][1]/CP --> Xcc_reg[3]/D
 glob_area                 23862     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: w_reg[0][0]/CP --> Xcc_reg[3]/D
 area_down                 23727     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: retime_s1_37_reg/CP --> Xcc_reg[3]/D
 rem_buf                   23699     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: retime_s1_31_reg/CP --> Xcc_reg[3]/D
 rem_inv                   23681     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: retime_s1_31_reg/CP --> Xcc_reg[3]/D
 merge_bi                  23666     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: retime_s1_37_reg/CP --> Xcc_reg[3]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                23666     -176         0        0
            Worst cost_group: CLK, WNS: -176.5
            Path: retime_s1_37_reg/CP --> Xcc_reg[3]/D
 incr_delay                23679     -176         0        0
            Worst cost_group: CLK, WNS: -176.4
            Path: w_reg[2][0]/CP --> Ycc_reg[5]/D
 incr_delay                23788     -174         0        0
            Worst cost_group: CLK, WNS: -174.2
            Path: w_reg[2][1]/CP --> Xcc_reg[3]/D
 incr_delay                23842     -172         0        0
            Worst cost_group: CLK, WNS: -172.6
            Path: w_reg[5][1]/CP --> Ycc_reg[0]/D
 incr_delay                23893     -171         0        0
            Worst cost_group: CLK, WNS: -171.6
            Path: w_reg[2][0]/CP --> Ycc_reg[0]/D
 incr_delay                23953     -169         0        0
            Worst cost_group: CLK, WNS: -169.9
            Path: w_reg[5][1]/CP --> Ycc_reg[5]/D
 incr_delay                23937     -169         0        0
            Worst cost_group: CLK, WNS: -169.4
            Path: w_reg[4][3]/CP --> Ycc_reg[5]/D
 incr_delay                24011     -167         0        0
            Worst cost_group: CLK, WNS: -167.3
            Path: retime_s1_37_reg/CP --> Xcc_reg[3]/D
 incr_delay                24082     -164         0        0
            Worst cost_group: CLK, WNS: -164.8
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 incr_delay                24111     -164         0        0
            Worst cost_group: CLK, WNS: -164.1
            Path: w_reg[3][3]/CP --> Ycc_reg[0]/D
 incr_delay                24116     -163         0        0
            Worst cost_group: CLK, WNS: -163.5
            Path: w_reg[3][3]/CP --> Ycc_reg[5]/D
 incr_delay                24204     -159         0        0
            Worst cost_group: CLK, WNS: -159.8
            Path: w_reg[2][0]/CP --> Ycc_reg[3]/D
 incr_delay                24204     -159         0        0
            Worst cost_group: CLK, WNS: -159.7
            Path: w_reg[1][0]/CP --> Xcc_reg[3]/D
 incr_delay                24217     -159         0        0
            Worst cost_group: CLK, WNS: -159.4
            Path: w_reg[0][3]/CP --> Ycc_reg[3]/D
 incr_delay                24238     -159         0        0
            Worst cost_group: CLK, WNS: -159.1
            Path: w_reg[1][0]/CP --> Ycc_reg[3]/D
 incr_delay                24250     -158         0        0
            Worst cost_group: CLK, WNS: -158.2
            Path: retime_s1_37_reg/CP --> Xcc_reg[3]/D
 incr_delay                24254     -158         0        0
            Worst cost_group: CLK, WNS: -158.2
            Path: w_reg[1][1]/CP --> Xcc_reg[3]/D
 incr_delay                24297     -156         0        0
            Worst cost_group: CLK, WNS: -156.1
            Path: w_reg[5][3]/CP --> Xcc_reg[3]/D
 incr_delay                24297     -156         0        0
            Worst cost_group: CLK, WNS: -156.1
            Path: w_reg[1][0]/CP --> Ycc_reg[0]/D
 incr_delay                24360     -154         0        0
            Worst cost_group: CLK, WNS: -154.7
            Path: y_reg[3][6]/CP --> Ycc_reg[3]/D
 incr_delay                24359     -154         0        0
            Worst cost_group: CLK, WNS: -154.6
            Path: x_reg[0][4]/CP --> Xcc_reg[3]/D
 incr_delay                24360     -154         0        0
            Worst cost_group: CLK, WNS: -154.6
            Path: w_reg[1][0]/CP --> Ycc_reg[3]/D
 incr_delay                24388     -153         0        0
            Worst cost_group: CLK, WNS: -153.2
            Path: x_reg[0][0]/CP --> Xcc_reg[3]/D
 incr_delay                24393     -153         0        0
            Worst cost_group: CLK, WNS: -153.2
            Path: w_reg[1][0]/CP --> Ycc_reg[5]/D
 incr_delay                24418     -151         0        0
            Worst cost_group: CLK, WNS: -151.8
            Path: w_reg[1][1]/CP --> Xcc_reg[3]/D
 incr_delay                24427     -150         0        0
            Worst cost_group: CLK, WNS: -150.7
            Path: retime_s1_37_reg/CP --> Xcc_reg[3]/D
 incr_delay                24434     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: retime_s1_37_reg/CP --> Xcc_reg[3]/D
 init_drc                  24434     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: retime_s1_37_reg/CP --> Xcc_reg[3]/D
 init_area                 24434     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: retime_s1_37_reg/CP --> Xcc_reg[3]/D
 undup                     24433     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: retime_s1_37_reg/CP --> Xcc_reg[3]/D
 rem_buf                   24366     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: retime_s1_35_reg/CP --> Xcc_reg[3]/D
 rem_inv                   24296     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: retime_s1_35_reg/CP --> Xcc_reg[3]/D
 merge_bi                  24236     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: retime_s1_35_reg/CP --> Xcc_reg[3]/D
 rem_inv_qb                24235     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: retime_s1_35_reg/CP --> Xcc_reg[3]/D
 io_phase                  24169     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: retime_s1_35_reg/CP --> Xcc_reg[3]/D
 gate_comp                 24082     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: w_reg[1][1]/CP --> Xcc_reg[3]/D
 glob_area                 23964     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: w_reg[1][1]/CP --> Xcc_reg[3]/D
 area_down                 23890     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: w_reg[2][1]/CP --> Xcc_reg[3]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst - - DRC Totals - -
                           Total  Weighted     Max       Max 
Operation                   Area   Slacks     Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                23890     -150         0        0
            Worst cost_group: CLK, WNS: -150.1
            Path: w_reg[2][1]/CP --> Xcc_reg[3]/D
 incr_delay                23929     -149         0        0
            Worst cost_group: CLK, WNS: -149.1
            Path: w_reg[1][1]/CP --> Xcc_reg[3]/D
 incr_delay                23964     -148         0        0
            Worst cost_group: CLK, WNS: -148.2
            Path: y_reg[1][2]/CP --> Ycc_reg[1]/D
 incr_delay                23997     -147         0        0
            Worst cost_group: CLK, WNS: -147.1
            Path: w_reg[3][3]/CP --> Xcc_reg[3]/D
 incr_delay                24018     -145         0        0
            Worst cost_group: CLK, WNS: -145.8
            Path: w_reg[1][1]/CP --> Xcc_reg[3]/D
 incr_delay                24031     -145         0        0
            Worst cost_group: CLK, WNS: -145.4
            Path: w_reg[2][1]/CP --> Xcc_reg[3]/D
 incr_delay                24048     -144         0        0
            Worst cost_group: CLK, WNS: -144.9
            Path: w_reg[0][1]/CP --> Xcc_reg[3]/D
 incr_delay                24061     -144         0        0
            Worst cost_group: CLK, WNS: -144.5
            Path: w_reg[5][3]/CP --> Xcc_reg[3]/D
 incr_delay                24065     -144         0        0
            Worst cost_group: CLK, WNS: -144.4
            Path: w_reg[5][3]/CP --> Xcc_reg[3]/D
 incr_delay                24067     -144         0        0
            Worst cost_group: CLK, WNS: -144.3
            Path: w_reg[5][3]/CP --> Xcc_reg[3]/D
 incr_delay                24073     -144         0        0
            Worst cost_group: CLK, WNS: -144.2
            Path: w_reg[4][0]/CP --> Xcc_reg[3]/D
 incr_delay                24080     -144         0        0
            Worst cost_group: CLK, WNS: -144.0
            Path: w_reg[1][3]/CP --> Xcc_reg[3]/D
 incr_delay                24086     -143         0        0
            Worst cost_group: CLK, WNS: -143.8
            Path: w_reg[1][1]/CP --> Xcc_reg[3]/D
 incr_delay                24086     -143         0        0
            Worst cost_group: CLK, WNS: -143.7
            Path: w_reg[1][1]/CP --> Xcc_reg[3]/D
 init_drc                  24086     -143         0        0
            Worst cost_group: CLK, WNS: -143.7
            Path: w_reg[1][1]/CP --> Xcc_reg[3]/D

  Done mapping GCC
  Synthesis succeeded.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [report]
        : There is no unique design here.
Error sourcing '/home/anhho7/Desktop/EE465/ProjectRTL/rc/syn/scripts/run_synth.tcl'.
Failed on find_unique_design
1
1
    while executing
"redirect /dev/null "eval $cmd""
    (procedure "vrc_trw_display_path" line 32)
    invoked from within
"vrc_trw_display_path 1"
    (procedure "vrc_trw_dialog" line 55)
    invoked from within
"vrc_trw_dialog $data"
    (procedure "vrc_report_timing_worst" line 45)
    invoked from within
"vrc_report_timing_worst"
    invoked from within
".rc.menubar.report.menu.timing invoke active"
    ("uplevel" body line 1)
    invoked from within
"uplevel #0 [list $w invoke active]"
    (procedure "tk::MenuInvoke" line 50)
    invoked from within
"tk::MenuInvoke .rc.menubar.report.menu.timing 1"
    (command bound to event)
Sourcing '/home/anhho7/Desktop/EE465/ProjectRTL/rc/syn/scripts/run_synth.tcl' (Wed Dec 17 12:57:48 -0600 2014)...
Error   : The object for this attribute is missing or invalid. [TUI-19] [set_attribute]
        : You must specify a 'root' object type as the final (fourth) argument when setting the 'lib_search_path' attribute.
        : To see the usage/description for this attribute, type 'set_attribute -h <attr_name> *'.
GUI is already visible.
Error sourcing '/home/anhho7/Desktop/EE465/ProjectRTL/rc/syn/scripts/run_synth.tcl'.
1
Sourcing '/home/anhho7/Desktop/EE465/ProjectRTL/rc/syn/scripts/run_synth.tcl' (Wed Dec 17 12:58:00 -0600 2014)...
Error   : The object for this attribute is missing or invalid. [TUI-19] [set_attribute]
        : You must specify a 'root' object type as the final (fourth) argument when setting the 'lib_search_path' attribute.
GUI is already visible.
Error sourcing '/home/anhho7/Desktop/EE465/ProjectRTL/rc/syn/scripts/run_synth.tcl'.
1

*** INTERRUPTED *** [signal 1]