C:/lscc/diamond/3.14/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 32768 work.my_design_tf(fast) -quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc -allow_unnamed -o _opt -id 6-ac675dfda9e9-67f5a731-b4-5190 +__design_bin_path+D:/RTL_FPGA/loop_generators/sim_for_generator_fulladder +__betafsm