// Seed: 1673522736
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  type_0 id_4 (
      .id_0(1),
      .id_1(id_0),
      .id_2(1'b0),
      .id_3(id_0),
      .id_4(id_0)
  );
  logic id_5;
  type_11 id_6, id_7;
  logic id_8;
  assign id_3 = id_5 && id_8;
  defparam id_9[1] = 1'b0;
  assign id_7 = id_4;
endmodule
