{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692062116201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692062116230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 14 21:15:16 2023 " "Processing started: Mon Aug 14 21:15:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692062116230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692062116230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dorm_security_lock -c dorm_security_lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off dorm_security_lock -c dorm_security_lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692062116230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692062118282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692062118282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dorm_security_lock.v 1 1 " "Found 1 design units, including 1 entities, in source file dorm_security_lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 dorm_security_lock " "Found entity 1: dorm_security_lock" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692062128346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692062128346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad " "Found entity 1: keyPad" {  } { { "keyPad.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/keyPad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692062128362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692062128362 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tesbench_keyPad.v " "Can't analyze file -- file tesbench_keyPad.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1692062128384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_keyPad " "Found entity 1: testbench_keyPad" {  } { { "testbench_keyPad.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/testbench_keyPad.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692062128402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692062128402 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "testbench_keyPad.v(14) " "Verilog HDL Instantiation warning at testbench_keyPad.v(14): instance has no name" {  } { { "testbench_keyPad.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/testbench_keyPad.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1692062128413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dorm_security_lock " "Elaborating entity \"dorm_security_lock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692062128610 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "next_state dorm_security_lock.v(7) " "Verilog HDL warning at dorm_security_lock.v(7): object next_state used but never assigned" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1692062128642 "|dorm_security_lock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dorm_security_lock.v(14) " "Verilog HDL assignment warning at dorm_security_lock.v(14): truncated value with size 2 to match size of target (1)" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692062128642 "|dorm_security_lock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dorm_security_lock.v(16) " "Verilog HDL assignment warning at dorm_security_lock.v(16): truncated value with size 2 to match size of target (1)" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692062128642 "|dorm_security_lock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dorm_security_lock.v(24) " "Verilog HDL assignment warning at dorm_security_lock.v(24): truncated value with size 2 to match size of target (1)" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692062128643 "|dorm_security_lock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dorm_security_lock.v(26) " "Verilog HDL assignment warning at dorm_security_lock.v(26): truncated value with size 2 to match size of target (1)" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692062128643 "|dorm_security_lock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dorm_security_lock.v(28) " "Verilog HDL assignment warning at dorm_security_lock.v(28): truncated value with size 2 to match size of target (1)" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692062128643 "|dorm_security_lock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dorm_security_lock.v(32) " "Verilog HDL assignment warning at dorm_security_lock.v(32): truncated value with size 2 to match size of target (1)" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692062128643 "|dorm_security_lock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dorm_security_lock.v(35) " "Verilog HDL assignment warning at dorm_security_lock.v(35): truncated value with size 2 to match size of target (1)" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692062128644 "|dorm_security_lock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dorm_security_lock.v(37) " "Verilog HDL assignment warning at dorm_security_lock.v(37): truncated value with size 2 to match size of target (1)" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692062128644 "|dorm_security_lock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dorm_security_lock.v(39) " "Verilog HDL assignment warning at dorm_security_lock.v(39): truncated value with size 2 to match size of target (1)" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692062128644 "|dorm_security_lock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 dorm_security_lock.v(41) " "Verilog HDL assignment warning at dorm_security_lock.v(41): truncated value with size 2 to match size of target (1)" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692062128644 "|dorm_security_lock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "next_state\[0\] 0 dorm_security_lock.v(7) " "Net \"next_state\[0\]\" at dorm_security_lock.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1692062128645 "|dorm_security_lock"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[0\] dorm_security_lock.v(21) " "Can't resolve multiple constant drivers for net \"state\[0\]\" at dorm_security_lock.v(21)" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 21 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692062128645 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "dorm_security_lock.v(12) " "Constant driver at dorm_security_lock.v(12)" {  } { { "dorm_security_lock.v" "" { Text "//engin-labs.m.storage.umich.edu/akshayan/windat.v2/Documents/Akshaya/Summer_verilog_projects/dorm_security_lock.v" 12 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692062128645 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692062128646 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692062129086 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 14 21:15:29 2023 " "Processing ended: Mon Aug 14 21:15:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692062129086 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692062129086 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692062129086 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692062129086 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692062130042 ""}
