FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
/* bench 18745.1.0 1c21cc848575 */
/* bench 18745.1.1 3be296675833 */
/* bench 18745.1.2 cba0fc97c339 */
 * sh architecture timex specifications
 */
#ifndef __ASM_SH_TIMEX_H
#define __ASM_SH_TIMEX_H

/* bench 13934.1.0 8ec659f7246a */
/* bench 13934.1.1 7cbcd717924b */
/* bench 13934.1.2 faaa6eeca1e1 */
/* bench 13934.1.3 00cfaeaaeaa5 */
/* bench 13934.1.4 7777191bbf5a */
/* bench 13934.1.5 7dda1929bffe */
/* bench 13934.1.6 ef39d51330d8 */
/* bench 13934.1.7 4cab556db55e */
/*
 * Only parts using the legacy CPG code for their clock framework
 * implementation need to define their own Pclk value. If provided, this
 * can be used for accurately setting CLOCK_TICK_RATE, otherwise we
 * simply fall back on the i8253 PIT value.
/* bench 25397.2.0 98d33b54746b */
/* bench 25397.2.1 ed8447f312b3 */
/* bench 25397.2.2 b2ac2b751f7b */
/* bench 25397.2.3 cf72afb5cb52 */
/* bench 25397.2.4 7163901a8db0 */
/* bench 25397.2.5 c2d03f2dfcad */
/* bench 25397.2.6 ac63ea11bc12 */
/* bench 25397.2.7 1928c1fd4d6f */
/* bench 25397.2.8 cecbecc2d4c6 */
/* bench 25397.2.9 b0a0b530cb52 */
#define CLOCK_TICK_RATE		(CONFIG_SH_PCLK_FREQ / 4) /* Underlying HZ */
#else
#define CLOCK_TICK_RATE		1193180
#endif

#include <asm-generic/timex.h>

#endif /* __ASM_SH_TIMEX_H */
