var searchData=
[
  ['can1_5fbaseaddr_0',['CAN1_BASEADDR',['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga1484ca3bc297fe5ca4b7103f0b07aeb3',1,'CAN1_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga1484ca3bc297fe5ca4b7103f0b07aeb3',1,'CAN1_BASEADDR:&#160;stm32f407xx.h']]],
  ['can2_5fbaseaddr_1',['CAN2_BASEADDR',['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gaa889aa22e7d110bf7f41c2d164de7552',1,'CAN2_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gaa889aa22e7d110bf7f41c2d164de7552',1,'CAN2_BASEADDR:&#160;stm32f407xx.h']]],
  ['cfgr_2',['CFGR',['../struct_r_c_c___reg_def__t.html#a79bc9c39e426da5615b0fb2cd72cf9a9',1,'RCC_RegDef_t']]],
  ['cir_3',['CIR',['../struct_r_c_c___reg_def__t.html#a6dd6326b8e6e3aaa6dd9e76745a4ca36',1,'RCC_RegDef_t']]],
  ['clock_20before_20accessing_20them_4',['We must enable its clock before accessing them.',['../group___g_p_i_o___driver___a_p_is.html#autotoc_md68',1,'']]],
  ['clock_20configuration_5',['Clock Configuration',['../index.html#autotoc_md6',1,'']]],
  ['clock_20enable_6',['Project 001: STM Clock Enable',['../index.html#autotoc_md19',1,'']]],
  ['clock_20speed_20macros_7',['SPI Clock Speed Macros',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html',1,'']]],
  ['clock_20system_8',['Clock System',['../index.html#autotoc_md28',1,'']]],
  ['clocks_20for_20various_20peripherals_9',['Macros to Enable/Disable clocks for various peripherals',['../group___c_l_o_c_k___e_n_a_b_l_e___m_a_c_r_o_s.html',1,'']]],
  ['cmpcr_10',['CMPCR',['../struct_s_y_s_c_f_g___reg_def__t.html#a92fe8a2cca110972ae1bc6e9cc229848',1,'SYSCFG_RegDef_t']]],
  ['code_20to_20select_20the_20source_20input_11',['- Write GPIO port code to select the source input',['../group___g_p_i_o___driver___a_p_is.html#autotoc_md71',1,'']]],
  ['command_20line_20arm_20gcc_12',['Using Command Line (ARM-GCC)',['../index.html#autotoc_md39',1,'']]],
  ['concepts_20covered_13',['Concepts Covered',['../index.html#autotoc_md25',1,'']]],
  ['configuration_14',['Configuration',['../index.html#autotoc_md6',1,'Clock Configuration'],['../index.html#autotoc_md29',1,'GPIO Configuration']]],
  ['configuration_20macros_15',['Configuration Macros',['../group___s_p_i___b_i_t___o_r_d_e_r___m_a_c_r_o_s.html',1,'SPI Bit Order Configuration Macros'],['../group___s_p_i___c_o_n_f_i_g___m_a_c_r_o_s.html',1,'SPI Configuration Macros'],['../group___s_p_i___c_p_h_a___m_a_c_r_o_s.html',1,'SPI CPHA Configuration Macros'],['../group___s_p_i___c_p_o_l___m_a_c_r_o_s.html',1,'SPI CPOL Configuration Macros'],['../group___s_p_i___c_r_c___m_a_c_r_o_s.html',1,'SPI CRC Configuration Macros'],['../group___s_p_i___f_r_a_m_e___s_i_z_e___m_a_c_r_o_s.html',1,'SPI Frame Size Configuration Macros'],['../group___s_p_i___s_s_m___m_a_c_r_o_s.html',1,'SPI SSM Configuration Macros'],['../group___s_p_i___s_s_o_e___m_a_c_r_o_s.html',1,'SPI SSOE Configuration Macros']]],
  ['configuration_20structure_20definition_16',['SPI Configuration Structure definition',['../group___s_p_i___config___struct.html',1,'']]],
  ['contents_17',['Table of Contents',['../index.html#autotoc_md2',1,'']]],
  ['contributing_18',['Contributing',['../index.html#autotoc_md58',1,'']]],
  ['covered_19',['Concepts Covered',['../index.html#autotoc_md25',1,'']]],
  ['cpha_20configuration_20macros_20',['SPI CPHA Configuration Macros',['../group___s_p_i___c_p_h_a___m_a_c_r_o_s.html',1,'']]],
  ['cpol_20configuration_20macros_21',['SPI CPOL Configuration Macros',['../group___s_p_i___c_p_o_l___m_a_c_r_o_s.html',1,'']]],
  ['cr_22',['CR',['../struct_r_c_c___reg_def__t.html#a42e75571aeb42e0c2796c460a06e2e2a',1,'RCC_RegDef_t']]],
  ['cr1_23',['CR1',['../struct_s_p_ix___reg_def__t.html#ac806058f093a3e33457f2acd149e73b9',1,'SPIx_RegDef_t']]],
  ['cr2_24',['CR2',['../struct_s_p_ix___reg_def__t.html#ae19a6b4335672191e29e0e1526e27fb0',1,'SPIx_RegDef_t']]],
  ['crc_20configuration_20macros_25',['SPI CRC Configuration Macros',['../group___s_p_i___c_r_c___m_a_c_r_o_s.html',1,'']]],
  ['crc_5fbaseaddr_26',['CRC_BASEADDR',['../group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga799588b38166cb25baecaf3fd926ae5f',1,'CRC_BASEADDR:&#160;stm32f407xx.h'],['../group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga799588b38166cb25baecaf3fd926ae5f',1,'CRC_BASEADDR:&#160;stm32f407xx.h']]],
  ['crcpr_27',['CRCPR',['../struct_s_p_ix___reg_def__t.html#af7fa97fc0424336f550438060d7899f1',1,'SPIx_RegDef_t']]],
  ['cryp_5fbaseaddr_28',['CRYP_BASEADDR',['../group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gad7868cc1c34eb23d4dd3d691c2fd7fc7',1,'CRYP_BASEADDR:&#160;stm32f407xx.h'],['../group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gad7868cc1c34eb23d4dd3d691c2fd7fc7',1,'CRYP_BASEADDR:&#160;stm32f407xx.h']]],
  ['csr_29',['CSR',['../struct_r_c_c___reg_def__t.html#ad5c31d6b10eeff0d74d1a4213327af09',1,'RCC_RegDef_t']]]
];
