

================================================================
== Vitis HLS Report for 'au_merge_Pipeline_VITIS_LOOP_157_12'
================================================================
* Date:           Wed Sep  3 20:05:54 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.342 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        2|  1073741840|  8.000 ns|  4.295 sec|    2|  1073741840|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                    |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |      Loop Name     |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_157_1  |        0|  1073741838|        17|          1|          1|  0 ~ 1073741823|       yes|
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       48|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      636|      396|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      369|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     1005|      562|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U108  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U109  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   4|  636|  396|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln157_fu_107_p2               |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln157_fu_101_p2              |      icmp|   0|  0|  19|          30|          30|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  48|          49|          35|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   16|         32|
    |i_5_fu_42                |   9|          2|   16|         32|
    |streamA38_blk_n          |   9|          2|    1|          2|
    |streamB39_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   36|         72|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |AU1_addr_reg_166                   |  16|   0|   16|          0|
    |AU1_load_reg_177                   |  32|   0|   32|          0|
    |add2_i1_reg_182                    |  32|   0|   32|          0|
    |add_i2_reg_172                     |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_5_fu_42                          |  16|   0|   16|          0|
    |i_reg_137                          |  16|   0|   16|          0|
    |streamA38_read_reg_146             |  32|   0|   32|          0|
    |streamB39_read_reg_151             |  32|   0|   32|          0|
    |AU1_addr_reg_166                   |  64|  32|   16|          0|
    |i_reg_137                          |  64|  32|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 369|  64|  273|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  au_merge_Pipeline_VITIS_LOOP_157_12|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  au_merge_Pipeline_VITIS_LOOP_157_12|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  au_merge_Pipeline_VITIS_LOOP_157_12|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  au_merge_Pipeline_VITIS_LOOP_157_12|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  au_merge_Pipeline_VITIS_LOOP_157_12|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  au_merge_Pipeline_VITIS_LOOP_157_12|  return value|
|streamA38_dout     |   in|   32|     ap_fifo|                            streamA38|       pointer|
|streamA38_empty_n  |   in|    1|     ap_fifo|                            streamA38|       pointer|
|streamA38_read     |  out|    1|     ap_fifo|                            streamA38|       pointer|
|streamB39_dout     |   in|   32|     ap_fifo|                            streamB39|       pointer|
|streamB39_empty_n  |   in|    1|     ap_fifo|                            streamB39|       pointer|
|streamB39_read     |  out|    1|     ap_fifo|                            streamB39|       pointer|
|zext_ln199         |   in|   30|     ap_none|                           zext_ln199|        scalar|
|AU1_address0       |  out|   16|   ap_memory|                                  AU1|         array|
|AU1_ce0            |  out|    1|   ap_memory|                                  AU1|         array|
|AU1_we0            |  out|    1|   ap_memory|                                  AU1|         array|
|AU1_d0             |  out|   32|   ap_memory|                                  AU1|         array|
|AU1_address1       |  out|   16|   ap_memory|                                  AU1|         array|
|AU1_ce1            |  out|    1|   ap_memory|                                  AU1|         array|
|AU1_q1             |   in|   32|   ap_memory|                                  AU1|         array|
+-------------------+-----+-----+------------+-------------------------------------+--------------+

