Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:24:15 2022
****************************************


  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7535   1.0500   0.0000   0.5584 &   6.6045 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3812   1.0500            2.0597 &   8.6642 r
  mprj/o_q[45] (net)                                     2   0.0093 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3812   1.0500   0.0000   0.0001 &   8.6643 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2925   1.0500            4.5539 &  13.2182 r
  mprj/o_q_dly[45] (net)                                 1   0.0045 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2925   1.0500   0.0000   0.0001 &  13.2183 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           12.7207   1.0500            7.6163 &  20.8345 r
  mprj/la_data_out[13] (net)                             1   0.4446 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.8345 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              16.3544  12.7242   1.0500   8.9572   9.5356 &  30.3702 r
  data arrival time                                                                                                 30.3702

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -30.3702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -22.4702

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.4462 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.4462 

  slack (with derating applied) (VIOLATED)                                                              -22.4702 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -21.0240 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7534   1.0500   0.0000   0.5587 &   6.6049 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4381   1.0500            2.0961 &   8.7009 r
  mprj/o_q[47] (net)                                     2   0.0115 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4381   1.0500   0.0000   0.0001 &   8.7011 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5394   1.0500            4.7363 &  13.4373 r
  mprj/o_q_dly[47] (net)                                 2   0.0141 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5394   1.0500   0.0000   0.0002 &  13.4375 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           12.2115   1.0500            7.3550 &  20.7926 r
  mprj/la_data_out[15] (net)                             1   0.4262 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.7926 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              15.6993  12.2145   1.0500   8.6055   9.1559 &  29.9484 r
  data arrival time                                                                                                 29.9484

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -29.9484
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -22.0484

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.4261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.4261 

  slack (with derating applied) (VIOLATED)                                                              -22.0484 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -20.6223 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7533   1.0500   0.0000   0.5590 &   6.6051 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2708   1.0500            1.9840 &   8.5891 r
  mprj/o_q[49] (net)                                     1   0.0049 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2708   1.0500   0.0000   0.0001 &   8.5892 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3106   1.0500            4.5510 &  13.1402 r
  mprj/o_q_dly[49] (net)                                 1   0.0052 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3106   1.0500   0.0000   0.0000 &  13.1403 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           12.4119   1.0500            7.4462 &  20.5864 r
  mprj/la_data_out[17] (net)                             1   0.4339 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.5864 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              15.9570  12.4150   1.0500   8.7720   9.3317 &  29.9181 r
  data arrival time                                                                                                 29.9181

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -29.9181
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -22.0181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.4247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.4247 

  slack (with derating applied) (VIOLATED)                                                              -22.0181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -20.5934 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7533   1.0500   0.0000   0.5588 &   6.6049 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3259   1.0500            2.0222 &   8.6271 r
  mprj/o_q[48] (net)                                     1   0.0071 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3259   1.0500   0.0000   0.0001 &   8.6272 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6032   1.0500            4.7628 &  13.3900 r
  mprj/o_q_dly[48] (net)                                 2   0.0165 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0275   0.6032   1.0500   0.0112   0.0120 &  13.4020 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           12.1322   1.0500            7.3184 &  20.7204 r
  mprj/la_data_out[16] (net)                             1   0.4235 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.7204 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              15.5973  12.1351   1.0500   8.5743   9.1210 &  29.8414 r
  data arrival time                                                                                                 29.8414

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -29.8414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -21.9414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.4210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.4210 

  slack (with derating applied) (VIOLATED)                                                              -21.9414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -20.5204 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7382   1.0500   0.0000   0.5222 &   6.5684 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3948   1.0500            2.0681 &   8.6365 r
  mprj/o_q[138] (net)                                    2   0.0098 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3948   1.0500   0.0000   0.0001 &   8.6366 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2756   1.0500            4.5433 &  13.1799 r
  mprj/o_q_dly[138] (net)                                1   0.0039 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2756   1.0500   0.0000   0.0000 &  13.1799 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          15.7628   1.0500            9.2992 &  22.4791 r
  mprj/io_oeb[1] (net)                                   1   0.5494 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.4791 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    15.4947  15.7731   1.0500   6.4018   6.9967 &  29.4759 r
  data arrival time                                                                                                 29.4759

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -29.4759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -21.5759

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.4036 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.4036 

  slack (with derating applied) (VIOLATED)                                                              -21.5759 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -20.1723 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7384   1.0500   0.0000   0.5221 &   6.5682 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4396   1.0500            2.0968 &   8.6650 r
  mprj/o_q[99] (net)                                     2   0.0115 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4396   1.0500   0.0000   0.0001 &   8.6652 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3031   1.0500            4.5706 &  13.2358 r
  mprj/o_q_dly[99] (net)                                 1   0.0050 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3031   1.0500   0.0000   0.0001 &  13.2358 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           14.1690   1.0500            8.3597 &  21.5955 r
  mprj/io_out[0] (net)                                   1   0.4922 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  21.5955 r
  io_out[0] (net) 
  io_out[0] (out)                                                     8.7177  14.1814   1.0500   3.5552   4.0123 &  25.6078 r
  data arrival time                                                                                                 25.6078

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.6078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.7078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2194 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2194 

  slack (with derating applied) (VIOLATED)                                                              -17.7078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.4884 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6370 &   6.6832 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4570   1.0500            2.1082 &   8.7914 r
  mprj/o_q[174] (net)                                    2   0.0122 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4570   1.0500   0.0000   0.0002 &   8.7915 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2614   1.0500            4.5421 &  13.3336 r
  mprj/o_q_dly[174] (net)                                1   0.0034 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2614   1.0500   0.0000   0.0000 &  13.3336 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.4683   1.0500            8.4933 &  21.8269 r
  mprj/io_oeb[37] (net)                                  1   0.5016 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.8269 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    5.8711  14.4858   1.0500   2.3748   2.8203 &  24.6473 r
  data arrival time                                                                                                 24.6473

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.6473
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.7473

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1737 

  slack (with derating applied) (VIOLATED)                                                              -16.7473 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.5736 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7337   1.0500   0.0000   0.5899 &   6.6361 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2598   1.0500            1.9760 &   8.6121 r
  mprj/o_q[124] (net)                                    1   0.0045 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2598   1.0500   0.0000   0.0001 &   8.6122 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8539   1.0500            4.9123 &  13.5244 r
  mprj/o_q_dly[124] (net)                                2   0.0260 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1386   0.8539   1.0500   0.0564   0.0597 &  13.5841 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.8655   1.0500            6.6054 &  20.1895 r
  mprj/io_out[25] (net)                                  1   0.3787 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.1895 r
  io_out[25] (net) 
  io_out[25] (out)                                                    9.7320  10.8694   1.0500   4.0448   4.3758 &  24.5653 r
  data arrival time                                                                                                 24.5653

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.5653
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.6653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1698 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1698 

  slack (with derating applied) (VIOLATED)                                                              -16.6653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.4955 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7288   1.0500   0.0000   0.6095 &   6.6557 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2797   1.0500            1.9897 &   8.6454 r
  mprj/o_q[125] (net)                                    1   0.0053 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2797   1.0500   0.0000   0.0001 &   8.6455 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6323   1.0500            4.7756 &  13.4210 r
  mprj/o_q_dly[125] (net)                                2   0.0177 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6323   1.0500   0.0000   0.0002 &  13.4213 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.7640   1.0500            6.5238 &  19.9451 r
  mprj/io_out[26] (net)                                  1   0.3749 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.9451 r
  io_out[26] (net) 
  io_out[26] (out)                                                    9.7535  10.7676   1.0500   4.0681   4.3937 &  24.3388 r
  data arrival time                                                                                                 24.3388

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.3388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.4388

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1590 

  slack (with derating applied) (VIOLATED)                                                              -16.4388 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.2798 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7534   1.0500   0.0000   0.5585 &   6.6047 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4170   1.0500            2.0825 &   8.6872 r
  mprj/o_q[46] (net)                                     2   0.0107 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0428   0.4170   1.0500   0.0170   0.0180 &   8.7052 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3227   1.0500            4.5819 &  13.2872 r
  mprj/o_q_dly[46] (net)                                 1   0.0057 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3227   1.0500   0.0000   0.0000 &  13.2872 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.6927   1.0500            5.8773 &  19.1645 r
  mprj/la_data_out[14] (net)                             1   0.3379 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.1645 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              10.3044   9.6955   1.0500   4.5350   4.8618 &  24.0263 r
  data arrival time                                                                                                 24.0263

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.0263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.1263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1441 

  slack (with derating applied) (VIOLATED)                                                              -16.1263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.9821 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7533   1.0500   0.0000   0.5589 &   6.6051 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5189   1.0500            2.1477 &   8.7528 r
  mprj/o_q[51] (net)                                     2   0.0146 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.5189   1.0500   0.0000   0.0001 &   8.7529 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2862   1.0500            4.5699 &  13.3228 r
  mprj/o_q_dly[51] (net)                                 1   0.0043 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2862   1.0500   0.0000   0.0001 &  13.3229 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.9052   1.0500            5.9918 &  19.3146 r
  mprj/la_data_out[19] (net)                             1   0.3453 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.3146 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               9.2901   9.9083   1.0500   3.8948   4.1959 &  23.5105 r
  data arrival time                                                                                                 23.5105

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.5105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.6105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1196 

  slack (with derating applied) (VIOLATED)                                                              -15.6105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.4910 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7644   1.0500   0.0000   0.6650 &   6.7112 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3409   1.0500            2.0328 &   8.7440 r
  mprj/o_q[56] (net)                                     1   0.0077 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0927   0.3409   1.0500   0.0367   0.0386 &   8.7826 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5129   1.0500            4.7045 &  13.4870 r
  mprj/o_q_dly[56] (net)                                 2   0.0130 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5129   1.0500   0.0000   0.0001 &  13.4872 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4679   1.0500            5.7775 &  19.2647 r
  mprj/la_data_out[24] (net)                             1   0.3298 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.2647 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               8.8258   9.4705   1.0500   3.7123   3.9919 &  23.2566 r
  data arrival time                                                                                                 23.2566

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.2566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.3566

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1075 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1075 

  slack (with derating applied) (VIOLATED)                                                              -15.3566 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.2491 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7618   1.0500   0.0000   0.7370 &   6.7831 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3799   1.0500            2.0589 &   8.8421 r
  mprj/o_q[68] (net)                                     2   0.0092 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3799   1.0500   0.0000   0.0001 &   8.8422 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8922   1.0500            4.9533 &  13.7955 r
  mprj/o_q_dly[68] (net)                                 2   0.0275 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8922   1.0500   0.0000   0.0005 &  13.7960 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4695   1.0500            5.8173 &  19.6133 r
  mprj/la_data_out[36] (net)                             1   0.3300 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.6133 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               8.0212   9.4722   1.0500   3.2949   3.5603 &  23.1735 r
  data arrival time                                                                                                 23.1735

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.1735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.2735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1035 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1035 

  slack (with derating applied) (VIOLATED)                                                              -15.2735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.1700 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7645   1.0500   0.0000   0.6636 &   6.7098 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6228   1.0500            2.2144 &   8.9242 r
  mprj/o_q[57] (net)                                     2   0.0186 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1661   0.6228   1.0500   0.0677   0.0713 &   8.9955 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7337   1.0500            4.8856 &  13.8812 r
  mprj/o_q_dly[57] (net)                                 2   0.0215 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3516   0.7337   1.0500   0.1393   0.1465 &  14.0277 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1359   1.0500            5.6111 &  19.6388 r
  mprj/la_data_out[25] (net)                             1   0.3182 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.6388 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               7.9213   9.1385   1.0500   3.2590   3.5130 &  23.1519 r
  data arrival time                                                                                                 23.1519

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.1519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.2519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1025 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1025 

  slack (with derating applied) (VIOLATED)                                                              -15.2519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.1494 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7613   1.0500   0.0000   0.7392 &   6.7854 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4454   1.0500            2.1008 &   8.8862 r
  mprj/o_q[52] (net)                                     2   0.0118 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0859   0.4454   1.0500   0.0348   0.0367 &   8.9229 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4040   1.0500            4.6466 &  13.5694 r
  mprj/o_q_dly[52] (net)                                 1   0.0088 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1095   0.4040   1.0500   0.0446   0.0469 &  13.6163 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4271   1.0500            5.7392 &  19.3555 r
  mprj/la_data_out[20] (net)                             1   0.3285 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.3555 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               8.2644   9.4296   1.0500   3.4122   3.6750 &  23.0306 r
  data arrival time                                                                                                 23.0306

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.0306
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.1306

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0967 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0967 

  slack (with derating applied) (VIOLATED)                                                              -15.1306 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.0339 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7645   1.0500   0.0000   0.6646 &   6.7107 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5412   1.0500            2.1622 &   8.8729 r
  mprj/o_q[55] (net)                                     2   0.0154 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1532   0.5412   1.0500   0.0623   0.0656 &   8.9385 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5359   1.0500            4.7489 &  13.6874 r
  mprj/o_q_dly[55] (net)                                 2   0.0139 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5359   1.0500   0.0000   0.0002 &  13.6876 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.0429   1.0500            5.5365 &  19.2241 r
  mprj/la_data_out[23] (net)                             1   0.3148 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.2241 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               7.9993   9.0453   1.0500   3.3120   3.5668 &  22.7909 r
  data arrival time                                                                                                 22.7909

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.7909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.8909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0853 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0853 

  slack (with derating applied) (VIOLATED)                                                              -14.8909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.8056 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7533   1.0500   0.0000   0.5590 &   6.6051 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4310   1.0500            2.0915 &   8.6967 r
  mprj/o_q[50] (net)                                     2   0.0112 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4310   1.0500   0.0000   0.0001 &   8.6968 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2859   1.0500            4.5565 &  13.2533 r
  mprj/o_q_dly[50] (net)                                 1   0.0043 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2859   1.0500   0.0000   0.0001 &  13.2533 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3642   1.0500            5.6850 &  18.9383 r
  mprj/la_data_out[18] (net)                             1   0.3264 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.9383 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               8.5100   9.3668   1.0500   3.5338   3.8042 &  22.7425 r
  data arrival time                                                                                                 22.7425

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.7425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.8425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0830 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0830 

  slack (with derating applied) (VIOLATED)                                                              -14.8425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.7596 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7492   1.0500   0.0000   0.5228 &   6.5690 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2681   1.0500            1.9821 &   8.5510 r
  mprj/o_q[152] (net)                                    1   0.0048 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2681   1.0500   0.0000   0.0001 &   8.5511 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6832   1.0500            4.8080 &  13.3591 r
  mprj/o_q_dly[152] (net)                                2   0.0196 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6832   1.0500   0.0000   0.0003 &  13.3594 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.6328   1.0500            5.8743 &  19.2337 r
  mprj/io_oeb[15] (net)                                  1   0.3350 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.2337 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    7.9617   9.6365   1.0500   3.2312   3.5043 &  22.7381 r
  data arrival time                                                                                                 22.7381

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.7381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.8381

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0828 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0828 

  slack (with derating applied) (VIOLATED)                                                              -14.8381 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.7553 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7077   1.0500   0.0000   0.2769 &   6.3231 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4751   1.0500            2.1189 &   8.4420 r
  mprj/o_q[30] (net)                                     2   0.0129 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0353   0.4751   1.0500   0.0143   0.0151 &   8.4572 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4966   1.0500            4.7130 &  13.1701 r
  mprj/o_q_dly[30] (net)                                 2   0.0124 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4966   1.0500   0.0000   0.0001 &  13.1703 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.1459   1.0500            6.1551 &  19.3254 r
  mprj/wbs_dat_o[30] (net)                               1   0.3533 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  19.3254 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 7.3021  10.1491   1.0500   2.9878   3.2535 &  22.5789 r
  data arrival time                                                                                                 22.5789

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.5789
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.6789

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0752 

  slack (with derating applied) (VIOLATED)                                                              -14.6789 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.6037 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6314 &   6.6776 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3396   1.0500            2.0317 &   8.7093 r
  mprj/o_q[132] (net)                                    1   0.0077 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0247   0.3396   1.0500   0.0099   0.0105 &   8.7198 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5227   1.0500            4.7109 &  13.4307 r
  mprj/o_q_dly[132] (net)                                2   0.0134 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5227   1.0500   0.0000   0.0001 &  13.4308 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.8810   1.0500            7.1069 &  20.5377 r
  mprj/io_out[33] (net)                                  1   0.4125 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.5377 r
  io_out[33] (net) 
  io_out[33] (out)                                                    4.0316  11.8890   1.0500   1.6273   1.9106 &  22.4483 r
  data arrival time                                                                                                 22.4483

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.4483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.5483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0690 

  slack (with derating applied) (VIOLATED)                                                              -14.5483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.4794 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7644   1.0500   0.0000   0.6651 &   6.7113 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2505   1.0500            1.9701 &   8.6814 r
  mprj/o_q[59] (net)                                     1   0.0041 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2505   1.0500   0.0000   0.0001 &   8.6814 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4445   1.0500            4.6456 &  13.3270 r
  mprj/o_q_dly[59] (net)                                 2   0.0104 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4445   1.0500   0.0000   0.0001 &  13.3271 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1771   1.0500            5.6029 &  18.9300 r
  mprj/la_data_out[27] (net)                             1   0.3198 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.9300 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               7.9369   9.1795   1.0500   3.2628   3.5165 &  22.4465 r
  data arrival time                                                                                                 22.4465

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.4465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.5465

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0689 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0689 

  slack (with derating applied) (VIOLATED)                                                              -14.5465 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.4776 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6952   1.0500   0.0000   0.1102 &   6.1564 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4998   1.0500            2.1346 &   8.2909 r
  mprj/o_q[8] (net)                                      2   0.0139 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.4998   1.0500   0.0000   0.0002 &   8.2911 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6559   1.0500            4.8234 &  13.1145 r
  mprj/o_q_dly[8] (net)                                  2   0.0186 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1425   0.6559   1.0500   0.0581   0.0612 &  13.1758 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            10.2691   1.0500            6.2502 &  19.4260 r
  mprj/wbs_dat_o[8] (net)                                1   0.3579 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  19.4260 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  6.7242  10.2723   1.0500   2.7401   2.9972 &  22.4232 r
  data arrival time                                                                                                 22.4232

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.4232
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.5232

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0678 

  slack (with derating applied) (VIOLATED)                                                              -14.5232 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.4555 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6952   1.0500   0.0000   0.1100 &   6.1562 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2848   1.0500            1.9927 &   8.1490 r
  mprj/o_q[6] (net)                                      1   0.0055 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2848   1.0500   0.0000   0.0001 &   8.1490 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.7709   1.0500            4.8649 &  13.0139 r
  mprj/o_q_dly[6] (net)                                  2   0.0229 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1893   0.7709   1.0500   0.0774   0.0816 &  13.0955 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            10.4308   1.0500            6.3557 &  19.4512 r
  mprj/wbs_dat_o[6] (net)                                1   0.3637 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  19.4512 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  6.5510  10.4341   1.0500   2.6709   2.9284 &  22.3796 r
  data arrival time                                                                                                 22.3796

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.3796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.4796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0657 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0657 

  slack (with derating applied) (VIOLATED)                                                              -14.4796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.4139 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6371 &   6.6833 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4058   1.0500            2.0754 &   8.7587 r
  mprj/o_q[136] (net)                                    2   0.0102 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4058   1.0500   0.0000   0.0001 &   8.7588 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3504   1.0500            4.6011 &  13.3599 r
  mprj/o_q_dly[136] (net)                                1   0.0068 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3504   1.0500   0.0000   0.0001 &  13.3600 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.1129   1.0500            7.7663 &  21.1263 r
  mprj/io_out[37] (net)                                  1   0.4552 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.1263 r
  io_out[37] (net) 
  io_out[37] (out)                                                    2.2066  13.1252   1.0500   0.8893   1.2039 &  22.3302 r
  data arrival time                                                                                                 22.3302

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.3302
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.4302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0633 

  slack (with derating applied) (VIOLATED)                                                              -14.4302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.3668 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6370 &   6.6832 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5292   1.0500            2.1543 &   8.8376 r
  mprj/o_q[135] (net)                                    2   0.0150 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.3119   0.5292   1.0500   0.1273   0.1339 &   8.9714 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4047   1.0500            4.6591 &  13.6305 r
  mprj/o_q_dly[135] (net)                                1   0.0089 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0983   0.4047   1.0500   0.0401   0.0422 &  13.6728 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.7973   1.0500            7.6025 &  21.2753 r
  mprj/io_out[36] (net)                                  1   0.4444 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.2753 r
  io_out[36] (net) 
  io_out[36] (out)                                                    1.3670  12.8082   1.0500   0.5380   0.8179 &  22.0932 r
  data arrival time                                                                                                 22.0932

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.0932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.1932

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0521 

  slack (with derating applied) (VIOLATED)                                                              -14.1932 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.1411 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7517   1.0500   0.0000   0.7813 &   6.8274 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3977   1.0500            2.0702 &   8.8976 r
  mprj/o_q[95] (net)                                     2   0.0099 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0266   0.3977   1.0500   0.0107   0.0113 &   8.9089 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0058   1.0500            5.0258 &  13.9348 r
  mprj/o_q_dly[95] (net)                                 2   0.0317 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4006   1.0058   1.0500   0.1607   0.1693 &  14.1041 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.0772   1.0500            6.1517 &  20.2557 r
  mprj/la_data_out[63] (net)                             1   0.3505 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.2557 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               3.6301  10.0825   1.0500   1.4291   1.6457 &  21.9015 r
  data arrival time                                                                                                 21.9015

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0429 

  slack (with derating applied) (VIOLATED)                                                              -14.0015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9585 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7601   1.0500   0.0000   0.7440 &   6.7902 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3517   1.0500            2.0402 &   8.8304 r
  mprj/o_q[83] (net)                                     2   0.0081 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3517   1.0500   0.0000   0.0001 &   8.8305 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7773   1.0500            4.8786 &  13.7090 r
  mprj/o_q_dly[83] (net)                                 2   0.0232 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7773   1.0500   0.0000   0.0004 &  13.7094 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7060   1.0500            5.3630 &  19.0724 r
  mprj/la_data_out[51] (net)                             1   0.3029 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.0724 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               6.0781   8.7089   1.0500   2.4605   2.6842 &  21.7566 r
  data arrival time                                                                                                 21.7566

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.7566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.8566

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0360 

  slack (with derating applied) (VIOLATED)                                                              -13.8566 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.8206 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7413   1.0500   0.0000   0.5184 &   6.5646 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3152   1.0500            2.0146 &   8.5792 r
  mprj/o_q[141] (net)                                    1   0.0067 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3152   1.0500   0.0000   0.0001 &   8.5792 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5924   1.0500            4.7540 &  13.3332 r
  mprj/o_q_dly[141] (net)                                2   0.0161 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5924   1.0500   0.0000   0.0002 &  13.3334 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.6156   1.0500            6.9713 &  20.3047 r
  mprj/io_oeb[4] (net)                                   1   0.4034 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.3047 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     2.5260  11.6227   1.0500   1.0274   1.2643 &  21.5691 r
  data arrival time                                                                                                 21.5691

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0271 

  slack (with derating applied) (VIOLATED)                                                              -13.6691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6420 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6371 &   6.6832 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6483   1.0500            2.2305 &   8.9138 r
  mprj/o_q[173] (net)                                    2   0.0196 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.3276   0.6483   1.0500   0.1341   0.1410 &   9.0548 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5183   1.0500            4.7447 &  13.7995 r
  mprj/o_q_dly[173] (net)                                2   0.0133 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5183   1.0500   0.0000   0.0001 &  13.7997 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.0763   1.0500            7.1900 &  20.9897 r
  mprj/io_oeb[36] (net)                                  1   0.4183 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.9897 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    0.6867  12.0884   1.0500   0.2595   0.5253 &  21.5150 r
  data arrival time                                                                                                 21.5150

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0245 

  slack (with derating applied) (VIOLATED)                                                              -13.6150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5905 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6365 &   6.6827 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3163   1.0500            2.0156 &   8.6983 r
  mprj/o_q[172] (net)                                    1   0.0067 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3163   1.0500   0.0000   0.0001 &   8.6984 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4199   1.0500            4.6386 &  13.3370 r
  mprj/o_q_dly[172] (net)                                2   0.0094 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4199   1.0500   0.0000   0.0001 &  13.3371 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.1038   1.0500            7.7839 &  21.1210 r
  mprj/io_oeb[35] (net)                                  1   0.4553 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.1210 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    0.0000  13.1137   1.0500   0.0000   0.2425 &  21.3636 r
  data arrival time                                                                                                 21.3636

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4636

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0173 

  slack (with derating applied) (VIOLATED)                                                              -13.4636 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.4462 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7423   1.0500   0.0000   0.5687 &   6.6149 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3111   1.0500            2.0117 &   8.6266 r
  mprj/o_q[122] (net)                                    1   0.0065 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3111   1.0500   0.0000   0.0001 &   8.6267 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7927   1.0500            4.8821 &  13.5088 r
  mprj/o_q_dly[122] (net)                                2   0.0238 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7927   1.0500   0.0000   0.0004 &  13.5092 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.3748   1.0500            5.7291 &  19.2383 r
  mprj/io_out[23] (net)                                  1   0.3257 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.2383 r
  io_out[23] (net) 
  io_out[23] (out)                                                    4.7820   9.3792   1.0500   1.9039   2.1231 &  21.3614 r
  data arrival time                                                                                                 21.3614

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3614
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4614

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0172 

  slack (with derating applied) (VIOLATED)                                                              -13.4614 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.4442 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7223   1.0500   0.0000   0.6189 &   6.6650 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2506   1.0500            1.9695 &   8.6345 r
  mprj/o_q[165] (net)                                    1   0.0041 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2506   1.0500   0.0000   0.0001 &   8.6345 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4898   1.0500            4.6759 &  13.3104 r
  mprj/o_q_dly[165] (net)                                2   0.0121 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4898   1.0500   0.0000   0.0001 &  13.3106 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.2729   1.0500            5.6550 &  18.9656 r
  mprj/io_oeb[28] (net)                                  1   0.3227 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.9656 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    4.9261   9.2760   1.0500   1.9980   2.2068 &  21.1725 r
  data arrival time                                                                                                 21.1725

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.1725
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.2725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0082 

  slack (with derating applied) (VIOLATED)                                                              -13.2725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.2642 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6372 &   6.6833 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6049   1.0500            2.2028 &   8.8861 r
  mprj/o_q[134] (net)                                    2   0.0179 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0187   0.6049   1.0500   0.0075   0.0081 &   8.8942 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4163   1.0500            4.6739 &  13.5681 r
  mprj/o_q_dly[134] (net)                                2   0.0093 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4163   1.0500   0.0000   0.0001 &  13.5682 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.3753   1.0500            6.7930 &  20.3612 r
  mprj/io_out[35] (net)                                  1   0.3946 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.3612 r
  io_out[35] (net) 
  io_out[35] (out)                                                    1.3270  11.3851   1.0500   0.5252   0.7699 &  21.1311 r
  data arrival time                                                                                                 21.1311

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.1311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.2311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0062 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0062 

  slack (with derating applied) (VIOLATED)                                                              -13.2311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.2248 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7383   1.0500   0.0000   0.5222 &   6.5684 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5213   1.0500            2.1490 &   8.7174 r
  mprj/o_q[137] (net)                                    2   0.0147 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0640   0.5213   1.0500   0.0254   0.0269 &   8.7442 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3239   1.0500            4.5983 &  13.3426 r
  mprj/o_q_dly[137] (net)                                1   0.0058 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3239   1.0500   0.0000   0.0001 &  13.3426 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.4335   1.0500            6.8094 &  20.1521 r
  mprj/io_oeb[0] (net)                                   1   0.3966 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.1521 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     1.5834  11.4438   1.0500   0.6325   0.8888 &  21.0409 r
  data arrival time                                                                                                 21.0409

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.0409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.1409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0019 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0019 

  slack (with derating applied) (VIOLATED)                                                              -13.1409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.1389 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7521   1.0500   0.0000   0.7805 &   6.8267 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6096   1.0500            2.2057 &   9.0324 r
  mprj/o_q[94] (net)                                     2   0.0181 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0449   0.6096   1.0500   0.0176   0.0188 &   9.0512 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0829   1.0500            5.0998 &  14.1510 r
  mprj/o_q_dly[94] (net)                                 2   0.0346 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4760   1.0829   1.0500   0.1785   0.1882 &  14.3392 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7441   1.0500            5.4075 &  19.7467 r
  mprj/la_data_out[62] (net)                             1   0.3043 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.7467 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               2.7522   8.7476   1.0500   1.1137   1.2806 &  21.0273 r
  data arrival time                                                                                                 21.0273

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.0273
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.1273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0013 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0013 

  slack (with derating applied) (VIOLATED)                                                              -13.1273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.1260 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7389   1.0500   0.0000   0.5215 &   6.5676 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2743   1.0500            1.9862 &   8.5538 r
  mprj/o_q[140] (net)                                    1   0.0051 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2743   1.0500   0.0000   0.0001 &   8.5539 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5211   1.0500            4.7003 &  13.2542 r
  mprj/o_q_dly[140] (net)                                2   0.0134 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5211   1.0500   0.0000   0.0001 &  13.2544 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.7075   1.0500            6.4455 &  19.6999 r
  mprj/io_oeb[3] (net)                                   1   0.3717 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.6999 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     2.4030  10.7144   1.0500   0.9783   1.2043 &  20.9042 r
  data arrival time                                                                                                 20.9042

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.9042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.0042

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9954 

  slack (with derating applied) (VIOLATED)                                                              -13.0042 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.0088 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7437   1.0500   0.0000   0.4625 &   6.5087 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2691   1.0500            1.9827 &   8.4913 r
  mprj/o_q[36] (net)                                     1   0.0049 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2691   1.0500   0.0000   0.0001 &   8.4914 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4279   1.0500            4.6372 &  13.1285 r
  mprj/o_q_dly[36] (net)                                 2   0.0097 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4279   1.0500   0.0000   0.0001 &  13.1286 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7425   1.0500            5.3344 &  18.4630 r
  mprj/la_data_out[4] (net)                              1   0.3039 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.4630 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                5.4958   8.7461   1.0500   2.2151   2.4307 &  20.8938 r
  data arrival time                                                                                                 20.8938

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.8938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.9938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9949 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9949 

  slack (with derating applied) (VIOLATED)                                                              -12.9938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.9988 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7513   1.0500   0.0000   0.7820 &   6.8281 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4236   1.0500            2.0867 &   8.9148 r
  mprj/o_q[89] (net)                                     2   0.0109 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4236   1.0500   0.0000   0.0001 &   8.9150 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9828   1.0500            5.0155 &  13.9305 r
  mprj/o_q_dly[89] (net)                                 2   0.0309 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1910   0.9828   1.0500   0.0744   0.0787 &  14.0091 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6501   1.0500            5.3501 &  19.3592 r
  mprj/la_data_out[57] (net)                             1   0.3011 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.3592 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               3.3681   8.6531   1.0500   1.3454   1.5152 &  20.8744 r
  data arrival time                                                                                                 20.8744

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.8744
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.9744

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9940 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9940 

  slack (with derating applied) (VIOLATED)                                                              -12.9744 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.9804 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6282 &   6.6744 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2903   1.0500            1.9975 &   8.6719 r
  mprj/o_q[168] (net)                                    1   0.0057 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0782   0.2903   1.0500   0.0319   0.0335 &   8.7054 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5204   1.0500            4.7022 &  13.4076 r
  mprj/o_q_dly[168] (net)                                2   0.0133 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5204   1.0500   0.0000   0.0001 &  13.4077 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.5351   1.0500            6.3517 &  19.7594 r
  mprj/io_oeb[31] (net)                                  1   0.3658 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.7594 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    2.1490  10.5412   1.0500   0.8723   1.0813 &  20.8407 r
  data arrival time                                                                                                 20.8407

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.8407
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.9407

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9924 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9924 

  slack (with derating applied) (VIOLATED)                                                              -12.9407 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.9483 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7389   1.0500   0.0000   0.5215 &   6.5677 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3301   1.0500            2.0249 &   8.5926 r
  mprj/o_q[102] (net)                                    1   0.0073 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0036   0.3301   1.0500   0.0015   0.0016 &   8.5941 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4620   1.0500            4.6688 &  13.2630 r
  mprj/o_q_dly[102] (net)                                2   0.0111 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4620   1.0500   0.0000   0.0001 &  13.2631 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.6104   1.0500            6.3791 &  19.6422 r
  mprj/io_out[3] (net)                                   1   0.3683 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.6422 r
  io_out[3] (net) 
  io_out[3] (out)                                                     2.3821  10.6175   1.0500   0.9698   1.1978 &  20.8400 r
  data arrival time                                                                                                 20.8400

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.8400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.9400

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9924 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9924 

  slack (with derating applied) (VIOLATED)                                                              -12.9400 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.9477 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7518   1.0500   0.0000   0.7810 &   6.8271 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5074   1.0500            2.1404 &   8.9675 r
  mprj/o_q[93] (net)                                     2   0.0141 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.5074   1.0500   0.0000   0.0002 &   8.9677 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9778   1.0500            5.0247 &  13.9924 r
  mprj/o_q_dly[93] (net)                                 2   0.0307 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4568   0.9778   1.0500   0.1771   0.1866 &  14.1790 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7131   1.0500            5.3812 &  19.5602 r
  mprj/la_data_out[61] (net)                             1   0.3031 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.5602 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               2.6834   8.7166   1.0500   1.0867   1.2504 &  20.8106 r
  data arrival time                                                                                                 20.8106

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.8106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.9106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9910 

  slack (with derating applied) (VIOLATED)                                                              -12.9106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.9197 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7319   1.0500   0.0000   0.5923 &   6.6385 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2720   1.0500            1.9844 &   8.6229 r
  mprj/o_q[126] (net)                                    1   0.0050 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2720   1.0500   0.0000   0.0001 &   8.6230 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5364   1.0500            4.7103 &  13.3332 r
  mprj/o_q_dly[126] (net)                                2   0.0140 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5364   1.0500   0.0000   0.0002 &  13.3334 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.7750   1.0500            5.3815 &  18.7149 r
  mprj/io_out[27] (net)                                  1   0.3054 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.7149 r
  io_out[27] (net) 
  io_out[27] (out)                                                    4.5123   8.7774   1.0500   1.8448   2.0303 &  20.7451 r
  data arrival time                                                                                                 20.7451

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.7451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.8451

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9879 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9879 

  slack (with derating applied) (VIOLATED)                                                              -12.8451 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8573 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7601   1.0500   0.0000   0.7439 &   6.7901 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3914   1.0500            2.0663 &   8.8564 r
  mprj/o_q[82] (net)                                     2   0.0097 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3914   1.0500   0.0000   0.0001 &   8.8565 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7487   1.0500            4.8668 &  13.7233 r
  mprj/o_q_dly[82] (net)                                 2   0.0221 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7487   1.0500   0.0000   0.0004 &  13.7237 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6372   1.0500            5.3249 &  19.0486 r
  mprj/la_data_out[50] (net)                             1   0.3007 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.0486 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               3.7466   8.6398   1.0500   1.5213   1.6929 &  20.7415 r
  data arrival time                                                                                                 20.7415

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.7415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.8415

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9877 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9877 

  slack (with derating applied) (VIOLATED)                                                              -12.8415 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8538 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7224   1.0500   0.0000   0.6188 &   6.6649 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2464   1.0500            1.9665 &   8.6315 r
  mprj/o_q[127] (net)                                    1   0.0039 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2464   1.0500   0.0000   0.0000 &   8.6315 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4915   1.0500            4.6764 &  13.3079 r
  mprj/o_q_dly[127] (net)                                2   0.0122 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4915   1.0500   0.0000   0.0001 &  13.3080 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.2035   1.0500            5.6143 &  18.9223 r
  mprj/io_out[28] (net)                                  1   0.3202 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.9223 r
  io_out[28] (net) 
  io_out[28] (out)                                                    3.9259   9.2065   1.0500   1.5716   1.7579 &  20.6802 r
  data arrival time                                                                                                 20.6802

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6802
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9848 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9848 

  slack (with derating applied) (VIOLATED)                                                              -12.7802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7955 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6359 &   6.6821 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3801   1.0500            2.0590 &   8.7411 r
  mprj/o_q[133] (net)                                    2   0.0092 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3801   1.0500   0.0000   0.0001 &   8.7412 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5882   1.0500            4.7606 &  13.5018 r
  mprj/o_q_dly[133] (net)                                2   0.0160 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1171   0.5882   1.0500   0.0472   0.0497 &  13.5515 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.5445   1.0500            6.9085 &  20.4600 r
  mprj/io_out[34] (net)                                  1   0.4001 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.4600 r
  io_out[34] (net) 
  io_out[34] (out)                                                    0.0000  11.5545   1.0500   0.0000   0.2170 &  20.6770 r
  data arrival time                                                                                                 20.6770

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9846 

  slack (with derating applied) (VIOLATED)                                                              -12.7770 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7924 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7419   1.0500   0.0000   0.5176 &   6.5638 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3641   1.0500            2.0485 &   8.6123 r
  mprj/o_q[142] (net)                                    1   0.0086 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0201   0.3641   1.0500   0.0082   0.0087 &   8.6210 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7253   1.0500            4.8484 &  13.4694 r
  mprj/o_q_dly[142] (net)                                2   0.0212 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2505   0.7253   1.0500   0.1012   0.1065 &  13.5759 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.8655   1.0500            5.9744 &  19.5504 r
  mprj/io_oeb[5] (net)                                   1   0.3418 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.5504 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     2.1598   9.8734   1.0500   0.8612   1.0724 &  20.6228 r
  data arrival time                                                                                                 20.6228

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9820 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9820 

  slack (with derating applied) (VIOLATED)                                                              -12.7228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7407 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7205   1.0500   0.0000   0.6212 &   6.6674 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2407   1.0500            1.9625 &   8.6299 r
  mprj/o_q[128] (net)                                    1   0.0037 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2407   1.0500   0.0000   0.0000 &   8.6299 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5630   1.0500            4.7235 &  13.3534 r
  mprj/o_q_dly[128] (net)                                2   0.0150 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1394   0.5630   1.0500   0.0570   0.0600 &  13.4134 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.0857   1.0500            5.5467 &  18.9601 r
  mprj/io_out[29] (net)                                  1   0.3156 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.9601 r
  io_out[29] (net) 
  io_out[29] (out)                                                    3.6650   9.0894   1.0500   1.4691   1.6613 &  20.6213 r
  data arrival time                                                                                                 20.6213

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9820 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9820 

  slack (with derating applied) (VIOLATED)                                                              -12.7213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7394 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7432   1.0500   0.0000   0.4560 &   6.5022 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3863   1.0500            2.0627 &   8.5649 r
  mprj/o_q[38] (net)                                     2   0.0095 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3863   1.0500   0.0000   0.0001 &   8.5650 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5469   1.0500            4.7338 &  13.2989 r
  mprj/o_q_dly[38] (net)                                 2   0.0144 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5469   1.0500   0.0000   0.0002 &  13.2990 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2722   1.0500            5.0840 &  18.3830 r
  mprj/la_data_out[6] (net)                              1   0.2873 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.3830 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                4.8175   8.2754   1.0500   1.9426   2.1359 &  20.5189 r
  data arrival time                                                                                                 20.5189

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.5189
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.6189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9771 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9771 

  slack (with derating applied) (VIOLATED)                                                              -12.6189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.6418 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7602   1.0500   0.0000   0.7437 &   6.7899 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2670   1.0500            1.9815 &   8.7714 r
  mprj/o_q[81] (net)                                     1   0.0048 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2670   1.0500   0.0000   0.0001 &   8.7714 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8041   1.0500            4.8827 &  13.6541 r
  mprj/o_q_dly[81] (net)                                 2   0.0242 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1758   0.8041   1.0500   0.0686   0.0724 &  13.7265 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7103   1.0500            5.3688 &  19.0953 r
  mprj/la_data_out[49] (net)                             1   0.3031 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.0953 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               2.9053   8.7132   1.0500   1.1733   1.3311 &  20.4264 r
  data arrival time                                                                                                 20.4264

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.4264
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.5264

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9727 

  slack (with derating applied) (VIOLATED)                                                              -12.5264 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5537 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7522   1.0500   0.0000   0.7804 &   6.8266 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5871   1.0500            2.1913 &   9.0179 r
  mprj/o_q[92] (net)                                     2   0.0172 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.5871   1.0500   0.0000   0.0002 &   9.0181 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0257   1.0500            5.0634 &  14.0815 r
  mprj/o_q_dly[92] (net)                                 2   0.0325 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4898   1.0257   1.0500   0.1873   0.1973 &  14.2788 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2830   1.0500            5.1389 &  19.4176 r
  mprj/la_data_out[60] (net)                             1   0.2880 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.4176 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               2.1108   8.2863   1.0500   0.8613   1.0073 &  20.4249 r
  data arrival time                                                                                                 20.4249

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.4249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.5249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9726 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9726 

  slack (with derating applied) (VIOLATED)                                                              -12.5249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5523 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6336 &   6.6798 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3805   1.0500            2.0592 &   8.7390 r
  mprj/o_q[171] (net)                                    2   0.0093 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3805   1.0500   0.0000   0.0001 &   8.7391 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5400   1.0500            4.7283 &  13.4674 r
  mprj/o_q_dly[171] (net)                                2   0.0141 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5400   1.0500   0.0000   0.0002 &  13.4676 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.9532   1.0500            6.5707 &  20.0383 r
  mprj/io_oeb[34] (net)                                  1   0.3796 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.0383 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.4342  10.9623   1.0500   0.1641   0.3778 &  20.4161 r
  data arrival time                                                                                                 20.4161

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.4161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.5161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9722 

  slack (with derating applied) (VIOLATED)                                                              -12.5161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5439 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7517   1.0500   0.0000   0.7813 &   6.8275 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3388   1.0500            2.0311 &   8.8586 r
  mprj/o_q[96] (net)                                     1   0.0076 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3388   1.0500   0.0000   0.0001 &   8.8587 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8749   1.0500            4.9367 &  13.7954 r
  mprj/o_q_dly[96] (net)                                 2   0.0268 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8749   1.0500   0.0000   0.0005 &  13.7959 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9596   1.0500            5.5105 &  19.3063 r
  mprj/irq[0] (net)                                      1   0.3116 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &  19.3063 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   2.2390   8.9633   1.0500   0.9144   1.0763 &  20.3826 r
  data arrival time                                                                                                 20.3826

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9706 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9706 

  slack (with derating applied) (VIOLATED)                                                              -12.4826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5120 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6291 &   6.6752 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2330   1.0500            1.9578 &   8.6331 r
  mprj/o_q[170] (net)                                    1   0.0034 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2330   1.0500   0.0000   0.0000 &   8.6331 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4934   1.0500            4.6755 &  13.3086 r
  mprj/o_q_dly[170] (net)                                2   0.0123 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4934   1.0500   0.0000   0.0001 &  13.3088 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.4648   1.0500            6.2931 &  19.6018 r
  mprj/io_oeb[33] (net)                                  1   0.3629 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.6018 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    1.2037  10.4728   1.0500   0.4760   0.6859 &  20.2878 r
  data arrival time                                                                                                 20.2878

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2878
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9661 

  slack (with derating applied) (VIOLATED)                                                              -12.3878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4217 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6952   1.0500   0.0000   0.1106 &   6.1568 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3648   1.0500            2.0482 &   8.2050 r
  mprj/o_q[2] (net)                                      2   0.0087 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.3648   1.0500   0.0000   0.0001 &   8.2051 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6085   1.0500            4.7720 &  12.9770 r
  mprj/o_q_dly[2] (net)                                  2   0.0167 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0390   0.6085   1.0500   0.0156   0.0165 &  12.9935 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.5139   1.0500            5.7963 &  18.7898 r
  mprj/wbs_dat_o[2] (net)                                1   0.3307 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.7898 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  3.2036   9.5181   1.0500   1.2934   1.4869 &  20.2767 r
  data arrival time                                                                                                 20.2767

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9656 

  slack (with derating applied) (VIOLATED)                                                              -12.3767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4112 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7443   1.0500   0.0000   0.4703 &   6.5165 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3105   1.0500            2.0113 &   8.5279 r
  mprj/o_q[35] (net)                                     1   0.0065 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3105   1.0500   0.0000   0.0001 &   8.5279 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5379   1.0500            4.7168 &  13.2447 r
  mprj/o_q_dly[35] (net)                                 2   0.0140 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5379   1.0500   0.0000   0.0001 &  13.2449 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3733   1.0500            5.1358 &  18.3807 r
  mprj/la_data_out[3] (net)                              1   0.2907 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.3807 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                4.1596   8.3769   1.0500   1.6856   1.8729 &  20.2536 r
  data arrival time                                                                                                 20.2536

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2536
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9645 

  slack (with derating applied) (VIOLATED)                                                              -12.3536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3892 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7433   1.0500   0.0000   0.5150 &   6.5612 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2590   1.0500            1.9757 &   8.5369 r
  mprj/o_q[146] (net)                                    1   0.0044 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2590   1.0500   0.0000   0.0000 &   8.5369 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7336   1.0500            4.8382 &  13.3751 r
  mprj/o_q_dly[146] (net)                                2   0.0215 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0468   0.7336   1.0500   0.0186   0.0199 &  13.3950 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.3634   1.0500            5.1653 &  18.5603 r
  mprj/io_oeb[9] (net)                                   1   0.2910 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.5603 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     3.5521   8.3658   1.0500   1.4407   1.6029 &  20.1632 r
  data arrival time                                                                                                 20.1632

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2632

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9602 

  slack (with derating applied) (VIOLATED)                                                              -12.2632 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3031 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7040   1.0500   0.0000   0.2582 &   6.3043 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5943   1.0500            2.1951 &   8.4995 r
  mprj/o_q[19] (net)                                     2   0.0175 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0715   0.5943   1.0500   0.0292   0.0309 &   8.5303 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4131   1.0500            4.6712 &  13.2015 r
  mprj/o_q_dly[19] (net)                                 2   0.0092 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4131   1.0500   0.0000   0.0001 &  13.2016 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8677   1.0500            5.4131 &  18.6147 r
  mprj/wbs_dat_o[19] (net)                               1   0.3086 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.6147 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 3.2251   8.8707   1.0500   1.2989   1.4671 &  20.0818 r
  data arrival time                                                                                                 20.0818

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9563 

  slack (with derating applied) (VIOLATED)                                                              -12.1818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2255 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7612   1.0500   0.0000   0.7395 &   6.7857 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3452   1.0500            2.0357 &   8.8214 r
  mprj/o_q[77] (net)                                     1   0.0079 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3452   1.0500   0.0000   0.0001 &   8.8215 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8216   1.0500            4.9048 &  13.7263 r
  mprj/o_q_dly[77] (net)                                 2   0.0248 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2332   0.8216   1.0500   0.0920   0.0970 &  13.8233 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2046   1.0500            5.0801 &  18.9034 r
  mprj/la_data_out[45] (net)                             1   0.2854 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.9034 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               2.5299   8.2073   1.0500   1.0110   1.1535 &  20.0569 r
  data arrival time                                                                                                 20.0569

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9551 

  slack (with derating applied) (VIOLATED)                                                              -12.1569 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2018 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7615   1.0500   0.0000   0.7386 &   6.7848 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4368   1.0500            2.0954 &   8.8801 r
  mprj/o_q[72] (net)                                     2   0.0114 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4368   1.0500   0.0000   0.0001 &   8.8803 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.1744   1.0500            5.1351 &  14.0154 r
  mprj/o_q_dly[72] (net)                                 2   0.0380 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0553   1.1744   1.0500   0.0219   0.0239 &  14.0393 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7536   1.0500            4.8399 &  18.8792 r
  mprj/la_data_out[40] (net)                             1   0.2694 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.8792 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               2.5872   7.7566   1.0500   1.0240   1.1669 &  20.0461 r
  data arrival time                                                                                                 20.0461

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0461
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1461

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9546 

  slack (with derating applied) (VIOLATED)                                                              -12.1461 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1916 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7518   1.0500   0.0000   0.7810 &   6.8271 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4820   1.0500            2.1241 &   8.9512 r
  mprj/o_q[84] (net)                                     2   0.0132 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4820   1.0500   0.0000   0.0001 &   8.9514 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6955   1.0500            4.8472 &  13.7986 r
  mprj/o_q_dly[84] (net)                                 2   0.0201 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1961   0.6955   1.0500   0.0757   0.0798 &  13.8784 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3155   1.0500            5.1300 &  19.0084 r
  mprj/la_data_out[52] (net)                             1   0.2891 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.0084 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               2.1879   8.3184   1.0500   0.8916   1.0326 &  20.0410 r
  data arrival time                                                                                                 20.0410

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0410
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9543 

  slack (with derating applied) (VIOLATED)                                                              -12.1410 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1866 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7516   1.0500   0.0000   0.7814 &   6.8275 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3898   1.0500            2.0651 &   8.8926 r
  mprj/o_q[86] (net)                                     1   0.0096 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3898   1.0500   0.0000   0.0001 &   8.8927 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6373   1.0500            4.7949 &  13.6877 r
  mprj/o_q_dly[86] (net)                                 2   0.0179 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6373   1.0500   0.0000   0.0002 &  13.6879 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2465   1.0500            5.0821 &  18.7700 r
  mprj/la_data_out[54] (net)                             1   0.2866 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.7700 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               2.5270   8.2495   1.0500   1.0236   1.1730 &  19.9430 r
  data arrival time                                                                                                 19.9430

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.9430
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.0430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9497 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9497 

  slack (with derating applied) (VIOLATED)                                                              -12.0430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0933 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7448   1.0500   0.0000   0.4768 &   6.5229 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2768   1.0500            1.9880 &   8.5110 r
  mprj/o_q[34] (net)                                     1   0.0052 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2768   1.0500   0.0000   0.0000 &   8.5110 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4862   1.0500            4.6773 &  13.1883 r
  mprj/o_q_dly[34] (net)                                 2   0.0120 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4862   1.0500   0.0000   0.0001 &  13.1884 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0948   1.0500            4.9754 &  18.1638 r
  mprj/la_data_out[2] (net)                              1   0.2812 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.1638 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                3.9286   8.0978   1.0500   1.5912   1.7652 &  19.9291 r
  data arrival time                                                                                                 19.9291

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.9291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.0291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9490 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9490 

  slack (with derating applied) (VIOLATED)                                                              -12.0291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0801 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7382   1.0500   0.0000   0.5222 &   6.5684 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4115   1.0500            2.0788 &   8.6472 r
  mprj/o_q[100] (net)                                    2   0.0105 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0222   0.4115   1.0500   0.0088   0.0094 &   8.6566 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2937   1.0500            4.5594 &  13.2160 r
  mprj/o_q_dly[100] (net)                                1   0.0046 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2937   1.0500   0.0000   0.0001 &  13.2160 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.8761   1.0500            6.4893 &  19.7053 r
  mprj/io_out[1] (net)                                   1   0.3772 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.7053 r
  io_out[1] (net) 
  io_out[1] (out)                                                     0.0000  10.8860   1.0500   0.0000   0.2112 &  19.9165 r
  data arrival time                                                                                                 19.9165

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.9165
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.0165

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9484 

  slack (with derating applied) (VIOLATED)                                                              -12.0165 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0681 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6952   1.0500   0.0000   0.1096 &   6.1558 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4021   1.0500            2.0720 &   8.2278 r
  mprj/o_q[1] (net)                                      2   0.0101 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.4021   1.0500   0.0000   0.0001 &   8.2279 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.5974   1.0500            4.7700 &  12.9979 r
  mprj/o_q_dly[1] (net)                                  2   0.0163 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0382   0.5974   1.0500   0.0151   0.0161 &  13.0140 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.2058   1.0500            5.6170 &  18.6310 r
  mprj/wbs_dat_o[1] (net)                                1   0.3198 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.6310 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  2.6266   9.2100   1.0500   1.0668   1.2460 &  19.8770 r
  data arrival time                                                                                                 19.8770

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9465 

  slack (with derating applied) (VIOLATED)                                                              -11.9770 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0305 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6281 &   6.6743 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3271   1.0500            2.0230 &   8.6974 r
  mprj/o_q[169] (net)                                    1   0.0072 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0667   0.3271   1.0500   0.0272   0.0286 &   8.7260 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4678   1.0500            4.6723 &  13.3982 r
  mprj/o_q_dly[169] (net)                                2   0.0113 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1344   0.4678   1.0500   0.0546   0.0574 &  13.4557 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.9724   1.0500            6.0146 &  19.4702 r
  mprj/io_oeb[32] (net)                                  1   0.3459 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.4702 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    0.4867   9.9794   1.0500   0.1839   0.3618 &  19.8321 r
  data arrival time                                                                                                 19.8321

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9321

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9444 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9444 

  slack (with derating applied) (VIOLATED)                                                              -11.9321 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.9877 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6918   1.0500   0.0000   0.1958 &   6.2420 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4252   1.0500            2.0867 &   8.3287 r
  mprj/o_q[16] (net)                                     2   0.0110 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0160   0.4252   1.0500   0.0064   0.0068 &   8.3355 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6458   1.0500            4.8058 &  13.1413 r
  mprj/o_q_dly[16] (net)                                 2   0.0182 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1143   0.6458   1.0500   0.0462   0.0487 &  13.1900 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7142   1.0500            5.3478 &  18.5378 r
  mprj/wbs_dat_o[16] (net)                               1   0.3029 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.5378 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 2.6361   8.7175   1.0500   1.0683   1.2288 &  19.7666 r
  data arrival time                                                                                                 19.7666

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.7666
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.8666

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9413 

  slack (with derating applied) (VIOLATED)                                                              -11.8666 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.9253 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7512   1.0500   0.0000   0.7820 &   6.8282 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3855   1.0500            2.0623 &   8.8905 r
  mprj/o_q[90] (net)                                     2   0.0095 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3855   1.0500   0.0000   0.0001 &   8.8907 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0374   1.0500            5.0435 &  13.9342 r
  mprj/o_q_dly[90] (net)                                 2   0.0329 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1259   1.0374   1.0500   0.0494   0.0525 &  13.9867 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2038   1.0500            5.0900 &  19.0767 r
  mprj/la_data_out[58] (net)                             1   0.2851 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.0767 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               1.2500   8.2074   1.0500   0.5016   0.6321 &  19.7088 r
  data arrival time                                                                                                 19.7088

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.7088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.8088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9385 

  slack (with derating applied) (VIOLATED)                                                              -11.8088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.8703 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7549   1.0500   0.0000   0.5537 &   6.5998 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4500   1.0500            2.1037 &   8.7035 r
  mprj/o_q[43] (net)                                     2   0.0119 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4500   1.0500   0.0000   0.0001 &   8.7036 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2949   1.0500            4.5661 &  13.2697 r
  mprj/o_q_dly[43] (net)                                 1   0.0047 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2949   1.0500   0.0000   0.0000 &  13.2697 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5518   1.0500            4.6371 &  17.9069 r
  mprj/la_data_out[11] (net)                             1   0.2623 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.9069 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               3.9987   7.5545   1.0500   1.6342   1.7981 &  19.7050 r
  data arrival time                                                                                                 19.7050

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.7050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.8050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9383 

  slack (with derating applied) (VIOLATED)                                                              -11.8050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.8667 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7616   1.0500   0.0000   0.7380 &   6.7842 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3583   1.0500            2.0448 &   8.8290 r
  mprj/o_q[71] (net)                                     2   0.0084 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3583   1.0500   0.0000   0.0001 &   8.8291 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.1146   1.0500            5.0870 &  13.9160 r
  mprj/o_q_dly[71] (net)                                 2   0.0358 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2430   1.1146   1.0500   0.0978   0.1034 &  14.0194 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5961   1.0500            4.7553 &  18.7747 r
  mprj/la_data_out[39] (net)                             1   0.2641 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.7747 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               1.9489   7.5985   1.0500   0.7950   0.9185 &  19.6932 r
  data arrival time                                                                                                 19.6932

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.6932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.7932

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9378 

  slack (with derating applied) (VIOLATED)                                                              -11.7932 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.8554 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6952   1.0500   0.0000   0.1091 &   6.1553 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2819   1.0500            1.9907 &   8.1460 r
  mprj/o_q[175] (net)                                    1   0.0054 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2819   1.0500   0.0000   0.0000 &   8.1460 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4756   1.0500            4.6709 &  12.8169 r
  mprj/o_q_dly[175] (net)                                2   0.0116 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4756   1.0500   0.0000   0.0001 &  12.8170 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.4483   1.0500            5.7424 &  18.5594 r
  mprj/wbs_ack_o (net)                                   1   0.3285 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.5594 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     2.3053   9.4526   1.0500   0.9408   1.1168 &  19.6763 r
  data arrival time                                                                                                 19.6763

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.6763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.7763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9370 

  slack (with derating applied) (VIOLATED)                                                              -11.7763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.8393 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7518   1.0500   0.0000   0.7811 &   6.8273 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3900   1.0500            2.0652 &   8.8925 r
  mprj/o_q[85] (net)                                     2   0.0096 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3900   1.0500   0.0000   0.0001 &   8.8926 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8185   1.0500            4.9095 &  13.8021 r
  mprj/o_q_dly[85] (net)                                 2   0.0247 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1321   0.8185   1.0500   0.0530   0.0560 &  13.8582 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9889   1.0500            4.9491 &  18.8072 r
  mprj/la_data_out[53] (net)                             1   0.2775 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.8072 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               1.7881   7.9921   1.0500   0.7279   0.8626 &  19.6698 r
  data arrival time                                                                                                 19.6698

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.6698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.7698

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9367 

  slack (with derating applied) (VIOLATED)                                                              -11.7698 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.8332 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7606   1.0500   0.0000   0.7421 &   6.7882 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3223   1.0500            2.0198 &   8.8081 r
  mprj/o_q[78] (net)                                     1   0.0070 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3223   1.0500   0.0000   0.0001 &   8.8081 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6780   1.0500            4.8124 &  13.6206 r
  mprj/o_q_dly[78] (net)                                 2   0.0194 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0805   0.6780   1.0500   0.0327   0.0346 &  13.6552 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8985   1.0500            4.8858 &  18.5410 r
  mprj/la_data_out[46] (net)                             1   0.2743 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.5410 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               2.2374   7.9013   1.0500   0.9090   1.0472 &  19.5883 r
  data arrival time                                                                                                 19.5883

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6883

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9328 

  slack (with derating applied) (VIOLATED)                                                              -11.6883 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7555 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7385   1.0500   0.0000   0.5219 &   6.5681 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4919   1.0500            2.1302 &   8.6983 r
  mprj/o_q[139] (net)                                    2   0.0136 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4919   1.0500   0.0000   0.0002 &   8.6985 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2578   1.0500            4.5447 &  13.2432 r
  mprj/o_q_dly[139] (net)                                1   0.0032 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2578   1.0500   0.0000   0.0000 &  13.2432 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.2737   1.0500            6.1500 &  19.3932 r
  mprj/io_oeb[2] (net)                                   1   0.3565 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.3932 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     0.0000  10.2819   1.0500   0.0000   0.1870 &  19.5802 r
  data arrival time                                                                                                 19.5802

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5802
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9324 

  slack (with derating applied) (VIOLATED)                                                              -11.6802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7478 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7519   1.0500   0.0000   0.7808 &   6.8270 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5983   1.0500            2.1985 &   9.0255 r
  mprj/o_q[91] (net)                                     2   0.0176 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.5983   1.0500   0.0000   0.0002 &   9.0257 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9013   1.0500            4.9874 &  14.0131 r
  mprj/o_q_dly[91] (net)                                 2   0.0278 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2728   0.9013   1.0500   0.1085   0.1144 &  14.1275 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8499   1.0500            4.8735 &  19.0010 r
  mprj/la_data_out[59] (net)                             1   0.2725 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.0010 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               1.1198   7.8533   1.0500   0.4480   0.5711 &  19.5721 r
  data arrival time                                                                                                 19.5721

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9320 

  slack (with derating applied) (VIOLATED)                                                              -11.6721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7401 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7604   1.0500   0.0000   0.7428 &   6.7890 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2911   1.0500            1.9982 &   8.7871 r
  mprj/o_q[79] (net)                                     1   0.0057 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2911   1.0500   0.0000   0.0001 &   8.7872 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9483   1.0500            4.9749 &  13.7621 r
  mprj/o_q_dly[79] (net)                                 2   0.0296 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2861   0.9483   1.0500   0.1129   0.1191 &  13.8812 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7735   1.0500            4.8418 &  18.7230 r
  mprj/la_data_out[47] (net)                             1   0.2702 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.7230 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               1.7660   7.7763   1.0500   0.7192   0.8447 &  19.5677 r
  data arrival time                                                                                                 19.5677

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6677

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9318 

  slack (with derating applied) (VIOLATED)                                                              -11.6677 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7359 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6279 &   6.6741 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2754   1.0500            1.9872 &   8.6613 r
  mprj/o_q[129] (net)                                    1   0.0051 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0958   0.2754   1.0500   0.0387   0.0406 &   8.7019 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5636   1.0500            4.7289 &  13.4309 r
  mprj/o_q_dly[129] (net)                                2   0.0150 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1444   0.5636   1.0500   0.0590   0.0620 &  13.4929 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.8770   1.0500            5.4147 &  18.9076 r
  mprj/io_out[30] (net)                                  1   0.3078 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.9076 r
  io_out[30] (net) 
  io_out[30] (out)                                                    1.2602   8.8820   1.0500   0.4905   0.6458 &  19.5534 r
  data arrival time                                                                                                 19.5534

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5534
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9311 

  slack (with derating applied) (VIOLATED)                                                              -11.6534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7223 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7387   1.0500   0.0000   0.5217 &   6.5679 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4319   1.0500            2.0918 &   8.6597 r
  mprj/o_q[101] (net)                                    2   0.0112 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4319   1.0500   0.0000   0.0001 &   8.6598 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2797   1.0500            4.5520 &  13.2118 r
  mprj/o_q_dly[101] (net)                                1   0.0041 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2797   1.0500   0.0000   0.0000 &  13.2118 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.2667   1.0500            6.1494 &  19.3612 r
  mprj/io_out[2] (net)                                   1   0.3562 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.3612 r
  io_out[2] (net) 
  io_out[2] (out)                                                     0.0000  10.2750   1.0500   0.0000   0.1877 &  19.5489 r
  data arrival time                                                                                                 19.5489

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5489
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9309 

  slack (with derating applied) (VIOLATED)                                                              -11.6489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7180 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6283 &   6.6744 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3344   1.0500            2.0281 &   8.7025 r
  mprj/o_q[131] (net)                                    1   0.0074 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3344   1.0500   0.0000   0.0001 &   8.7026 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4892   1.0500            4.6876 &  13.3902 r
  mprj/o_q_dly[131] (net)                                2   0.0121 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0885   0.4892   1.0500   0.0343   0.0362 &  13.4263 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.7972   1.0500            5.9247 &  19.3510 r
  mprj/io_out[32] (net)                                  1   0.3400 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.3510 r
  io_out[32] (net) 
  io_out[32] (out)                                                    0.0000   9.8034   1.0500   0.0000   0.1584 &  19.5094 r
  data arrival time                                                                                                 19.5094

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9290 

  slack (with derating applied) (VIOLATED)                                                              -11.6094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6804 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7414   1.0500   0.0000   0.5183 &   6.5644 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2305   1.0500            1.9558 &   8.5203 r
  mprj/o_q[145] (net)                                    1   0.0033 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2305   1.0500   0.0000   0.0000 &   8.5203 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4516   1.0500            4.6470 &  13.1673 r
  mprj/o_q_dly[145] (net)                                2   0.0107 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4516   1.0500   0.0000   0.0001 &  13.1674 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.6949   1.0500            5.3165 &  18.4839 r
  mprj/io_oeb[8] (net)                                   1   0.3024 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.4839 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     2.0118   8.6978   1.0500   0.8198   0.9622 &  19.4460 r
  data arrival time                                                                                                 19.4460

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9260 

  slack (with derating applied) (VIOLATED)                                                              -11.5460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6200 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7518   1.0500   0.0000   0.7811 &   6.8273 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2715   1.0500            1.9844 &   8.8117 r
  mprj/o_q[97] (net)                                     1   0.0049 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2715   1.0500   0.0000   0.0001 &   8.8118 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6592   1.0500            4.7924 &  13.6042 r
  mprj/o_q_dly[97] (net)                                 2   0.0187 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6592   1.0500   0.0000   0.0003 &  13.6044 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4276   1.0500            5.1753 &  18.7798 r
  mprj/irq[1] (net)                                      1   0.2925 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &  18.7798 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   1.3019   8.4318   1.0500   0.5228   0.6654 &  19.4452 r
  data arrival time                                                                                                 19.4452

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9260 

  slack (with derating applied) (VIOLATED)                                                              -11.5452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6192 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7319   1.0500   0.0000   0.5923 &   6.6385 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2813   1.0500            1.9909 &   8.6294 r
  mprj/o_q[164] (net)                                    1   0.0053 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2813   1.0500   0.0000   0.0001 &   8.6295 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6076   1.0500            4.7593 &  13.3888 r
  mprj/o_q_dly[164] (net)                                2   0.0167 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0387   0.6076   1.0500   0.0158   0.0168 &  13.4056 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.8430   1.0500            4.8479 &  18.2535 r
  mprj/io_oeb[27] (net)                                  1   0.2724 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.2535 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    2.5554   7.8457   1.0500   1.0208   1.1628 &  19.4163 r
  data arrival time                                                                                                 19.4163

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4163
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5163

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9246 

  slack (with derating applied) (VIOLATED)                                                              -11.5163 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5917 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7604   1.0500   0.0000   0.7429 &   6.7891 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3675   1.0500            2.0510 &   8.8400 r
  mprj/o_q[76] (net)                                     2   0.0088 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3675   1.0500   0.0000   0.0001 &   8.8401 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8482   1.0500            4.9245 &  13.7646 r
  mprj/o_q_dly[76] (net)                                 2   0.0258 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0600   0.8482   1.0500   0.0239   0.0255 &  13.7901 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6097   1.0500            4.7378 &  18.5279 r
  mprj/la_data_out[44] (net)                             1   0.2643 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.5279 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               1.8451   7.6124   1.0500   0.7529   0.8775 &  19.4054 r
  data arrival time                                                                                                 19.4054

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5054

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9241 

  slack (with derating applied) (VIOLATED)                                                              -11.5054 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5813 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7420   1.0500   0.0000   0.4398 &   6.4859 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4951   1.0500            2.1323 &   8.6182 r
  mprj/o_q[41] (net)                                     2   0.0137 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4951   1.0500   0.0000   0.0002 &   8.6184 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4587   1.0500            4.6904 &  13.3088 r
  mprj/o_q_dly[41] (net)                                 2   0.0110 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4587   1.0500   0.0000   0.0001 &  13.3089 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7299   1.0500            4.7648 &  18.0738 r
  mprj/la_data_out[9] (net)                              1   0.2685 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.0738 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                2.9418   7.7326   1.0500   1.1854   1.3294 &  19.4031 r
  data arrival time                                                                                                 19.4031

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4031
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9240 

  slack (with derating applied) (VIOLATED)                                                              -11.5031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5792 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7164   1.0500   0.0000   0.3003 &   6.3464 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2956   1.0500            2.0006 &   8.3470 r
  mprj/o_q[27] (net)                                     1   0.0059 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2956   1.0500   0.0000   0.0001 &   8.3471 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3015   1.0500            4.5479 &  12.8950 r
  mprj/o_q_dly[27] (net)                                 1   0.0049 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3015   1.0500   0.0000   0.0001 &  12.8950 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5282   1.0500            5.2031 &  18.0981 r
  mprj/wbs_dat_o[27] (net)                               1   0.2969 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.0981 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 2.7467   8.5309   1.0500   1.1106   1.2631 &  19.3612 r
  data arrival time                                                                                                 19.3612

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9220 

  slack (with derating applied) (VIOLATED)                                                              -11.4612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5392 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7515   1.0500   0.0000   0.7815 &   6.8277 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3721   1.0500            2.0538 &   8.8814 r
  mprj/o_q[88] (net)                                     2   0.0089 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3721   1.0500   0.0000   0.0001 &   8.8815 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9202   1.0500            4.9694 &  13.8510 r
  mprj/o_q_dly[88] (net)                                 2   0.0285 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3034   0.9202   1.0500   0.1178   0.1241 &  13.9751 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5710   1.0500            4.7151 &  18.6902 r
  mprj/la_data_out[56] (net)                             1   0.2627 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.6902 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               1.3217   7.5743   1.0500   0.5335   0.6561 &  19.3463 r
  data arrival time                                                                                                 19.3463

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9213 

  slack (with derating applied) (VIOLATED)                                                              -11.4463 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5251 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7620   1.0500   0.0000   0.7359 &   6.7821 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2592   1.0500            1.9761 &   8.7582 r
  mprj/o_q[65] (net)                                     1   0.0045 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2592   1.0500   0.0000   0.0001 &   8.7582 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6513   1.0500            4.7853 &  13.5436 r
  mprj/o_q_dly[65] (net)                                 2   0.0184 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6513   1.0500   0.0000   0.0002 &  13.5438 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5650   1.0500            4.6978 &  18.2416 r
  mprj/la_data_out[33] (net)                             1   0.2628 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.2416 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               2.4113   7.5674   1.0500   0.9587   1.0886 &  19.3302 r
  data arrival time                                                                                                 19.3302

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3302
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9205 

  slack (with derating applied) (VIOLATED)                                                              -11.4302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5097 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7636   1.0500   0.0000   0.7269 &   6.7731 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2415   1.0500            1.9639 &   8.7370 r
  mprj/o_q[63] (net)                                     1   0.0038 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2415   1.0500   0.0000   0.0000 &   8.7370 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4417   1.0500            4.6424 &  13.3794 r
  mprj/o_q_dly[63] (net)                                 2   0.0103 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4417   1.0500   0.0000   0.0001 &  13.3795 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9358   1.0500            4.8865 &  18.2660 r
  mprj/la_data_out[31] (net)                             1   0.2760 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.2660 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               2.2536   7.9381   1.0500   0.9155   1.0436 &  19.3096 r
  data arrival time                                                                                                 19.3096

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3096
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9195 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9195 

  slack (with derating applied) (VIOLATED)                                                              -11.4096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4901 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7206   1.0500   0.0000   0.6210 &   6.6672 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2836   1.0500            1.9923 &   8.6595 r
  mprj/o_q[130] (net)                                    1   0.0054 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0506   0.2836   1.0500   0.0204   0.0215 &   8.6810 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5302   1.0500            4.7077 &  13.3888 r
  mprj/o_q_dly[130] (net)                                2   0.0137 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1519   0.5302   1.0500   0.0617   0.0650 &  13.4537 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.3443   1.0500            5.6729 &  19.1267 r
  mprj/io_out[31] (net)                                  1   0.3241 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.1267 r
  io_out[31] (net) 
  io_out[31] (out)                                                    0.0000   9.3500   1.0500   0.0000   0.1466 &  19.2733 r
  data arrival time                                                                                                 19.2733

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2733
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9178 

  slack (with derating applied) (VIOLATED)                                                              -11.3733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4555 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7644   1.0500   0.0000   0.6652 &   6.7113 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4374   1.0500            2.0958 &   8.8071 r
  mprj/o_q[60] (net)                                     2   0.0115 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4374   1.0500   0.0000   0.0001 &   8.8072 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7065   1.0500            4.8475 &  13.6547 r
  mprj/o_q_dly[60] (net)                                 2   0.0205 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0498   0.7065   1.0500   0.0197   0.0210 &  13.6757 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3001   1.0500            4.5427 &  18.2184 r
  mprj/la_data_out[28] (net)                             1   0.2532 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.2184 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               2.2668   7.3029   1.0500   0.9178   1.0467 &  19.2651 r
  data arrival time                                                                                                 19.2651

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2651
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3651

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9174 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9174 

  slack (with derating applied) (VIOLATED)                                                              -11.3651 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4477 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7417   1.0500   0.0000   0.5179 &   6.5641 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3068   1.0500            2.0087 &   8.5728 r
  mprj/o_q[104] (net)                                    1   0.0064 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3068   1.0500   0.0000   0.0001 &   8.5729 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8046   1.0500            4.8888 &  13.4617 r
  mprj/o_q_dly[104] (net)                                2   0.0242 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2690   0.8046   1.0500   0.1101   0.1159 &  13.5776 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.0499   1.0500            5.5352 &  19.1129 r
  mprj/io_out[5] (net)                                   1   0.3140 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.1129 r
  io_out[5] (net) 
  io_out[5] (out)                                                     0.0000   9.0555   1.0500   0.0000   0.1412 &  19.2541 r
  data arrival time                                                                                                 19.2541

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9169 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9169 

  slack (with derating applied) (VIOLATED)                                                              -11.3541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4373 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7417   1.0500   0.0000   0.5179 &   6.5640 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3842   1.0500            2.0614 &   8.6254 r
  mprj/o_q[103] (net)                                    2   0.0094 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3842   1.0500   0.0000   0.0001 &   8.6255 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6414   1.0500            4.7969 &  13.4224 r
  mprj/o_q_dly[103] (net)                                2   0.0180 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6414   1.0500   0.0000   0.0002 &  13.4226 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.3223   1.0500            5.6578 &  19.0803 r
  mprj/io_out[4] (net)                                   1   0.3228 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.0803 r
  io_out[4] (net) 
  io_out[4] (out)                                                     0.0000   9.3297   1.0500   0.0000   0.1653 &  19.2456 r
  data arrival time                                                                                                 19.2456

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9165 

  slack (with derating applied) (VIOLATED)                                                              -11.3456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4292 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6281 &   6.6742 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2483   1.0500            1.9684 &   8.6427 r
  mprj/o_q[167] (net)                                    1   0.0040 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2483   1.0500   0.0000   0.0000 &   8.6427 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5035   1.0500            4.6847 &  13.3274 r
  mprj/o_q_dly[167] (net)                                2   0.0127 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5035   1.0500   0.0000   0.0001 &  13.3275 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.1393   1.0500            5.5585 &  18.8861 r
  mprj/io_oeb[30] (net)                                  1   0.3172 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.8861 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    0.3253   9.1442   1.0500   0.1229   0.2628 &  19.1489 r
  data arrival time                                                                                                 19.1489

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1489
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9119 

  slack (with derating applied) (VIOLATED)                                                              -11.2489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3371 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7514   1.0500   0.0000   0.7817 &   6.8279 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4075   1.0500            2.0764 &   8.9043 r
  mprj/o_q[87] (net)                                     2   0.0103 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4075   1.0500   0.0000   0.0001 &   8.9044 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8017   1.0500            4.9017 &  13.8061 r
  mprj/o_q_dly[87] (net)                                 2   0.0241 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0157   0.8017   1.0500   0.0062   0.0068 &  13.8130 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7429   1.0500            4.8020 &  18.6150 r
  mprj/la_data_out[55] (net)                             1   0.2687 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.6150 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               1.0124   7.7463   1.0500   0.4033   0.5232 &  19.1382 r
  data arrival time                                                                                                 19.1382

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9113 

  slack (with derating applied) (VIOLATED)                                                              -11.2382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3269 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7617   1.0500   0.0000   0.7372 &   6.7833 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3181   1.0500            2.0169 &   8.8003 r
  mprj/o_q[64] (net)                                     1   0.0068 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3181   1.0500   0.0000   0.0001 &   8.8003 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8194   1.0500            4.8996 &  13.6999 r
  mprj/o_q_dly[64] (net)                                 2   0.0247 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8194   1.0500   0.0000   0.0005 &  13.7004 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.4163   1.0500            4.6206 &  18.3210 r
  mprj/la_data_out[32] (net)                             1   0.2574 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.3210 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               1.6907   7.4192   1.0500   0.6766   0.7974 &  19.1184 r
  data arrival time                                                                                                 19.1184

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9104 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9104 

  slack (with derating applied) (VIOLATED)                                                              -11.2184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3080 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7614   1.0500   0.0000   0.7388 &   6.7850 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4208   1.0500            2.0851 &   8.8701 r
  mprj/o_q[70] (net)                                     2   0.0108 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4208   1.0500   0.0000   0.0001 &   8.8702 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9903   1.0500            5.0197 &  13.8899 r
  mprj/o_q_dly[70] (net)                                 2   0.0312 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0230   0.9903   1.0500   0.0091   0.0103 &  13.9002 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5170   1.0500            4.6962 &  18.5964 r
  mprj/la_data_out[38] (net)                             1   0.2611 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.5964 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               0.9902   7.5198   1.0500   0.3946   0.5015 &  19.0979 r
  data arrival time                                                                                                 19.0979

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9094 

  slack (with derating applied) (VIOLATED)                                                              -11.1979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2885 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7064   1.0500   0.0000   0.2901 &   6.3363 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2609   1.0500            1.9764 &   8.3126 r
  mprj/o_q[11] (net)                                     1   0.0045 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2609   1.0500   0.0000   0.0001 &   8.3127 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6777   1.0500            4.8033 &  13.1160 r
  mprj/o_q_dly[11] (net)                                 2   0.0194 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6777   1.0500   0.0000   0.0003 &  13.1163 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2127   1.0500            5.0558 &  18.1720 r
  mprj/wbs_dat_o[11] (net)                               1   0.2850 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.1720 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 1.9364   8.2166   1.0500   0.7753   0.9221 &  19.0941 r
  data arrival time                                                                                                 19.0941

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9092 

  slack (with derating applied) (VIOLATED)                                                              -11.1941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2849 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7615   1.0500   0.0000   0.7385 &   6.7846 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4215   1.0500            2.0855 &   8.8702 r
  mprj/o_q[73] (net)                                     2   0.0108 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4215   1.0500   0.0000   0.0001 &   8.8703 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9174   1.0500            4.9749 &  13.8452 r
  mprj/o_q_dly[73] (net)                                 2   0.0284 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.9174   1.0500   0.0000   0.0006 &  13.8458 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3003   1.0500            4.5657 &  18.4115 r
  mprj/la_data_out[41] (net)                             1   0.2535 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.4115 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               1.4057   7.3029   1.0500   0.5694   0.6812 &  19.0927 r
  data arrival time                                                                                                 19.0927

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9092 

  slack (with derating applied) (VIOLATED)                                                              -11.1927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2835 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7612   1.0500   0.0000   0.7395 &   6.7857 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3717   1.0500            2.0537 &   8.8394 r
  mprj/o_q[75] (net)                                     2   0.0089 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3717   1.0500   0.0000   0.0001 &   8.8395 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7532   1.0500            4.8666 &  13.7061 r
  mprj/o_q_dly[75] (net)                                 2   0.0223 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0279   0.7532   1.0500   0.0107   0.0115 &  13.7177 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.4155   1.0500            4.6146 &  18.3322 r
  mprj/la_data_out[43] (net)                             1   0.2574 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.3322 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               1.4597   7.4183   1.0500   0.5918   0.7086 &  19.0408 r
  data arrival time                                                                                                 19.0408

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0408
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1408

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9067 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9067 

  slack (with derating applied) (VIOLATED)                                                              -11.1408 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2341 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7414   1.0500   0.0000   0.5182 &   6.5644 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2853   1.0500            1.9938 &   8.5582 r
  mprj/o_q[107] (net)                                    1   0.0055 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2853   1.0500   0.0000   0.0000 &   8.5583 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4539   1.0500            4.6569 &  13.2152 r
  mprj/o_q_dly[107] (net)                                2   0.0108 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4539   1.0500   0.0000   0.0001 &  13.2153 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.9730   1.0500            4.8981 &  18.1134 r
  mprj/io_out[8] (net)                                   1   0.2769 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.1134 r
  io_out[8] (net) 
  io_out[8] (out)                                                     1.8595   7.9762   1.0500   0.7579   0.8946 &  19.0081 r
  data arrival time                                                                                                 19.0081

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9051 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9051 

  slack (with derating applied) (VIOLATED)                                                              -11.1081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2029 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7610   1.0500   0.0000   0.7588 &   6.8050 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4267   1.0500            2.0888 &   8.8939 r
  mprj/o_q[98] (net)                                     2   0.0110 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4267   1.0500   0.0000   0.0001 &   8.8940 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4819   1.0500            4.6961 &  13.5901 r
  mprj/o_q_dly[98] (net)                                 2   0.0118 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4819   1.0500   0.0000   0.0001 &  13.5902 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0597   1.0500            4.9423 &  18.5325 r
  mprj/irq[2] (net)                                      1   0.2795 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &  18.5325 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   0.8171   8.0637   1.0500   0.3205   0.4482 &  18.9807 r
  data arrival time                                                                                                 18.9807

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9038 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9038 

  slack (with derating applied) (VIOLATED)                                                              -11.0807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1769 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7622   1.0500   0.0000   0.7348 &   6.7810 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3875   1.0500            2.0638 &   8.8448 r
  mprj/o_q[69] (net)                                     2   0.0095 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3875   1.0500   0.0000   0.0001 &   8.8449 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8410   1.0500            4.9230 &  13.7679 r
  mprj/o_q_dly[69] (net)                                 2   0.0256 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1431   0.8410   1.0500   0.0581   0.0614 &  13.8293 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.4703   1.0500            4.6570 &  18.4862 r
  mprj/la_data_out[37] (net)                             1   0.2594 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.4862 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.9511   7.4729   1.0500   0.3783   0.4829 &  18.9691 r
  data arrival time                                                                                                 18.9691

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9033 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9033 

  slack (with derating applied) (VIOLATED)                                                              -11.0691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1658 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7443   1.0500   0.0000   0.5132 &   6.5594 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3063   1.0500            2.0084 &   8.5678 r
  mprj/o_q[108] (net)                                    1   0.0063 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3063   1.0500   0.0000   0.0000 &   8.5679 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6665   1.0500            4.8024 &  13.3703 r
  mprj/o_q_dly[108] (net)                                2   0.0190 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6665   1.0500   0.0000   0.0003 &  13.3706 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7358   1.0500            4.7931 &  18.1637 r
  mprj/io_out[9] (net)                                   1   0.2687 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.1637 r
  io_out[9] (net) 
  io_out[9] (out)                                                     1.6599   7.7385   1.0500   0.6749   0.7973 &  18.9610 r
  data arrival time                                                                                                 18.9610

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0610

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9029 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9029 

  slack (with derating applied) (VIOLATED)                                                              -11.0610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1581 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7452   1.0500   0.0000   0.4826 &   6.5288 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4129   1.0500            2.0798 &   8.6086 r
  mprj/o_q[33] (net)                                     2   0.0105 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4129   1.0500   0.0000   0.0001 &   8.6087 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6370   1.0500            4.7981 &  13.4068 r
  mprj/o_q_dly[33] (net)                                 2   0.0179 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6370   1.0500   0.0000   0.0002 &  13.4070 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8130   1.0500            4.8327 &  18.2397 r
  mprj/la_data_out[1] (net)                              1   0.2713 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.2397 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                1.2884   7.8159   1.0500   0.5188   0.6379 &  18.8776 r
  data arrival time                                                                                                 18.8776

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8989 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8989 

  slack (with derating applied) (VIOLATED)                                                              -10.9776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0787 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7612   1.0500   0.0000   0.7395 &   6.7857 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3884   1.0500            2.0644 &   8.8501 r
  mprj/o_q[74] (net)                                     2   0.0096 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3884   1.0500   0.0000   0.0001 &   8.8502 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9082   1.0500            4.9645 &  13.8146 r
  mprj/o_q_dly[74] (net)                                 2   0.0281 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0185   0.9082   1.0500   0.0075   0.0084 &  13.8230 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1922   1.0500            4.4997 &  18.3228 r
  mprj/la_data_out[42] (net)                             1   0.2495 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.3228 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               1.0582   7.1949   1.0500   0.4240   0.5296 &  18.8524 r
  data arrival time                                                                                                 18.8524

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8524
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9524

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8977 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8977 

  slack (with derating applied) (VIOLATED)                                                              -10.9524 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0547 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7455   1.0500   0.0000   0.4865 &   6.5326 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3235   1.0500            2.0204 &   8.5530 r
  mprj/o_q[32] (net)                                     1   0.0070 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3235   1.0500   0.0000   0.0001 &   8.5531 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5828   1.0500            4.7488 &  13.3019 r
  mprj/o_q_dly[32] (net)                                 2   0.0158 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5828   1.0500   0.0000   0.0002 &  13.3021 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7924   1.0500            4.8145 &  18.1167 r
  mprj/la_data_out[0] (net)                              1   0.2705 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.1167 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                1.4838   7.7953   1.0500   0.6008   0.7239 &  18.8406 r
  data arrival time                                                                                                 18.8406

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8972 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8972 

  slack (with derating applied) (VIOLATED)                                                              -10.9406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0434 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7487   1.0500   0.0000   0.5185 &   6.5646 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2629   1.0500            1.9784 &   8.5430 r
  mprj/o_q[151] (net)                                    1   0.0046 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2629   1.0500   0.0000   0.0001 &   8.5431 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6803   1.0500            4.8053 &  13.3484 r
  mprj/o_q_dly[151] (net)                                2   0.0195 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6803   1.0500   0.0000   0.0003 &  13.3487 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7154   1.0500            4.7663 &  18.1150 r
  mprj/io_oeb[14] (net)                                  1   0.2674 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.1150 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    1.4322   7.7195   1.0500   0.5794   0.7119 &  18.8270 r
  data arrival time                                                                                                 18.8270

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9270

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8965 

  slack (with derating applied) (VIOLATED)                                                              -10.9270 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0304 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7442   1.0500   0.0000   0.5133 &   6.5595 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6639   1.0500            2.2401 &   8.7997 r
  mprj/o_q[105] (net)                                    2   0.0202 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.6639   1.0500   0.0000   0.0002 &   8.7999 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2836   1.0500            4.5796 &  13.3794 r
  mprj/o_q_dly[105] (net)                                1   0.0042 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2836   1.0500   0.0000   0.0000 &  13.3795 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.7493   1.0500            5.3046 &  18.6841 r
  mprj/io_out[6] (net)                                   1   0.3038 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.6841 r
  io_out[6] (net) 
  io_out[6] (out)                                                     0.0000   8.7541   1.0500   0.0000   0.1274 &  18.8115 r
  data arrival time                                                                                                 18.8115

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8115
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9115

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8958 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8958 

  slack (with derating applied) (VIOLATED)                                                              -10.9115 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0157 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6985   1.0500   0.0000   0.2164 &   6.2626 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4194   1.0500            2.0832 &   8.3457 r
  mprj/o_q[17] (net)                                     2   0.0108 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4194   1.0500   0.0000   0.0001 &   8.3458 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6025   1.0500            4.7759 &  13.1218 r
  mprj/o_q_dly[17] (net)                                 2   0.0165 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1577   0.6025   1.0500   0.0583   0.0614 &  13.1832 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3527   1.0500            5.1339 &  18.3172 r
  mprj/wbs_dat_o[17] (net)                               1   0.2901 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.3172 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.8317   8.3562   1.0500   0.3258   0.4475 &  18.7647 r
  data arrival time                                                                                                 18.7647

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8936 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8936 

  slack (with derating applied) (VIOLATED)                                                              -10.8647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9711 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7321   1.0500   0.0000   0.5920 &   6.6382 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2295   1.0500            1.9550 &   8.5932 r
  mprj/o_q[160] (net)                                    1   0.0033 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2295   1.0500   0.0000   0.0000 &   8.5932 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5740   1.0500            4.7288 &  13.3220 r
  mprj/o_q_dly[160] (net)                                2   0.0154 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0394   0.5740   1.0500   0.0159   0.0168 &  13.3388 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.9680   1.0500            4.9070 &  18.2458 r
  mprj/io_oeb[23] (net)                                  1   0.2764 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.2458 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    0.9816   7.9718   1.0500   0.3897   0.5153 &  18.7610 r
  data arrival time                                                                                                 18.7610

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8610

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8934 

  slack (with derating applied) (VIOLATED)                                                              -10.8610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9677 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7195   1.0500   0.0000   0.3132 &   6.3593 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4609   1.0500            2.1100 &   8.4694 r
  mprj/o_q[28] (net)                                     2   0.0124 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0305   0.4609   1.0500   0.0121   0.0128 &   8.4822 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3049   1.0500            4.5751 &  13.0573 r
  mprj/o_q_dly[28] (net)                                 1   0.0050 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3049   1.0500   0.0000   0.0001 &  13.0574 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9563   1.0500            4.8650 &  17.9224 r
  mprj/wbs_dat_o[28] (net)                               1   0.2763 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.9224 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 1.7256   7.9596   1.0500   0.6899   0.8224 &  18.7448 r
  data arrival time                                                                                                 18.7448

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8926 

  slack (with derating applied) (VIOLATED)                                                              -10.8448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9522 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7097   1.0500   0.0000   0.2760 &   6.3222 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4455   1.0500            2.1001 &   8.4222 r
  mprj/o_q[29] (net)                                     2   0.0118 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4455   1.0500   0.0000   0.0001 &   8.4224 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2572   1.0500            4.5372 &  12.9595 r
  mprj/o_q_dly[29] (net)                                 1   0.0032 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2572   1.0500   0.0000   0.0000 &  12.9596 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1978   1.0500            4.9881 &  17.9476 r
  mprj/wbs_dat_o[29] (net)                               1   0.2846 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.9476 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 1.6127   8.2019   1.0500   0.6538   0.7946 &  18.7422 r
  data arrival time                                                                                                 18.7422

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8925 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8925 

  slack (with derating applied) (VIOLATED)                                                              -10.8422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9497 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7051   1.0500   0.0000   0.2577 &   6.3039 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5091   1.0500            2.1406 &   8.4445 r
  mprj/o_q[20] (net)                                     2   0.0142 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0556   0.5091   1.0500   0.0224   0.0237 &   8.4682 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4833   1.0500            4.7089 &  13.1771 r
  mprj/o_q_dly[20] (net)                                 2   0.0119 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4833   1.0500   0.0000   0.0001 &  13.1772 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8559   1.0500            4.8344 &  18.0117 r
  mprj/wbs_dat_o[20] (net)                               1   0.2727 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.0117 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 1.3318   7.8592   1.0500   0.5369   0.6625 &  18.6741 r
  data arrival time                                                                                                 18.6741

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6741
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8892 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8892 

  slack (with derating applied) (VIOLATED)                                                              -10.7741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8849 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7382   1.0500   0.0000   0.5222 &   6.5684 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2577   1.0500            1.9746 &   8.5430 r
  mprj/o_q[143] (net)                                    1   0.0044 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2577   1.0500   0.0000   0.0001 &   8.5431 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4364   1.0500            4.6411 &  13.1842 r
  mprj/o_q_dly[143] (net)                                2   0.0101 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4364   1.0500   0.0000   0.0001 &  13.1843 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.7408   1.0500            5.3238 &  18.5081 r
  mprj/io_oeb[6] (net)                                   1   0.3034 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.5081 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     0.0000   8.7453   1.0500   0.0000   0.1259 &  18.6339 r
  data arrival time                                                                                                 18.6339

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7339

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8873 

  slack (with derating applied) (VIOLATED)                                                              -10.7339 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8466 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7058   1.0500   0.0000   0.2906 &   6.3368 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3729   1.0500            2.0535 &   8.3903 r
  mprj/o_q[23] (net)                                     2   0.0090 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3729   1.0500   0.0000   0.0001 &   8.3904 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3431   1.0500            4.5907 &  12.9811 r
  mprj/o_q_dly[23] (net)                                 1   0.0065 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3431   1.0500   0.0000   0.0001 &  12.9812 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9981   1.0500            4.8929 &  17.8741 r
  mprj/wbs_dat_o[23] (net)                               1   0.2777 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.8741 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 1.5242   8.0017   1.0500   0.6172   0.7496 &  18.6238 r
  data arrival time                                                                                                 18.6238

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8868 

  slack (with derating applied) (VIOLATED)                                                              -10.7238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8369 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7321   1.0500   0.0000   0.5919 &   6.6381 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2884   1.0500            1.9959 &   8.6340 r
  mprj/o_q[121] (net)                                    1   0.0056 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2884   1.0500   0.0000   0.0001 &   8.6340 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7242   1.0500            4.8367 &  13.4708 r
  mprj/o_q_dly[121] (net)                                2   0.0212 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1095   0.7242   1.0500   0.0450   0.0474 &  13.5182 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1869   1.0500            4.4873 &  18.0056 r
  mprj/io_out[22] (net)                                  1   0.2496 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.0056 r
  io_out[22] (net) 
  io_out[22] (out)                                                    1.2262   7.1891   1.0500   0.4945   0.5967 &  18.6022 r
  data arrival time                                                                                                 18.6022

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6022
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8858 

  slack (with derating applied) (VIOLATED)                                                              -10.7022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8164 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7428   1.0500   0.0000   0.4493 &   6.4955 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3246   1.0500            2.0211 &   8.5166 r
  mprj/o_q[39] (net)                                     1   0.0071 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3246   1.0500   0.0000   0.0001 &   8.5167 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5048   1.0500            4.6967 &  13.2134 r
  mprj/o_q_dly[39] (net)                                 2   0.0127 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5048   1.0500   0.0000   0.0001 &  13.2135 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3044   1.0500            4.5235 &  17.7371 r
  mprj/la_data_out[7] (net)                              1   0.2534 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &  17.7371 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                1.8571   7.3073   1.0500   0.7332   0.8554 &  18.5925 r
  data arrival time                                                                                                 18.5925

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5925
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8854 

  slack (with derating applied) (VIOLATED)                                                              -10.6925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8071 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6952   1.0500   0.0000   0.1107 &   6.1569 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3544   1.0500            2.0410 &   8.1978 r
  mprj/o_q[10] (net)                                     2   0.0082 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3544   1.0500   0.0000   0.0001 &   8.1979 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7863   1.0500            4.8845 &  13.0825 r
  mprj/o_q_dly[10] (net)                                 2   0.0235 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1379   0.7863   1.0500   0.0549   0.0580 &  13.1405 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9990   1.0500            4.9440 &  18.0844 r
  mprj/wbs_dat_o[10] (net)                               1   0.2776 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.0844 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.9395   8.0029   1.0500   0.3720   0.4977 &  18.5822 r
  data arrival time                                                                                                 18.5822

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5822
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8849 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8849 

  slack (with derating applied) (VIOLATED)                                                              -10.6822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7973 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7432   1.0500   0.0000   0.4560 &   6.5021 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3531   1.0500            2.0409 &   8.5430 r
  mprj/o_q[37] (net)                                     1   0.0082 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3531   1.0500   0.0000   0.0001 &   8.5431 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4725   1.0500            4.6791 &  13.2223 r
  mprj/o_q_dly[37] (net)                                 2   0.0115 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4725   1.0500   0.0000   0.0001 &  13.2224 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7478   1.0500            4.7724 &  17.9948 r
  mprj/la_data_out[5] (net)                              1   0.2689 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &  17.9948 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                1.1716   7.7509   1.0500   0.4700   0.5869 &  18.5817 r
  data arrival time                                                                                                 18.5817

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5817
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6817

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8848 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8848 

  slack (with derating applied) (VIOLATED)                                                              -10.6817 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7969 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7422   1.0500   0.0000   0.4413 &   6.4874 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4177   1.0500            2.0828 &   8.5702 r
  mprj/o_q[40] (net)                                     2   0.0107 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4177   1.0500   0.0000   0.0001 &   8.5704 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5382   1.0500            4.7326 &  13.3029 r
  mprj/o_q_dly[40] (net)                                 2   0.0140 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5382   1.0500   0.0000   0.0002 &  13.3031 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1643   1.0500            4.4484 &  17.7515 r
  mprj/la_data_out[8] (net)                              1   0.2484 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &  17.7515 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                1.6945   7.1672   1.0500   0.6910   0.8085 &  18.5599 r
  data arrival time                                                                                                 18.5599

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8838 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8838 

  slack (with derating applied) (VIOLATED)                                                              -10.6599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7761 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7071   1.0500   0.0000   0.2619 &   6.3081 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5784   1.0500            2.1850 &   8.4931 r
  mprj/o_q[21] (net)                                     2   0.0169 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0786   0.5784   1.0500   0.0314   0.0331 &   8.5262 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5378   1.0500            4.7539 &  13.2802 r
  mprj/o_q_dly[21] (net)                                 2   0.0140 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5378   1.0500   0.0000   0.0001 &  13.2803 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6763   1.0500            4.7423 &  18.0226 r
  mprj/wbs_dat_o[21] (net)                               1   0.2664 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.0226 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.9646   7.6794   1.0500   0.3834   0.4976 &  18.5202 r
  data arrival time                                                                                                 18.5202

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8819 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8819 

  slack (with derating applied) (VIOLATED)                                                              -10.6202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7383 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7618   1.0500   0.0000   0.7368 &   6.7830 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2840   1.0500            1.9932 &   8.7762 r
  mprj/o_q[67] (net)                                     1   0.0054 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2840   1.0500   0.0000   0.0001 &   8.7763 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7948   1.0500            4.8794 &  13.6558 r
  mprj/o_q_dly[67] (net)                                 2   0.0238 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7948   1.0500   0.0000   0.0004 &  13.6562 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.9845   1.0500            4.3766 &  18.0328 r
  mprj/la_data_out[35] (net)                             1   0.2424 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.0328 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               0.9078   6.9868   1.0500   0.3615   0.4548 &  18.4876 r
  data arrival time                                                                                                 18.4876

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.4876
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.5876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8804 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8804 

  slack (with derating applied) (VIOLATED)                                                              -10.5876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7072 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7413   1.0500   0.0000   0.5184 &   6.5646 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2267   1.0500            1.9532 &   8.5177 r
  mprj/o_q[106] (net)                                    1   0.0032 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2267   1.0500   0.0000   0.0000 &   8.5178 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4050   1.0500            4.6149 &  13.1327 r
  mprj/o_q_dly[106] (net)                                2   0.0089 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4050   1.0500   0.0000   0.0001 &  13.1328 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.5677   1.0500            5.2222 &  18.3550 r
  mprj/io_out[7] (net)                                   1   0.2974 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.3550 r
  io_out[7] (net) 
  io_out[7] (out)                                                     0.0000   8.5719   1.0500   0.0000   0.1177 &  18.4727 r
  data arrival time                                                                                                 18.4727

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.4727
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.5727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8797 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8797 

  slack (with derating applied) (VIOLATED)                                                              -10.5727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6930 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7417   1.0500   0.0000   0.5179 &   6.5640 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2960   1.0500            2.0013 &   8.5653 r
  mprj/o_q[147] (net)                                    1   0.0059 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2960   1.0500   0.0000   0.0001 &   8.5654 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6131   1.0500            4.7651 &  13.3305 r
  mprj/o_q_dly[147] (net)                                2   0.0169 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6131   1.0500   0.0000   0.0003 &  13.3308 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9858   1.0500            4.3630 &  17.6938 r
  mprj/io_oeb[10] (net)                                  1   0.2425 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.6938 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    1.6381   6.9878   1.0500   0.6678   0.7730 &  18.4668 r
  data arrival time                                                                                                 18.4668

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.4668
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.5668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8794 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8794 

  slack (with derating applied) (VIOLATED)                                                              -10.5668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6874 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7389   1.0500   0.0000   0.5215 &   6.5676 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2669   1.0500            1.9811 &   8.5487 r
  mprj/o_q[144] (net)                                    1   0.0048 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2669   1.0500   0.0000   0.0001 &   8.5488 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3067   1.0500            4.5475 &  13.0963 r
  mprj/o_q_dly[144] (net)                                1   0.0051 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3067   1.0500   0.0000   0.0001 &  13.0963 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.5382   1.0500            5.1926 &  18.2889 r
  mprj/io_oeb[7] (net)                                   1   0.2966 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.2889 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     0.0000   8.5422   1.0500   0.0000   0.1154 &  18.4043 r
  data arrival time                                                                                                 18.4043

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.4043
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.5043

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8764 

  slack (with derating applied) (VIOLATED)                                                              -10.5043 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6279 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6978   1.0500   0.0000   0.2328 &   6.2790 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3277   1.0500            2.0225 &   8.3015 r
  mprj/o_q[18] (net)                                     1   0.0072 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3277   1.0500   0.0000   0.0001 &   8.3016 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3821   1.0500            4.6134 &  12.9151 r
  mprj/o_q_dly[18] (net)                                 1   0.0080 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3821   1.0500   0.0000   0.0001 &  12.9151 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8613   1.0500            4.8209 &  17.7360 r
  mprj/wbs_dat_o[18] (net)                               1   0.2729 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.7360 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 1.3411   7.8647   1.0500   0.5408   0.6676 &  18.4037 r
  data arrival time                                                                                                 18.4037

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.4037
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.5037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8764 

  slack (with derating applied) (VIOLATED)                                                              -10.5037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6273 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7061   1.0500   0.0000   0.2903 &   6.3365 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3155   1.0500            2.0142 &   8.3507 r
  mprj/o_q[15] (net)                                     1   0.0067 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3155   1.0500   0.0000   0.0001 &   8.3507 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7732   1.0500            4.8708 &  13.2215 r
  mprj/o_q_dly[15] (net)                                 2   0.0230 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2664   0.7732   1.0500   0.1026   0.1080 &  13.3295 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5049   1.0500            4.6635 &  17.9930 r
  mprj/wbs_dat_o[15] (net)                               1   0.2604 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.9930 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 0.6973   7.5083   1.0500   0.2717   0.3815 &  18.3745 r
  data arrival time                                                                                                 18.3745

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3745
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8750 

  slack (with derating applied) (VIOLATED)                                                              -10.4745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5996 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7543   1.0500   0.0000   0.5557 &   6.6018 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4536   1.0500            2.1060 &   8.7078 r
  mprj/o_q[42] (net)                                     2   0.0121 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4536   1.0500   0.0000   0.0001 &   8.7080 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2896   1.0500            4.5626 &  13.2706 r
  mprj/o_q_dly[42] (net)                                 1   0.0044 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2896   1.0500   0.0000   0.0000 &  13.2706 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1201   1.0500            4.3857 &  17.6563 r
  mprj/la_data_out[10] (net)                             1   0.2471 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.6563 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               1.5099   7.1228   1.0500   0.6001   0.7102 &  18.3665 r
  data arrival time                                                                                                 18.3665

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8746 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8746 

  slack (with derating applied) (VIOLATED)                                                              -10.4665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5919 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7431   1.0500   0.0000   0.5648 &   6.6110 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2876   1.0500            1.9955 &   8.6065 r
  mprj/o_q[161] (net)                                    1   0.0056 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2876   1.0500   0.0000   0.0001 &   8.6065 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8649   1.0500            4.9231 &  13.5296 r
  mprj/o_q_dly[161] (net)                                2   0.0264 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8649   1.0500   0.0000   0.0005 &  13.5301 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4298   1.0500            4.6254 &  18.1555 r
  mprj/io_oeb[24] (net)                                  1   0.2576 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.1555 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    0.2810   7.4333   1.0500   0.1062   0.2086 &  18.3641 r
  data arrival time                                                                                                 18.3641

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3641
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8745 

  slack (with derating applied) (VIOLATED)                                                              -10.4641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5896 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7419   1.0500   0.0000   0.5704 &   6.6166 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3069   1.0500            2.0089 &   8.6254 r
  mprj/o_q[123] (net)                                    1   0.0064 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3069   1.0500   0.0000   0.0001 &   8.6255 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8981   1.0500            4.9463 &  13.5718 r
  mprj/o_q_dly[123] (net)                                2   0.0277 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1964   0.8981   1.0500   0.0802   0.0848 &  13.6566 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3495   1.0500            4.5809 &  18.2375 r
  mprj/io_out[24] (net)                                  1   0.2548 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.2375 r
  io_out[24] (net) 
  io_out[24] (out)                                                    0.0000   7.3532   1.0500   0.0000   0.0986 &  18.3361 r
  data arrival time                                                                                                 18.3361

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3361
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4361

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8731 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8731 

  slack (with derating applied) (VIOLATED)                                                              -10.4361 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5630 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7624   1.0500   0.0000   0.7338 &   6.7800 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3559   1.0500            2.0431 &   8.8231 r
  mprj/o_q[66] (net)                                     1   0.0083 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3559   1.0500   0.0000   0.0001 &   8.8232 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5358   1.0500            4.7220 &  13.5452 r
  mprj/o_q_dly[66] (net)                                 2   0.0139 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5358   1.0500   0.0000   0.0002 &  13.5454 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8833   1.0500            4.2904 &  17.8358 r
  mprj/la_data_out[34] (net)                             1   0.2387 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.8358 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               1.0242   6.8858   1.0500   0.4007   0.4988 &  18.3346 r
  data arrival time                                                                                                 18.3346

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8731 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8731 

  slack (with derating applied) (VIOLATED)                                                              -10.4346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5616 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7246   1.0500   0.0000   0.6157 &   6.6618 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2484   1.0500            1.9680 &   8.6298 r
  mprj/o_q[166] (net)                                    1   0.0040 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2484   1.0500   0.0000   0.0000 &   8.6299 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5721   1.0500            4.7307 &  13.3606 r
  mprj/o_q_dly[166] (net)                                2   0.0153 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5721   1.0500   0.0000   0.0002 &  13.3607 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.8337   1.0500            4.8183 &  18.1790 r
  mprj/io_oeb[29] (net)                                  1   0.2712 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.1790 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.0000   7.8382   1.0500   0.0000   0.1159 &  18.2949 r
  data arrival time                                                                                                 18.2949

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3949

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8712 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8712 

  slack (with derating applied) (VIOLATED)                                                              -10.3949 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5237 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7417   1.0500   0.0000   0.5179 &   6.5641 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2838   1.0500            1.9928 &   8.5568 r
  mprj/o_q[110] (net)                                    1   0.0054 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2838   1.0500   0.0000   0.0001 &   8.5569 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5736   1.0500            4.7369 &  13.2938 r
  mprj/o_q_dly[110] (net)                                2   0.0154 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5736   1.0500   0.0000   0.0002 &  13.2940 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5884   1.0500            4.1364 &  17.4304 r
  mprj/io_out[11] (net)                                  1   0.2287 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.4304 r
  io_out[11] (net) 
  io_out[11] (out)                                                    1.8605   6.5900   1.0500   0.7465   0.8457 &  18.2761 r
  data arrival time                                                                                                 18.2761

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3761

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8703 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8703 

  slack (with derating applied) (VIOLATED)                                                              -10.3761 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5058 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7538   1.0500   0.0000   0.5574 &   6.6036 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4040   1.0500            2.0742 &   8.6778 r
  mprj/o_q[44] (net)                                     2   0.0102 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4040   1.0500   0.0000   0.0001 &   8.6779 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2833   1.0500            4.5505 &  13.2284 r
  mprj/o_q_dly[44] (net)                                 1   0.0042 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2833   1.0500   0.0000   0.0000 &  13.2285 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.8843   1.0500            4.2494 &  17.4779 r
  mprj/la_data_out[12] (net)                             1   0.2388 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.4779 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               1.6805   6.8869   1.0500   0.6858   0.7970 &  18.2748 r
  data arrival time                                                                                                 18.2748

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2748
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3748

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8702 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8702 

  slack (with derating applied) (VIOLATED)                                                              -10.3748 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5046 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7604   1.0500   0.0000   0.7429 &   6.7891 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2627   1.0500            1.9785 &   8.7676 r
  mprj/o_q[80] (net)                                     1   0.0046 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2627   1.0500   0.0000   0.0000 &   8.7676 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7199   1.0500            4.8303 &  13.5980 r
  mprj/o_q_dly[80] (net)                                 2   0.0210 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7199   1.0500   0.0000   0.0003 &  13.5983 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.0808   1.0500            4.4158 &  18.0141 r
  mprj/la_data_out[48] (net)                             1   0.2454 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.0141 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.3871   7.0838   1.0500   0.1463   0.2417 &  18.2558 r
  data arrival time                                                                                                 18.2558

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8693 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8693 

  slack (with derating applied) (VIOLATED)                                                              -10.3558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4865 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7645   1.0500   0.0000   0.7123 &   6.7585 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2509   1.0500            1.9703 &   8.7288 r
  mprj/o_q[62] (net)                                     1   0.0041 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2509   1.0500   0.0000   0.0000 &   8.7289 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4559   1.0500            4.6532 &  13.3821 r
  mprj/o_q_dly[62] (net)                                 2   0.0108 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4559   1.0500   0.0000   0.0001 &  13.3822 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7830   1.0500            4.2188 &  17.6010 r
  mprj/la_data_out[30] (net)                             1   0.2351 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.6010 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               1.3379   6.7856   1.0500   0.5424   0.6460 &  18.2471 r
  data arrival time                                                                                                 18.2471

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3471

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8689 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8689 

  slack (with derating applied) (VIOLATED)                                                              -10.3471 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4782 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7617   1.0500   0.0000   0.7373 &   6.7835 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2813   1.0500            1.9914 &   8.7749 r
  mprj/o_q[54] (net)                                     1   0.0053 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0784   0.2813   1.0500   0.0319   0.0335 &   8.8084 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5560   1.0500            4.7247 &  13.5331 r
  mprj/o_q_dly[54] (net)                                 2   0.0147 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1312   0.5560   1.0500   0.0522   0.0550 &  13.5882 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.4252   1.0500            4.0356 &  17.6237 r
  mprj/la_data_out[22] (net)                             1   0.2228 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.6237 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               1.2019   6.4272   1.0500   0.4864   0.5768 &  18.2006 r
  data arrival time                                                                                                 18.2006

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2006
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8667 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8667 

  slack (with derating applied) (VIOLATED)                                                              -10.3006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4339 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7645   1.0500   0.0000   0.6641 &   6.7103 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3812   1.0500            2.0598 &   8.7701 r
  mprj/o_q[58] (net)                                     1   0.0093 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3812   1.0500   0.0000   0.0001 &   8.7702 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4584   1.0500            4.6737 &  13.4440 r
  mprj/o_q_dly[58] (net)                                 2   0.0109 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4584   1.0500   0.0000   0.0001 &  13.4441 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7770   1.0500            4.2218 &  17.6659 r
  mprj/la_data_out[26] (net)                             1   0.2352 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.6659 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               1.0683   6.7792   1.0500   0.4294   0.5218 &  18.1877 r
  data arrival time                                                                                                 18.1877

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8661 

  slack (with derating applied) (VIOLATED)                                                              -10.2878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4217 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7068   1.0500   0.0000   0.2773 &   6.3235 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2306   1.0500            1.9553 &   8.2788 r
  mprj/o_q[12] (net)                                     1   0.0033 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2306   1.0500   0.0000   0.0000 &   8.2788 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6102   1.0500            4.7532 &  13.0320 r
  mprj/o_q_dly[12] (net)                                 2   0.0168 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6102   1.0500   0.0000   0.0002 &  13.0322 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7850   1.0500            4.8059 &  17.8381 r
  mprj/wbs_dat_o[12] (net)                               1   0.2700 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.8381 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 0.6008   7.7885   1.0500   0.2305   0.3445 &  18.1826 r
  data arrival time                                                                                                 18.1826

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8658 

  slack (with derating applied) (VIOLATED)                                                              -10.2826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4168 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6820   1.0500   0.0000   0.1644 &   6.2106 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2972   1.0500            2.0011 &   8.2117 r
  mprj/o_q[14] (net)                                     1   0.0060 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2972   1.0500   0.0000   0.0000 &   8.2117 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6447   1.0500            4.7864 &  12.9982 r
  mprj/o_q_dly[14] (net)                                 2   0.0182 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6447   1.0500   0.0000   0.0003 &  12.9984 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7746   1.0500            4.8046 &  17.8030 r
  mprj/wbs_dat_o[14] (net)                               1   0.2697 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.8030 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.6841   7.7782   1.0500   0.2655   0.3795 &  18.1825 r
  data arrival time                                                                                                 18.1825

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2825

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8658 

  slack (with derating applied) (VIOLATED)                                                              -10.2825 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4167 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6952   1.0500   0.0000   0.1107 &   6.1568 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3038   1.0500            2.0059 &   8.1627 r
  mprj/o_q[4] (net)                                      1   0.0062 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.3038   1.0500   0.0000   0.0000 &   8.1628 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.5230   1.0500            4.7059 &  12.8686 r
  mprj/o_q_dly[4] (net)                                  2   0.0134 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.5230   1.0500   0.0000   0.0001 &  12.8688 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             7.9941   1.0500            4.9129 &  17.7817 r
  mprj/wbs_dat_o[4] (net)                                1   0.2772 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  17.7817 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  0.6874   7.9980   1.0500   0.2662   0.3892 &  18.1709 r
  data arrival time                                                                                                 18.1709

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2709

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8653 

  slack (with derating applied) (VIOLATED)                                                              -10.2709 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4056 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7064   1.0500   0.0000   0.2901 &   6.3362 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3937   1.0500            2.0669 &   8.4031 r
  mprj/o_q[13] (net)                                     2   0.0098 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3937   1.0500   0.0000   0.0001 &   8.4032 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6854   1.0500            4.8277 &  13.2309 r
  mprj/o_q_dly[13] (net)                                 2   0.0197 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6854   1.0500   0.0000   0.0003 &  13.2312 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5458   1.0500            4.6761 &  17.9073 r
  mprj/wbs_dat_o[13] (net)                               1   0.2616 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.9073 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.4018   7.5494   1.0500   0.1518   0.2592 &  18.1665 r
  data arrival time                                                                                                 18.1665

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8651 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8651 

  slack (with derating applied) (VIOLATED)                                                              -10.2665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4014 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6952   1.0500   0.0000   0.1101 &   6.1563 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4229   1.0500            2.0854 &   8.2417 r
  mprj/o_q[5] (net)                                      2   0.0109 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0896   0.4229   1.0500   0.0364   0.0384 &   8.2800 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.5731   1.0500            4.7567 &  13.0367 r
  mprj/o_q_dly[5] (net)                                  2   0.0154 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.5731   1.0500   0.0000   0.0002 &  13.0370 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             7.8523   1.0500            4.8357 &  17.8726 r
  mprj/wbs_dat_o[5] (net)                                1   0.2721 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  17.8726 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.4375   7.8564   1.0500   0.1653   0.2837 &  18.1564 r
  data arrival time                                                                                                 18.1564

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8646 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8646 

  slack (with derating applied) (VIOLATED)                                                              -10.2564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3918 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7074   1.0500   0.0000   0.2771 &   6.3232 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2570   1.0500            1.9737 &   8.2969 r
  mprj/o_q[24] (net)                                     1   0.0044 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2570   1.0500   0.0000   0.0001 &   8.2969 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2758   1.0500            4.5226 &  12.8196 r
  mprj/o_q_dly[24] (net)                                 1   0.0039 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2758   1.0500   0.0000   0.0000 &  12.8196 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8574   1.0500            4.8046 &  17.6242 r
  mprj/wbs_dat_o[24] (net)                               1   0.2729 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.6242 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 0.9654   7.8607   1.0500   0.3832   0.4998 &  18.1240 r
  data arrival time                                                                                                 18.1240

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8630 

  slack (with derating applied) (VIOLATED)                                                              -10.2240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3610 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7614   1.0500   0.0000   0.7391 &   6.7853 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2913   1.0500            1.9983 &   8.7836 r
  mprj/o_q[53] (net)                                     1   0.0057 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2913   1.0500   0.0000   0.0000 &   8.7836 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5510   1.0500            4.7228 &  13.5064 r
  mprj/o_q_dly[53] (net)                                 2   0.0145 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1551   0.5510   1.0500   0.0631   0.0664 &  13.5729 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.3086   1.0500            3.9694 &  17.5422 r
  mprj/la_data_out[21] (net)                             1   0.2187 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.5422 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               1.1832   6.3105   1.0500   0.4789   0.5660 &  18.1083 r
  data arrival time                                                                                                 18.1083

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8623 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8623 

  slack (with derating applied) (VIOLATED)                                                              -10.2083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3460 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6952   1.0500   0.0000   0.1101 &   6.1562 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3103   1.0500            2.0104 &   8.1666 r
  mprj/o_q[0] (net)                                      1   0.0065 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.3103   1.0500   0.0000   0.0001 &   8.1667 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.4847   1.0500            4.6811 &  12.8478 r
  mprj/o_q_dly[0] (net)                                  2   0.0119 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.4847   1.0500   0.0000   0.0001 &  12.8479 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.1591   1.0500            4.9914 &  17.8394 r
  mprj/wbs_dat_o[0] (net)                                1   0.2827 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  17.8394 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.3164   8.1639   1.0500   0.1195   0.2483 &  18.0876 r
  data arrival time                                                                                                 18.0876

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0876
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8613 

  slack (with derating applied) (VIOLATED)                                                              -10.1876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3263 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7071   1.0500   0.0000   0.2619 &   6.3081 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4927   1.0500            2.1302 &   8.4383 r
  mprj/o_q[22] (net)                                     2   0.0136 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0724   0.4927   1.0500   0.0294   0.0310 &   8.4693 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4419   1.0500            4.6788 &  13.1482 r
  mprj/o_q_dly[22] (net)                                 2   0.0103 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4419   1.0500   0.0000   0.0001 &  13.1483 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.4859   1.0500            4.6167 &  17.7650 r
  mprj/wbs_dat_o[22] (net)                               1   0.2597 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.7650 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.5243   7.4891   1.0500   0.1992   0.3026 &  18.0676 r
  data arrival time                                                                                                 18.0676

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8604 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8604 

  slack (with derating applied) (VIOLATED)                                                              -10.1676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3073 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7358   1.0500   0.0000   0.5870 &   6.6332 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3039   1.0500            2.0067 &   8.6399 r
  mprj/o_q[162] (net)                                    1   0.0062 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3039   1.0500   0.0000   0.0001 &   8.6399 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.9967   1.0500            5.0065 &  13.6464 r
  mprj/o_q_dly[162] (net)                                2   0.0314 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1902   0.9967   1.0500   0.0772   0.0817 &  13.7282 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7238   1.0500            4.2332 &  17.9614 r
  mprj/io_oeb[25] (net)                                  1   0.2329 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.9614 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   6.7269   1.0500   0.0000   0.0847 &  18.0460 r
  data arrival time                                                                                                 18.0460

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8593 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8593 

  slack (with derating applied) (VIOLATED)                                                              -10.1461 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2867 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7303   1.0500   0.0000   0.6071 &   6.6533 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2909   1.0500            1.9976 &   8.6509 r
  mprj/o_q[163] (net)                                    1   0.0057 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2909   1.0500   0.0000   0.0001 &   8.6509 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6684   1.0500            4.8014 &  13.4524 r
  mprj/o_q_dly[163] (net)                                2   0.0191 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6684   1.0500   0.0000   0.0003 &  13.4526 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8237   1.0500            4.2678 &  17.7204 r
  mprj/io_oeb[26] (net)                                  1   0.2365 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.7204 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.5913   6.8263   1.0500   0.2292   0.3196 &  18.0401 r
  data arrival time                                                                                                 18.0401

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8590 

  slack (with derating applied) (VIOLATED)                                                              -10.1401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2810 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7093   1.0500   0.0000   0.2762 &   6.3223 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3049   1.0500            2.0069 &   8.3292 r
  mprj/o_q[26] (net)                                     1   0.0063 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3049   1.0500   0.0000   0.0001 &   8.3293 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2882   1.0500            4.5392 &  12.8685 r
  mprj/o_q_dly[26] (net)                                 1   0.0044 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2882   1.0500   0.0000   0.0001 &  12.8686 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3998   1.0500            4.5435 &  17.4120 r
  mprj/wbs_dat_o[26] (net)                               1   0.2568 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.4120 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 1.2532   7.4029   1.0500   0.5052   0.6218 &  18.0338 r
  data arrival time                                                                                                 18.0338

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1338

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8588 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8588 

  slack (with derating applied) (VIOLATED)                                                              -10.1338 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2750 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6952   1.0500   0.0000   0.1104 &   6.1566 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4308   1.0500            2.0904 &   8.2470 r
  mprj/o_q[9] (net)                                      2   0.0112 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.4308   1.0500   0.0000   0.0001 &   8.2472 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.8272   1.0500            4.9208 &  13.1680 r
  mprj/o_q_dly[9] (net)                                  2   0.0250 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.8272   1.0500   0.0000   0.0004 &  13.1684 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             7.6741   1.0500            4.7605 &  17.9289 r
  mprj/wbs_dat_o[9] (net)                                1   0.2661 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  17.9289 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  0.0000   7.6779   1.0500   0.0000   0.1039 &  18.0328 r
  data arrival time                                                                                                 18.0328

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8587 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8587 

  slack (with derating applied) (VIOLATED)                                                              -10.1328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2741 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7080   1.0500   0.0000   0.2768 &   6.3230 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2517   1.0500            1.9700 &   8.2930 r
  mprj/o_q[25] (net)                                     1   0.0042 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2517   1.0500   0.0000   0.0000 &   8.2930 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3134   1.0500            4.5503 &  12.8433 r
  mprj/o_q_dly[25] (net)                                 1   0.0053 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3134   1.0500   0.0000   0.0001 &  12.8434 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5626   1.0500            4.6413 &  17.4847 r
  mprj/wbs_dat_o[25] (net)                               1   0.2625 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.4847 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 1.0392   7.5655   1.0500   0.4150   0.5284 &  18.0131 r
  data arrival time                                                                                                 18.0131

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8578 

  slack (with derating applied) (VIOLATED)                                                              -10.1131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2553 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7459   1.0500   0.0000   0.5096 &   6.5558 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2306   1.0500            1.9560 &   8.5118 r
  mprj/o_q[149] (net)                                    1   0.0033 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2306   1.0500   0.0000   0.0000 &   8.5118 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6375   1.0500            4.7716 &  13.2834 r
  mprj/o_q_dly[149] (net)                                2   0.0179 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6375   1.0500   0.0000   0.0003 &  13.2836 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7904   1.0500            4.2492 &  17.5328 r
  mprj/io_oeb[12] (net)                                  1   0.2355 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.5328 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.8944   6.7927   1.0500   0.3564   0.4484 &  17.9813 r
  data arrival time                                                                                                 17.9813

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9813
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0813

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8562 

  slack (with derating applied) (VIOLATED)                                                              -10.0813 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2250 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7645   1.0500   0.0000   0.7124 &   6.7585 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3004   1.0500            2.0047 &   8.7633 r
  mprj/o_q[61] (net)                                     1   0.0061 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3004   1.0500   0.0000   0.0001 &   8.7633 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4630   1.0500            4.6651 &  13.4285 r
  mprj/o_q_dly[61] (net)                                 2   0.0111 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4630   1.0500   0.0000   0.0001 &  13.4286 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.6123   1.0500            4.1243 &  17.5529 r
  mprj/la_data_out[29] (net)                             1   0.2292 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.5529 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               0.8138   6.6147   1.0500   0.3231   0.4120 &  17.9648 r
  data arrival time                                                                                                 17.9648

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9648
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0648

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8555 

  slack (with derating applied) (VIOLATED)                                                              -10.0648 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2094 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6952   1.0500   0.0000   0.1107 &   6.1569 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2576   1.0500            1.9738 &   8.1307 r
  mprj/o_q[3] (net)                                      1   0.0044 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2576   1.0500   0.0000   0.0001 &   8.1308 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.5812   1.0500            4.7382 &  12.8690 r
  mprj/o_q_dly[3] (net)                                  2   0.0157 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1584   0.5812   1.0500   0.0645   0.0679 &  12.9369 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             7.9707   1.0500            4.9010 &  17.8379 r
  mprj/wbs_dat_o[3] (net)                                1   0.2762 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  17.8379 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.0000   7.9750   1.0500   0.0000   0.1147 &  17.9526 r
  data arrival time                                                                                                 17.9526

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8549 

  slack (with derating applied) (VIOLATED)                                                              -10.0526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1978 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6952   1.0500   0.0000   0.1101 &   6.1563 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4825   1.0500            2.1234 &   8.2798 r
  mprj/o_q[7] (net)                                      2   0.0132 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0949   0.4825   1.0500   0.0385   0.0406 &   8.3203 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6125   1.0500            4.7918 &  13.1121 r
  mprj/o_q_dly[7] (net)                                  2   0.0169 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.6125   1.0500   0.0000   0.0002 &  13.1123 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             7.6002   1.0500            4.6925 &  17.8049 r
  mprj/wbs_dat_o[7] (net)                                1   0.2632 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  17.8049 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.0000   7.6043   1.0500   0.0000   0.1077 &  17.9126 r
  data arrival time                                                                                                 17.9126

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8530 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8530 

  slack (with derating applied) (VIOLATED)                                                              -10.0126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1596 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7305   1.0500   0.0000   0.6067 &   6.6529 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3356   1.0500            2.0285 &   8.6814 r
  mprj/o_q[120] (net)                                    1   0.0075 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3356   1.0500   0.0000   0.0001 &   8.6815 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5341   1.0500            4.7179 &  13.3993 r
  mprj/o_q_dly[120] (net)                                2   0.0139 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0764   0.5341   1.0500   0.0294   0.0311 &  13.4304 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4906   1.0500            4.0714 &  17.5018 r
  mprj/io_out[21] (net)                                  1   0.2251 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.5018 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.7445   6.4925   1.0500   0.2944   0.3737 &  17.8754 r
  data arrival time                                                                                                 17.8754

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.8754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.9754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8512 

  slack (with derating applied) (VIOLATED)                                                               -9.9754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1242 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7077   1.0500   0.0000   0.2769 &   6.3231 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4560   1.0500            2.1067 &   8.4299 r
  mprj/o_q[31] (net)                                     2   0.0122 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4560   1.0500   0.0000   0.0001 &   8.4300 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6943   1.0500            4.8427 &  13.2727 r
  mprj/o_q_dly[31] (net)                                 2   0.0201 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6943   1.0500   0.0000   0.0003 &  13.2730 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2165   1.0500            4.4901 &  17.7631 r
  mprj/wbs_dat_o[31] (net)                               1   0.2502 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.7631 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.0000   7.2198   1.0500   0.0000   0.0911 &  17.8542 r
  data arrival time                                                                                                 17.8542

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.8542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.9542

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8502 

  slack (with derating applied) (VIOLATED)                                                               -9.9542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1040 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7489   1.0500   0.0000   0.5202 &   6.5664 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5155   1.0500            2.1455 &   8.7119 r
  mprj/o_q[113] (net)                                    2   0.0145 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.5155   1.0500   0.0000   0.0002 &   8.7121 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5881   1.0500            4.7802 &  13.4923 r
  mprj/o_q_dly[113] (net)                                2   0.0160 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5881   1.0500   0.0000   0.0002 &  13.4925 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8042   1.0500            4.2451 &  17.7376 r
  mprj/io_out[14] (net)                                  1   0.2357 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.7376 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.0000   6.8072   1.0500   0.0000   0.0842 &  17.8217 r
  data arrival time                                                                                                 17.8217

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.8217
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.9217

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8487 

  slack (with derating applied) (VIOLATED)                                                               -9.9217 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0731 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7320   1.0500   0.0000   0.5921 &   6.6383 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2858   1.0500            1.9940 &   8.6323 r
  mprj/o_q[159] (net)                                    1   0.0055 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2858   1.0500   0.0000   0.0001 &   8.6324 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5949   1.0500            4.7515 &  13.3838 r
  mprj/o_q_dly[159] (net)                                2   0.0162 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5949   1.0500   0.0000   0.0002 &  13.3840 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7364   1.0500            4.2066 &  17.5907 r
  mprj/io_oeb[22] (net)                                  1   0.2333 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.5907 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.2506   6.7393   1.0500   0.0947   0.1826 &  17.7733 r
  data arrival time                                                                                                 17.7733

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7733
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8463 

  slack (with derating applied) (VIOLATED)                                                               -9.8733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0269 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7461   1.0500   0.0000   0.5091 &   6.5553 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2563   1.0500            1.9738 &   8.5291 r
  mprj/o_q[150] (net)                                    1   0.0043 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2563   1.0500   0.0000   0.0000 &   8.5291 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7437   1.0500            4.8440 &  13.3732 r
  mprj/o_q_dly[150] (net)                                2   0.0219 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7437   1.0500   0.0000   0.0004 &  13.3735 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7308   1.0500            4.2160 &  17.5895 r
  mprj/io_oeb[13] (net)                                  1   0.2331 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.5895 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   6.7337   1.0500   0.0000   0.0827 &  17.6722 r
  data arrival time                                                                                                 17.6722

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8415 

  slack (with derating applied) (VIOLATED)                                                               -9.7722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9306 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7464   1.0500   0.0000   0.5000 &   6.5462 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2525   1.0500            1.9712 &   8.5174 r
  mprj/o_q[112] (net)                                    1   0.0042 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2525   1.0500   0.0000   0.0001 &   8.5174 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.9778   1.0500            4.9874 &  13.5048 r
  mprj/o_q_dly[112] (net)                                2   0.0307 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9778   1.0500   0.0000   0.0006 &  13.5054 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4231   1.0500            4.0612 &  17.5667 r
  mprj/io_out[13] (net)                                  1   0.2224 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.5667 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.0000   6.4257   1.0500   0.0000   0.0763 &  17.6430 r
  data arrival time                                                                                                 17.6430

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6430
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8401 

  slack (with derating applied) (VIOLATED)                                                               -9.7430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9028 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7491   1.0500   0.0000   0.5229 &   6.5690 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2679   1.0500            1.9819 &   8.5509 r
  mprj/o_q[114] (net)                                    1   0.0048 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2679   1.0500   0.0000   0.0001 &   8.5510 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6773   1.0500            4.8041 &  13.3551 r
  mprj/o_q_dly[114] (net)                                2   0.0194 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6773   1.0500   0.0000   0.0003 &  13.3554 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5850   1.0500            4.1293 &  17.4847 r
  mprj/io_out[15] (net)                                  1   0.2281 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.4847 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   6.5877   1.0500   0.0000   0.0782 &  17.5629 r
  data arrival time                                                                                                 17.5629

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.5629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.6629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8363 

  slack (with derating applied) (VIOLATED)                                                               -9.6629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8266 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7408   1.0500   0.0000   0.5749 &   6.6211 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3900   1.0500            2.0651 &   8.6861 r
  mprj/o_q[117] (net)                                    2   0.0096 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3900   1.0500   0.0000   0.0001 &   8.6862 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7582   1.0500            4.8724 &  13.5586 r
  mprj/o_q_dly[117] (net)                                2   0.0225 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7582   1.0500   0.0000   0.0003 &  13.5590 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2674   1.0500            3.3955 &  16.9545 r
  mprj/io_out[18] (net)                                  1   0.1824 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.9545 r
  io_out[18] (net) 
  io_out[18] (out)                                                    1.1939   5.2684   1.0500   0.4862   0.5496 &  17.5041 r
  data arrival time                                                                                                 17.5041

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.5041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.6041

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8335 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8335 

  slack (with derating applied) (VIOLATED)                                                               -9.6041 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.7706 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7417   1.0500   0.0000   0.5179 &   6.5641 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2676   1.0500            1.9815 &   8.5456 r
  mprj/o_q[148] (net)                                    1   0.0048 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2676   1.0500   0.0000   0.0000 &   8.5457 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6015   1.0500            4.7532 &  13.2989 r
  mprj/o_q_dly[148] (net)                                2   0.0165 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6015   1.0500   0.0000   0.0002 &  13.2991 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1933   1.0500            3.9059 &  17.2050 r
  mprj/io_oeb[11] (net)                                  1   0.2146 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.2050 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    0.5421   6.1954   1.0500   0.2103   0.2856 &  17.4906 r
  data arrival time                                                                                                 17.4906

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.4906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.5906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8329 

  slack (with derating applied) (VIOLATED)                                                               -9.5906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.7577 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7417   1.0500   0.0000   0.5179 &   6.5641 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2749   1.0500            1.9867 &   8.5508 r
  mprj/o_q[109] (net)                                    1   0.0051 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2749   1.0500   0.0000   0.0000 &   8.5508 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5770   1.0500            4.7378 &  13.2886 r
  mprj/o_q_dly[109] (net)                                2   0.0155 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5770   1.0500   0.0000   0.0002 &  13.2888 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5400   1.0500            4.0951 &  17.3839 r
  mprj/io_out[10] (net)                                  1   0.2265 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.3839 r
  io_out[10] (net) 
  io_out[10] (out)                                                    0.0000   6.5425   1.0500   0.0000   0.0769 &  17.4608 r
  data arrival time                                                                                                 17.4608

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.4608
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.5608

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8315 

  slack (with derating applied) (VIOLATED)                                                               -9.5608 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.7294 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7343   1.0500   0.0000   0.5891 &   6.6353 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4124   1.0500            2.0793 &   8.7146 r
  mprj/o_q[158] (net)                                    2   0.0105 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4124   1.0500   0.0000   0.0001 &   8.7147 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5616   1.0500            4.7475 &  13.4622 r
  mprj/o_q_dly[158] (net)                                2   0.0149 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1100   0.5616   1.0500   0.0438   0.0462 &  13.5084 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1146   1.0500            3.8554 &  17.3638 r
  mprj/io_oeb[21] (net)                                  1   0.2117 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.3638 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   6.1167   1.0500   0.0000   0.0654 &  17.4292 r
  data arrival time                                                                                                 17.4292

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.4292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.5292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8300 

  slack (with derating applied) (VIOLATED)                                                               -9.5292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.6992 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7482   1.0500   0.0000   0.5325 &   6.5787 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2663   1.0500            1.9808 &   8.5595 r
  mprj/o_q[153] (net)                                    1   0.0047 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2663   1.0500   0.0000   0.0001 &   8.5595 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7536   1.0500            4.8516 &  13.4111 r
  mprj/o_q_dly[153] (net)                                2   0.0223 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7536   1.0500   0.0000   0.0004 &  13.4115 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8989   1.0500            3.7506 &  17.1621 r
  mprj/io_oeb[16] (net)                                  1   0.2043 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.1621 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.3112   5.9005   1.0500   0.1176   0.1811 &  17.3431 r
  data arrival time                                                                                                 17.3431

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.3431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.4431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8259 

  slack (with derating applied) (VIOLATED)                                                               -9.4431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.6173 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7459   1.0500   0.0000   0.5096 &   6.5557 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3040   1.0500            2.0069 &   8.5626 r
  mprj/o_q[111] (net)                                    1   0.0062 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3040   1.0500   0.0000   0.0001 &   8.5627 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6503   1.0500            4.7912 &  13.3539 r
  mprj/o_q_dly[111] (net)                                2   0.0184 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6503   1.0500   0.0000   0.0003 &  13.3542 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1218   1.0500            3.8642 &  17.2184 r
  mprj/io_out[12] (net)                                  1   0.2119 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.2184 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   6.1241   1.0500   0.0000   0.0685 &  17.2868 r
  data arrival time                                                                                                 17.2868

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.2868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.3868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8232 

  slack (with derating applied) (VIOLATED)                                                               -9.3868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.5636 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7461   1.0500   0.0000   0.5487 &   6.5949 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2395   1.0500            1.9622 &   8.5570 r
  mprj/o_q[115] (net)                                    1   0.0037 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2395   1.0500   0.0000   0.0000 &   8.5571 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7926   1.0500            4.8716 &  13.4287 r
  mprj/o_q_dly[115] (net)                                2   0.0237 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7926   1.0500   0.0000   0.0003 &  13.4290 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.9669   1.0500            3.7873 &  17.2163 r
  mprj/io_out[16] (net)                                  1   0.2065 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.2163 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.0000   5.9690   1.0500   0.0000   0.0646 &  17.2809 r
  data arrival time                                                                                                 17.2809

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.2809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.3809

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8229 

  slack (with derating applied) (VIOLATED)                                                               -9.3809 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.5580 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7366   1.0500   0.0000   0.5861 &   6.6323 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4605   1.0500            2.1101 &   8.7424 r
  mprj/o_q[157] (net)                                    2   0.0123 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4605   1.0500   0.0000   0.0001 &   8.7425 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5748   1.0500            4.7633 &  13.5058 r
  mprj/o_q_dly[157] (net)                                2   0.0154 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1056   0.5748   1.0500   0.0428   0.0452 &  13.5510 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.6430   1.0500            3.5911 &  17.1421 r
  mprj/io_oeb[20] (net)                                  1   0.1954 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.1421 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   5.6445   1.0500   0.0000   0.0526 &  17.1947 r
  data arrival time                                                                                                 17.1947

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8188 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8188 

  slack (with derating applied) (VIOLATED)                                                               -9.2947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4759 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7457   1.0500   0.0000   0.5513 &   6.5974 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2513   1.0500            1.9703 &   8.5678 r
  mprj/o_q[154] (net)                                    1   0.0041 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2513   1.0500   0.0000   0.0000 &   8.5678 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7280   1.0500            4.8336 &  13.4014 r
  mprj/o_q_dly[154] (net)                                2   0.0213 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7280   1.0500   0.0000   0.0003 &  13.4018 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5463   1.0500            3.5517 &  16.9535 r
  mprj/io_oeb[17] (net)                                  1   0.1921 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.9535 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.3400   5.5474   1.0500   0.1285   0.1805 &  17.1339 r
  data arrival time                                                                                                 17.1339

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2339

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8159 

  slack (with derating applied) (VIOLATED)                                                               -9.2339 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4180 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7414   1.0500   0.0000   0.5728 &   6.6189 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2379   1.0500            1.9609 &   8.5799 r
  mprj/o_q[156] (net)                                    1   0.0036 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2379   1.0500   0.0000   0.0000 &   8.5799 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5885   1.0500            4.7402 &  13.3201 r
  mprj/o_q_dly[156] (net)                                2   0.0160 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5885   1.0500   0.0000   0.0002 &  13.3202 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2777   1.0500            3.3903 &  16.7105 r
  mprj/io_oeb[19] (net)                                  1   0.1828 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.7105 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.8631   5.2786   1.0500   0.3474   0.4036 &  17.1141 r
  data arrival time                                                                                                 17.1141

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1141
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2141

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8150 

  slack (with derating applied) (VIOLATED)                                                               -9.2141 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.3991 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7378   1.0500   0.0000   0.5838 &   6.6300 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4247   1.0500            2.0872 &   8.7172 r
  mprj/o_q[119] (net)                                    2   0.0110 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4247   1.0500   0.0000   0.0001 &   8.7173 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5734   1.0500            4.7572 &  13.4745 r
  mprj/o_q_dly[119] (net)                                2   0.0154 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0431   0.5734   1.0500   0.0176   0.0186 &  13.4932 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4961   1.0500            3.5082 &  17.0013 r
  mprj/io_out[20] (net)                                  1   0.1903 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.0013 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.0000   5.4974   1.0500   0.0000   0.0487 &  17.0500 r
  data arrival time                                                                                                 17.0500

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.0500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.1500

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8119 

  slack (with derating applied) (VIOLATED)                                                               -9.1500 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.3381 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7365   1.0500   0.0000   0.5863 &   6.6325 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2582   1.0500            1.9749 &   8.6074 r
  mprj/o_q[116] (net)                                    1   0.0044 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2582   1.0500   0.0000   0.0000 &   8.6074 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7496   1.0500            4.8479 &  13.4553 r
  mprj/o_q_dly[116] (net)                                2   0.0221 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2064   0.7496   1.0500   0.0840   0.0886 &  13.5439 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3737   1.0500            3.4490 &  16.9930 r
  mprj/io_out[17] (net)                                  1   0.1858 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.9930 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.0000   5.3751   1.0500   0.0000   0.0497 &  17.0426 r
  data arrival time                                                                                                 17.0426

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.0426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.1426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8116 

  slack (with derating applied) (VIOLATED)                                                               -9.1426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.3311 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7401   1.0500   0.0000   0.5780 &   6.6242 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2589   1.0500            1.9755 &   8.5997 r
  mprj/o_q[118] (net)                                    1   0.0044 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2589   1.0500   0.0000   0.0000 &   8.5997 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6976   1.0500            4.8161 &  13.4158 r
  mprj/o_q_dly[118] (net)                                2   0.0202 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6976   1.0500   0.0000   0.0003 &  13.4161 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7899   1.0500            3.1171 &  16.5332 r
  mprj/io_out[19] (net)                                  1   0.1656 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.5332 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.2598   4.8074   1.0500   0.0982   0.1362 &  16.6694 r
  data arrival time                                                                                                 16.6694

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.6694
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.7694

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7938 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7938 

  slack (with derating applied) (VIOLATED)                                                               -8.7694 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.9756 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7423   1.0500   0.0000   0.5687 &   6.6149 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2827   1.0500            1.9920 &   8.6069 r
  mprj/o_q[155] (net)                                    1   0.0054 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2827   1.0500   0.0000   0.0001 &   8.6070 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6139   1.0500            4.7637 &  13.3707 r
  mprj/o_q_dly[155] (net)                                2   0.0170 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6139   1.0500   0.0000   0.0002 &  13.3709 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7793   1.0500            3.1060 &  16.4769 r
  mprj/io_oeb[18] (net)                                  1   0.1653 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.4769 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.3281   4.7957   1.0500   0.1244   0.1618 &  16.6387 r
  data arrival time                                                                                                 16.6387

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.6387
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.7387

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7923 

  slack (with derating applied) (VIOLATED)                                                               -8.7387 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.9464 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                         10.9820                     6.2802 &  28.2802 r
  la_data_in[12] (net)                                   2   0.3840 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  28.2802 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 14.1198  10.9841   1.0500   7.7346   8.2178 &  36.4980 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2656   1.0500            0.0406 &  36.5386 r
  mprj/buf_i[140] (net)                                  1   0.0035 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2656   1.0500   0.0000   0.0000 &  36.5386 r
  data arrival time                                                                                                 36.5386

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7616   0.9500   0.0000   0.5604 &  36.0293 r
  clock reconvergence pessimism                                                                           0.0000    36.0293
  clock uncertainty                                                                                      -0.1000    35.9293
  library setup time                                                                    1.0000           -0.1457    35.7836
  data required time                                                                                                35.7836
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7836
  data arrival time                                                                                                -36.5386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3174 
  total derate : arrival time                                                                            -0.3933 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7107 

  slack (with derating applied) (VIOLATED)                                                               -0.7551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0444 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                          10.0936                     5.7593 &  27.7593 r
  la_data_in[0] (net)                                    2   0.3523 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.7593 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.8181  10.0963   1.0500   5.3035   5.6727 &  33.4320 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2631   1.0500            0.0918 &  33.5238 r
  mprj/buf_i[128] (net)                                  1   0.0060 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2631   1.0500   0.0000   0.0000 &  33.5239 r
  data arrival time                                                                                                 33.5239

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7420   0.9500   0.0000   0.3979 &  35.8667 r
  clock reconvergence pessimism                                                                           0.0000    35.8667
  clock uncertainty                                                                                      -0.1000    35.7667
  library setup time                                                                    1.0000           -0.1454    35.6213
  data required time                                                                                                35.6213
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6213
  data arrival time                                                                                                -33.5239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.0975

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3089 
  total derate : arrival time                                                                            -0.2745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5834 

  slack (with derating applied) (MET)                                                                     2.0975 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.6808 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            9.1582                     5.1897 &  27.1897 r
  wbs_dat_i[7] (net)                                     2   0.3182 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.1897 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   10.2839   9.1633   1.0500   4.6774   5.0397 &  32.2294 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2859   1.0500            0.1721 &  32.4015 r
  mprj/buf_i[7] (net)                                    2   0.0159 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0220   0.2859   1.0500   0.0084   0.0091 &  32.4106 r
  data arrival time                                                                                                 32.4106

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6738   0.9500   0.0000   0.0174 &  35.4862 r
  clock reconvergence pessimism                                                                           0.0000    35.4862
  clock uncertainty                                                                                      -0.1000    35.3862
  library setup time                                                                    1.0000           -0.1471    35.2391
  data required time                                                                                                35.2391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2391
  data arrival time                                                                                                -32.4106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.8285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2888 
  total derate : arrival time                                                                            -0.2486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5374 

  slack (with derating applied) (MET)                                                                     2.8285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.3659 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              9.3424                     5.3293 &  27.3293 r
  la_oenb[4] (net)                                       2   0.3259 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.3293 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  11.1700   9.3447   1.0500   5.0116   5.3546 &  32.6839 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2492   1.0500            0.1225 &  32.8064 r
  mprj/buf_i[68] (net)                                   1   0.0049 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0145   0.2492   1.0500   0.0055   0.0058 &  32.8122 r
  data arrival time                                                                                                 32.8122

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7546   0.9500   0.0000   0.5019 &  35.9707 r
  clock reconvergence pessimism                                                                           0.0000    35.9707
  clock uncertainty                                                                                      -0.1000    35.8707
  library setup time                                                                    1.0000           -0.1442    35.7265
  data required time                                                                                                35.7265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7265
  data arrival time                                                                                                -32.8122
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.9143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3143 
  total derate : arrival time                                                                            -0.2611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5754 

  slack (with derating applied) (MET)                                                                     2.9143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.4897 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               9.9234                     5.6722 &  27.6722 r
  io_in[10] (net)                                        2   0.3467 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.6722 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.2307   9.9254   1.0500   4.3115   4.6160 &  32.2882 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3275   1.0500            0.1696 &  32.4578 r
  mprj/buf_i[202] (net)                                  2   0.0270 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3275   1.0500   0.0000   0.0005 &  32.4584 r
  data arrival time                                                                                                 32.4584

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7461   0.9500   0.0000   0.4606 &  35.9295 r
  clock reconvergence pessimism                                                                           0.0000    35.9295
  clock uncertainty                                                                                      -0.1000    35.8295
  library setup time                                                                    1.0000           -0.1514    35.6780
  data required time                                                                                                35.6780
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6780
  data arrival time                                                                                                -32.4584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.2196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3122 
  total derate : arrival time                                                                            -0.2279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5401 

  slack (with derating applied) (MET)                                                                     3.2197 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.7597 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              8.5840                     4.9003 &  26.9003 r
  la_oenb[7] (net)                                       2   0.2995 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.9003 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.2809   8.5858   1.0500   4.6909   5.0038 &  31.9041 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2345   1.0500            0.1528 &  32.0568 r
  mprj/buf_i[71] (net)                                   1   0.0036 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2345   1.0500   0.0000   0.0000 &  32.0568 r
  data arrival time                                                                                                 32.0568

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7586   0.9500   0.0000   0.5271 &  35.9960 r
  clock reconvergence pessimism                                                                           0.0000    35.9960
  clock uncertainty                                                                                      -0.1000    35.8960
  library setup time                                                                    1.0000           -0.1425    35.7535
  data required time                                                                                                35.7535
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7535
  data arrival time                                                                                                -32.0568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.6967

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3157 
  total derate : arrival time                                                                            -0.2456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5612 

  slack (with derating applied) (MET)                                                                     3.6967 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2579 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                               9.7916                     5.5739 &  27.5739 r
  io_in[24] (net)                                        2   0.3412 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.5739 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.6572   9.7948   1.0500   3.5042   3.7932 &  31.3671 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3383   1.0500            0.1881 &  31.5552 r
  mprj/buf_i[216] (net)                                  2   0.0314 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0678   0.3383   1.0500   0.0275   0.0295 &  31.5847 r
  data arrival time                                                                                                 31.5847

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7263   0.9500   0.0000   0.5549 &  36.0237 r
  clock reconvergence pessimism                                                                           0.0000    36.0237
  clock uncertainty                                                                                      -0.1000    35.9237
  library setup time                                                                    1.0000           -0.1523    35.7714
  data required time                                                                                                35.7714
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7714
  data arrival time                                                                                                -31.5847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.1867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3171 
  total derate : arrival time                                                                            -0.1910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5081 

  slack (with derating applied) (MET)                                                                     4.1867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.6948 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              9.1728                     5.2337 &  27.2337 r
  la_oenb[0] (net)                                       2   0.3200 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.2337 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.8864   9.1750   1.0500   3.7871   4.0682 &  31.3019 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2430   1.0500            0.1261 &  31.4281 r
  mprj/buf_i[64] (net)                                   1   0.0038 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2430   1.0500   0.0000   0.0000 &  31.4281 r
  data arrival time                                                                                                 31.4281

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7543   0.9500   0.0000   0.5030 &  35.9718 r
  clock reconvergence pessimism                                                                           0.0000    35.9718
  clock uncertainty                                                                                      -0.1000    35.8718
  library setup time                                                                    1.0000           -0.1436    35.7282
  data required time                                                                                                35.7282
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7282
  data arrival time                                                                                                -31.4281
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.3001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3144 
  total derate : arrival time                                                                            -0.1997 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5141 

  slack (with derating applied) (MET)                                                                     4.3001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.8143 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             8.1743                     4.6668 &  26.6668 r
  la_oenb[11] (net)                                      2   0.2852 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.6668 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.5699   8.1759   1.0500   4.2628   4.5479 &  31.2148 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2273   1.0500            0.1699 &  31.3847 r
  mprj/buf_i[75] (net)                                   1   0.0031 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2273   1.0500   0.0000   0.0000 &  31.3847 r
  data arrival time                                                                                                 31.3847

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7638   0.9500   0.0000   0.5866 &  36.0555 r
  clock reconvergence pessimism                                                                           0.0000    36.0555
  clock uncertainty                                                                                      -0.1000    35.9555
  library setup time                                                                    1.0000           -0.1409    35.8145
  data required time                                                                                                35.8145
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8145
  data arrival time                                                                                                -31.3847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4298

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3188 
  total derate : arrival time                                                                            -0.2247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5434 

  slack (with derating applied) (MET)                                                                     4.4298 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9732 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          7.8509                     4.4844 &  26.4844 r
  la_data_in[22] (net)                                   2   0.2739 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4844 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.6136   7.8523   1.0500   4.4843   4.7733 &  31.2577 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2287   1.0500            0.1909 &  31.4486 r
  mprj/buf_i[150] (net)                                  1   0.0046 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0105   0.2287   1.0500   0.0040   0.0042 &  31.4528 r
  data arrival time                                                                                                 31.4528

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7636   0.9500   0.0000   0.6669 &  36.1358 r
  clock reconvergence pessimism                                                                           0.0000    36.1358
  clock uncertainty                                                                                      -0.1000    36.0358
  library setup time                                                                    1.0000           -0.1412    35.8946
  data required time                                                                                                35.8946
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8946
  data arrival time                                                                                                -31.4528
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3230 
  total derate : arrival time                                                                            -0.2366 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5596 

  slack (with derating applied) (MET)                                                                     4.4418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0014 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             7.7777                     4.4432 &  26.4432 r
  la_oenb[20] (net)                                      2   0.2714 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4432 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.4822   7.7790   1.0500   4.4141   4.6978 &  31.1410 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2288   1.0500            0.1954 &  31.3364 r
  mprj/buf_i[84] (net)                                   1   0.0049 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2288   1.0500   0.0000   0.0000 &  31.3365 r
  data arrival time                                                                                                 31.3365

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7648   0.9500   0.0000   0.6379 &  36.1068 r
  clock reconvergence pessimism                                                                           0.0000    36.1068
  clock uncertainty                                                                                      -0.1000    36.0068
  library setup time                                                                    1.0000           -0.1413    35.8655
  data required time                                                                                                35.8655
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8655
  data arrival time                                                                                                -31.3365
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3215 
  total derate : arrival time                                                                            -0.2330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5545 

  slack (with derating applied) (MET)                                                                     4.5290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0835 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           8.4631                     4.8323 &  26.8323 r
  la_data_in[8] (net)                                    2   0.2953 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.8323 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.9529   8.4648   1.0500   3.9130   4.1854 &  31.0177 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2368   1.0500            0.1625 &  31.1802 r
  mprj/buf_i[136] (net)                                  1   0.0047 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2368   1.0500   0.0000   0.0000 &  31.1802 r
  data arrival time                                                                                                 31.1802

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7600   0.9500   0.0000   0.5423 &  36.0112 r
  clock reconvergence pessimism                                                                           0.0000    36.0112
  clock uncertainty                                                                                      -0.1000    35.9112
  library setup time                                                                    1.0000           -0.1430    35.7682
  data required time                                                                                                35.7682
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7682
  data arrival time                                                                                                -31.1802
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5880

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3165 
  total derate : arrival time                                                                            -0.2070 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5235 

  slack (with derating applied) (MET)                                                                     4.5880 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1115 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               9.2354                     5.2331 &  27.2331 r
  io_in[30] (net)                                        2   0.3209 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.2331 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.0622   9.2403   1.0500   3.3062   3.6005 &  30.8336 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3019   1.0500            0.1835 &  31.0171 r
  mprj/buf_i[222] (net)                                  2   0.0212 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3019   1.0500   0.0000   0.0004 &  31.0175 r
  data arrival time                                                                                                 31.0175

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   0.9500   0.0000   0.5719 &  36.0408 r
  clock reconvergence pessimism                                                                           0.0000    36.0408
  clock uncertainty                                                                                      -0.1000    35.9408
  library setup time                                                                    1.0000           -0.1491    35.7917
  data required time                                                                                                35.7917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7917
  data arrival time                                                                                                -31.0175
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3180 
  total derate : arrival time                                                                            -0.1802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4982 

  slack (with derating applied) (MET)                                                                     4.7742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2725 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          8.2770                     4.7286 &  26.7286 r
  la_data_in[26] (net)                                   2   0.2889 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.7286 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.4197   8.2785   1.0500   3.6513   3.9054 &  30.6340 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2842   1.0500            0.2221 &  30.8561 r
  mprj/buf_i[154] (net)                                  2   0.0195 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1568   0.2842   1.0500   0.0619   0.0653 &  30.9213 r
  data arrival time                                                                                                 30.9213

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7577   0.9500   0.0000   0.6953 &  36.1641 r
  clock reconvergence pessimism                                                                           0.0000    36.1641
  clock uncertainty                                                                                      -0.1000    36.0641
  library setup time                                                                    1.0000           -0.1474    35.9167
  data required time                                                                                                35.9167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9167
  data arrival time                                                                                                -30.9213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9954

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3245 
  total derate : arrival time                                                                            -0.1997 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5242 

  slack (with derating applied) (MET)                                                                     4.9954 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5195 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               8.8011                     5.0247 &  27.0247 r
  io_in[15] (net)                                        2   0.3071 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.0247 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.7081   8.8028   1.0500   3.1401   3.3797 &  30.4044 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3057   1.0500            0.2127 &  30.6171 r
  mprj/buf_i[207] (net)                                  2   0.0246 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3057   1.0500   0.0000   0.0004 &  30.6175 r
  data arrival time                                                                                                 30.6175

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7454   0.9500   0.0000   0.5003 &  35.9692 r
  clock reconvergence pessimism                                                                           0.0000    35.9692
  clock uncertainty                                                                                      -0.1000    35.8692
  library setup time                                                                    1.0000           -0.1494    35.7198
  data required time                                                                                                35.7198
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7198
  data arrival time                                                                                                -30.6175
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3142 
  total derate : arrival time                                                                            -0.1711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4853 

  slack (with derating applied) (MET)                                                                     5.1023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.5876 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           8.7504                     4.9955 &  26.9955 r
  la_data_in[3] (net)                                    2   0.3053 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.9955 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.4460   8.7522   1.0500   3.0420   3.2764 &  30.2719 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2580   1.0500            0.1674 &  30.4394 r
  mprj/buf_i[131] (net)                                  2   0.0095 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0167   0.2580   1.0500   0.0063   0.0067 &  30.4461 r
  data arrival time                                                                                                 30.4461

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7545   0.9500   0.0000   0.5022 &  35.9711 r
  clock reconvergence pessimism                                                                           0.0000    35.9711
  clock uncertainty                                                                                      -0.1000    35.8711
  library setup time                                                                    1.0000           -0.1450    35.7261
  data required time                                                                                                35.7261
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7261
  data arrival time                                                                                                -30.4461
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3143 
  total derate : arrival time                                                                            -0.1643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4787 

  slack (with derating applied) (MET)                                                                     5.2800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7587 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             8.3066                     4.7378 &  26.7378 r
  la_oenb[22] (net)                                      2   0.2896 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.7378 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.0601   8.3085   1.0500   3.4370   3.6875 &  30.4253 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2325   1.0500            0.1673 &  30.5926 r
  mprj/buf_i[86] (net)                                   1   0.0040 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2325   1.0500   0.0000   0.0000 &  30.5926 r
  data arrival time                                                                                                 30.5926

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7637   0.9500   0.0000   0.6680 &  36.1368 r
  clock reconvergence pessimism                                                                           0.0000    36.1368
  clock uncertainty                                                                                      -0.1000    36.0368
  library setup time                                                                    1.0000           -0.1420    35.8948
  data required time                                                                                                35.8948
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8948
  data arrival time                                                                                                -30.5926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3021

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3231 
  total derate : arrival time                                                                            -0.1836 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5066 

  slack (with derating applied) (MET)                                                                     5.3021 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8088 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             8.3807                     4.7759 &  26.7759 r
  la_oenb[36] (net)                                      2   0.2921 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.7759 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.9987   8.3829   1.0500   3.3898   3.6443 &  30.4202 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2327   1.0500            0.1631 &  30.5834 r
  mprj/buf_i[100] (net)                                  1   0.0038 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2327   1.0500   0.0000   0.0000 &  30.5834 r
  data arrival time                                                                                                 30.5834

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7622   0.9500   0.0000   0.6649 &  36.1338 r
  clock reconvergence pessimism                                                                           0.0000    36.1338
  clock uncertainty                                                                                      -0.1000    36.0338
  library setup time                                                                    1.0000           -0.1421    35.8917
  data required time                                                                                                35.8917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8917
  data arrival time                                                                                                -30.5834
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3229 
  total derate : arrival time                                                                            -0.1813 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5042 

  slack (with derating applied) (MET)                                                                     5.3083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8125 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             7.9015                     4.5104 &  26.5104 r
  la_oenb[13] (net)                                      2   0.2756 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.5104 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.1294   7.9030   1.0500   3.4913   3.7352 &  30.2456 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2532   1.0500            0.2133 &  30.4589 r
  mprj/buf_i[77] (net)                                   2   0.0113 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2532   1.0500   0.0000   0.0001 &  30.4590 r
  data arrival time                                                                                                 30.4590

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7645   0.9500   0.0000   0.6006 &  36.0695 r
  clock reconvergence pessimism                                                                           0.0000    36.0695
  clock uncertainty                                                                                      -0.1000    35.9695
  library setup time                                                                    1.0000           -0.1446    35.8249
  data required time                                                                                                35.8249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8249
  data arrival time                                                                                                -30.4590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3195 
  total derate : arrival time                                                                            -0.1880 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5076 

  slack (with derating applied) (MET)                                                                     5.3659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8734 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                             8.1447                     4.6368 &  26.6368 r
  la_oenb[37] (net)                                      2   0.2836 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.6368 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.9993   8.1471   1.0500   3.4065   3.6625 &  30.2993 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2524   1.0500            0.1978 &  30.4971 r
  mprj/buf_i[101] (net)                                  2   0.0102 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0098   0.2524   1.0500   0.0037   0.0040 &  30.5011 r
  data arrival time                                                                                                 30.5011

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7623   0.9500   0.0000   0.6642 &  36.1331 r
  clock reconvergence pessimism                                                                           0.0000    36.1331
  clock uncertainty                                                                                      -0.1000    36.0331
  library setup time                                                                    1.0000           -0.1445    35.8886
  data required time                                                                                                35.8886
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8886
  data arrival time                                                                                                -30.5011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3229 
  total derate : arrival time                                                                            -0.1840 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5069 

  slack (with derating applied) (MET)                                                                     5.3875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8944 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          8.1572                     4.6590 &  26.6590 r
  la_data_in[13] (net)                                   2   0.2846 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.6590 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.9727   8.1587   1.0500   3.3576   3.5962 &  30.2552 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2275   1.0500            0.1712 &  30.4264 r
  mprj/buf_i[141] (net)                                  1   0.0032 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2275   1.0500   0.0000   0.0000 &  30.4264 r
  data arrival time                                                                                                 30.4264

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7645   0.9500   0.0000   0.6004 &  36.0693 r
  clock reconvergence pessimism                                                                           0.0000    36.0693
  clock uncertainty                                                                                      -0.1000    35.9693
  library setup time                                                                    1.0000           -0.1410    35.8283
  data required time                                                                                                35.8283
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8283
  data arrival time                                                                                                -30.4264
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3195 
  total derate : arrival time                                                                            -0.1794 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4989 

  slack (with derating applied) (MET)                                                                     5.4019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9008 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             7.8595                     4.4869 &  26.4869 r
  la_oenb[25] (net)                                      2   0.2741 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4869 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.9670   7.8610   1.0500   3.4508   3.6916 &  30.1785 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2703   1.0500            0.2331 &  30.4116 r
  mprj/buf_i[89] (net)                                   2   0.0167 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0716   0.2703   1.0500   0.0285   0.0302 &  30.4418 r
  data arrival time                                                                                                 30.4418

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7589   0.9500   0.0000   0.6924 &  36.1612 r
  clock reconvergence pessimism                                                                           0.0000    36.1612
  clock uncertainty                                                                                      -0.1000    36.0612
  library setup time                                                                    1.0000           -0.1462    35.9151
  data required time                                                                                                35.9151
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9151
  data arrival time                                                                                                -30.4418
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3243 
  total derate : arrival time                                                                            -0.1883 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5127 

  slack (with derating applied) (MET)                                                                     5.4733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9860 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            9.1545                     5.1830 &  27.1830 r
  wbs_adr_i[1] (net)                                     2   0.3179 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.1830 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.7970   9.1601   1.0500   2.2277   2.4761 &  29.6591 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2549   1.0500            0.1396 &  29.7988 r
  mprj/buf_i[33] (net)                                   1   0.0071 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0630   0.2549   1.0500   0.0257   0.0270 &  29.8258 r
  data arrival time                                                                                                 29.8258

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6604   0.9500   0.0000   0.0966 &  35.5655 r
  clock reconvergence pessimism                                                                           0.0000    35.5655
  clock uncertainty                                                                                      -0.1000    35.4655
  library setup time                                                                    1.0000           -0.1442    35.3213
  data required time                                                                                                35.3213
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3213
  data arrival time                                                                                                -29.8258
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4955

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2930 
  total derate : arrival time                                                                            -0.1258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4188 

  slack (with derating applied) (MET)                                                                     5.4955 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9144 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             8.2409                     4.6973 &  26.6973 r
  la_oenb[35] (net)                                      2   0.2872 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.6973 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.7066   8.2429   1.0500   3.2447   3.4882 &  30.1855 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2393   1.0500            0.1784 &  30.3640 r
  mprj/buf_i[99] (net)                                   1   0.0062 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0323   0.2393   1.0500   0.0129   0.0136 &  30.3776 r
  data arrival time                                                                                                 30.3776

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7637   0.9500   0.0000   0.6643 &  36.1331 r
  clock reconvergence pessimism                                                                           0.0000    36.1331
  clock uncertainty                                                                                      -0.1000    36.0331
  library setup time                                                                    1.0000           -0.1433    35.8899
  data required time                                                                                                35.8899
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8899
  data arrival time                                                                                                -30.3776
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3229 
  total derate : arrival time                                                                            -0.1752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4981 

  slack (with derating applied) (MET)                                                                     5.5123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0104 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             7.6246                     4.3535 &  26.3535 r
  la_oenb[21] (net)                                      2   0.2659 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3535 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.0751   7.6260   1.0500   3.5496   3.7906 &  30.1441 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2260   1.0500            0.2017 &  30.3458 r
  mprj/buf_i[85] (net)                                   1   0.0047 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0101   0.2260   1.0500   0.0038   0.0040 &  30.3498 r
  data arrival time                                                                                                 30.3498

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7636   0.9500   0.0000   0.6670 &  36.1359 r
  clock reconvergence pessimism                                                                           0.0000    36.1359
  clock uncertainty                                                                                      -0.1000    36.0359
  library setup time                                                                    1.0000           -0.1406    35.8952
  data required time                                                                                                35.8952
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8952
  data arrival time                                                                                                -30.3498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3230 
  total derate : arrival time                                                                            -0.1903 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5133 

  slack (with derating applied) (MET)                                                                     5.5454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0587 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          7.5823                     4.3335 &  26.3335 r
  la_data_in[21] (net)                                   2   0.2646 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3335 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.9721   7.5835   1.0500   3.4960   3.7304 &  30.0639 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2297   1.0500            0.2080 &  30.2720 r
  mprj/buf_i[149] (net)                                  1   0.0059 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2297   1.0500   0.0000   0.0000 &  30.2720 r
  data arrival time                                                                                                 30.2720

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7643   0.9500   0.0000   0.6481 &  36.1169 r
  clock reconvergence pessimism                                                                           0.0000    36.1169
  clock uncertainty                                                                                      -0.1000    36.0169
  library setup time                                                                    1.0000           -0.1414    35.8755
  data required time                                                                                                35.8755
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8755
  data arrival time                                                                                                -30.2720
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3220 
  total derate : arrival time                                                                            -0.1875 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5096 

  slack (with derating applied) (MET)                                                                     5.6035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1130 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          8.0293                     4.5836 &  26.5836 r
  la_data_in[16] (net)                                   2   0.2801 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5836 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.6874   8.0309   1.0500   3.2469   3.4806 &  30.0642 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2326   1.0500            0.1842 &  30.2485 r
  mprj/buf_i[144] (net)                                  1   0.0051 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0322   0.2326   1.0500   0.0129   0.0136 &  30.2620 r
  data arrival time                                                                                                 30.2620

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7645   0.9500   0.0000   0.6445 &  36.1134 r
  clock reconvergence pessimism                                                                           0.0000    36.1134
  clock uncertainty                                                                                      -0.1000    36.0134
  library setup time                                                                    1.0000           -0.1421    35.8713
  data required time                                                                                                35.8713
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8713
  data arrival time                                                                                                -30.2620
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3218 
  total derate : arrival time                                                                            -0.1752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4970 

  slack (with derating applied) (MET)                                                                     5.6093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1063 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           8.5945                     4.8886 &  26.8886 r
  wbs_dat_i[31] (net)                                    2   0.2992 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.8886 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.4936   8.5975   1.0500   2.6643   2.8941 &  29.7827 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2364   1.0500            0.1540 &  29.9368 r
  mprj/buf_i[31] (net)                                   1   0.0040 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2364   1.0500   0.0000   0.0000 &  29.9368 r
  data arrival time                                                                                                 29.9368

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7317   0.9500   0.0000   0.3323 &  35.8012 r
  clock reconvergence pessimism                                                                           0.0000    35.8012
  clock uncertainty                                                                                      -0.1000    35.7012
  library setup time                                                                    1.0000           -0.1427    35.5585
  data required time                                                                                                35.5585
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5585
  data arrival time                                                                                                -29.9368
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6217

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3054 
  total derate : arrival time                                                                            -0.1452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4506 

  slack (with derating applied) (MET)                                                                     5.6217 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0722 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          7.8914                     4.5058 &  26.5058 r
  la_data_in[24] (net)                                   2   0.2753 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5058 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.6052   7.8929   1.0500   3.2349   3.4647 &  29.9705 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2573   1.0500            0.2182 &  30.1887 r
  mprj/buf_i[152] (net)                                  2   0.0125 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0944   0.2573   1.0500   0.0363   0.0382 &  30.2269 r
  data arrival time                                                                                                 30.2269

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7629   0.9500   0.0000   0.6764 &  36.1453 r
  clock reconvergence pessimism                                                                           0.0000    36.1453
  clock uncertainty                                                                                      -0.1000    36.0453
  library setup time                                                                    1.0000           -0.1450    35.9003
  data required time                                                                                                35.9003
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9003
  data arrival time                                                                                                -30.2269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3235 
  total derate : arrival time                                                                            -0.1772 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5007 

  slack (with derating applied) (MET)                                                                     5.6734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1741 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             8.1883                     4.6648 &  26.6648 r
  la_oenb[41] (net)                                      2   0.2853 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.6648 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.4372   8.1904   1.0500   3.1043   3.3428 &  30.0076 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2626   1.0500            0.2059 &  30.2136 r
  mprj/buf_i[105] (net)                                  2   0.0129 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0438   0.2626   1.0500   0.0176   0.0187 &  30.2322 r
  data arrival time                                                                                                 30.2322

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7610   0.9500   0.0000   0.6865 &  36.1554 r
  clock reconvergence pessimism                                                                           0.0000    36.1554
  clock uncertainty                                                                                      -0.1000    36.0554
  library setup time                                                                    1.0000           -0.1454    35.9100
  data required time                                                                                                35.9100
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9100
  data arrival time                                                                                                -30.2322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3240 
  total derate : arrival time                                                                            -0.1699 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4939 

  slack (with derating applied) (MET)                                                                     5.6777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1716 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          7.9461                     4.5354 &  26.5354 r
  la_data_in[15] (net)                                   2   0.2771 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5354 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.5763   7.9476   1.0500   3.1877   3.4177 &  29.9531 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2330   1.0500            0.1896 &  30.1428 r
  mprj/buf_i[143] (net)                                  1   0.0055 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2330   1.0500   0.0000   0.0000 &  30.1428 r
  data arrival time                                                                                                 30.1428

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7645   0.9500   0.0000   0.6003 &  36.0692 r
  clock reconvergence pessimism                                                                           0.0000    36.0692
  clock uncertainty                                                                                      -0.1000    35.9692
  library setup time                                                                    1.0000           -0.1422    35.8270
  data required time                                                                                                35.8270
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8270
  data arrival time                                                                                                -30.1428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6842

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3195 
  total derate : arrival time                                                                            -0.1718 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4913 

  slack (with derating applied) (MET)                                                                     5.6842 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1755 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           8.7360                     4.9521 &  26.9521 r
  wbs_adr_i[10] (net)                                    2   0.3035 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.9521 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.7076   8.7407   1.0500   2.3257   2.5618 &  29.5139 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2388   1.0500            0.1479 &  29.6618 r
  mprj/buf_i[42] (net)                                   1   0.0042 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2388   1.0500   0.0000   0.0000 &  29.6619 r
  data arrival time                                                                                                 29.6619

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6953   0.9500   0.0000   0.1788 &  35.6477 r
  clock reconvergence pessimism                                                                           0.0000    35.6477
  clock uncertainty                                                                                      -0.1000    35.5476
  library setup time                                                                    1.0000           -0.1428    35.4048
  data required time                                                                                                35.4048
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4048
  data arrival time                                                                                                -29.6619
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2973 
  total derate : arrival time                                                                            -0.1290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4264 

  slack (with derating applied) (MET)                                                                     5.7430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1693 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               7.8551                     4.4937 &  26.4937 r
  io_in[22] (net)                                        2   0.2743 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.4937 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.3066   7.8561   1.0500   2.9931   3.2021 &  29.6959 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3104   1.0500            0.2714 &  29.9673 r
  mprj/buf_i[214] (net)                                  2   0.0307 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0182   0.3104   1.0500   0.0069   0.0078 &  29.9751 r
  data arrival time                                                                                                 29.9751

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7266   0.9500   0.0000   0.5544 &  36.0233 r
  clock reconvergence pessimism                                                                           0.0000    36.0233
  clock uncertainty                                                                                      -0.1000    35.9233
  library setup time                                                                    1.0000           -0.1497    35.7736
  data required time                                                                                                35.7736
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7736
  data arrival time                                                                                                -29.9751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7985

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3171 
  total derate : arrival time                                                                            -0.1658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4829 

  slack (with derating applied) (MET)                                                                     5.7985 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2814 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           8.7380                     4.9542 &  26.9542 r
  wbs_adr_i[13] (net)                                    2   0.3036 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.9542 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.6848   8.7425   1.0500   2.3166   2.5509 &  29.5050 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2444   1.0500            0.1537 &  29.6588 r
  mprj/buf_i[45] (net)                                   1   0.0057 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0097   0.2444   1.0500   0.0037   0.0039 &  29.6627 r
  data arrival time                                                                                                 29.6627

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7058   0.9500   0.0000   0.2629 &  35.7318 r
  clock reconvergence pessimism                                                                           0.0000    35.7318
  clock uncertainty                                                                                      -0.1000    35.6318
  library setup time                                                                    1.0000           -0.1434    35.4883
  data required time                                                                                                35.4883
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4883
  data arrival time                                                                                                -29.6627
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3017 
  total derate : arrival time                                                                            -0.1290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4307 

  slack (with derating applied) (MET)                                                                     5.8257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2564 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                               11.1786                     6.3223 &  28.3223 r
  io_in[0] (net)                                         2   0.3882 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.3223 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8718  11.1864   1.0500   1.1712   1.4325 &  29.7548 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3089   1.0500            0.0755 &  29.8303 r
  mprj/buf_i[192] (net)                                  2   0.0143 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3089   1.0500   0.0000   0.0002 &  29.8305 r
  data arrival time                                                                                                 29.8305

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7389   0.9500   0.0000   0.4718 &  35.9407 r
  clock reconvergence pessimism                                                                           0.0000    35.9407
  clock uncertainty                                                                                      -0.1000    35.8407
  library setup time                                                                    1.0000           -0.1497    35.6910
  data required time                                                                                                35.6910
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6910
  data arrival time                                                                                                -29.8305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8605

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3127 
  total derate : arrival time                                                                            -0.0718 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3846 

  slack (with derating applied) (MET)                                                                     5.8605 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2451 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          7.8425                     4.4723 &  26.4723 r
  la_data_in[27] (net)                                   2   0.2733 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4723 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.3515   7.8442   1.0500   3.0744   3.3011 &  29.7735 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2744   1.0500            0.2380 &  30.0114 r
  mprj/buf_i[155] (net)                                  2   0.0182 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0641   0.2744   1.0500   0.0257   0.0273 &  30.0387 r
  data arrival time                                                                                                 30.0387

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7538   0.9500   0.0000   0.7032 &  36.1721 r
  clock reconvergence pessimism                                                                           0.0000    36.1721
  clock uncertainty                                                                                      -0.1000    36.0721
  library setup time                                                                    1.0000           -0.1465    35.9256
  data required time                                                                                                35.9256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9256
  data arrival time                                                                                                -30.0387
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3249 
  total derate : arrival time                                                                            -0.1698 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4947 

  slack (with derating applied) (MET)                                                                     5.8869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3816 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             7.8135                     4.4586 &  26.4586 r
  la_oenb[12] (net)                                      2   0.2724 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4586 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.2680   7.8150   1.0500   3.0398   3.2612 &  29.7198 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2296   1.0500            0.1940 &  29.9138 r
  mprj/buf_i[76] (net)                                   1   0.0050 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2296   1.0500   0.0000   0.0001 &  29.9139 r
  data arrival time                                                                                                 29.9139

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7629   0.9500   0.0000   0.5755 &  36.0443 r
  clock reconvergence pessimism                                                                           0.0000    36.0443
  clock uncertainty                                                                                      -0.1000    35.9443
  library setup time                                                                    1.0000           -0.1414    35.8029
  data required time                                                                                                35.8029
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8029
  data arrival time                                                                                                -29.9139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3182 
  total derate : arrival time                                                                            -0.1645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4827 

  slack (with derating applied) (MET)                                                                     5.8891 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3718 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             7.8162                     4.4591 &  26.4591 r
  la_oenb[26] (net)                                      2   0.2725 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4591 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.2066   7.8179   1.0500   3.0216   3.2437 &  29.7027 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2762   1.0500            0.2412 &  29.9439 r
  mprj/buf_i[90] (net)                                   2   0.0190 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0762   0.2762   1.0500   0.0296   0.0314 &  29.9753 r
  data arrival time                                                                                                 29.9753

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7562   0.9500   0.0000   0.6986 &  36.1675 r
  clock reconvergence pessimism                                                                           0.0000    36.1675
  clock uncertainty                                                                                      -0.1000    36.0675
  library setup time                                                                    1.0000           -0.1467    35.9208
  data required time                                                                                                35.9208
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9208
  data arrival time                                                                                                -29.9753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3247 
  total derate : arrival time                                                                            -0.1674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4921 

  slack (with derating applied) (MET)                                                                     5.9455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4376 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          7.6013                     4.3404 &  26.3404 r
  la_data_in[17] (net)                                   2   0.2651 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3404 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.3154   7.6026   1.0500   3.1100   3.3290 &  29.6694 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2240   1.0500            0.2010 &  29.8705 r
  mprj/buf_i[145] (net)                                  1   0.0042 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2240   1.0500   0.0000   0.0000 &  29.8705 r
  data arrival time                                                                                                 29.8705

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7642   0.9500   0.0000   0.5920 &  36.0608 r
  clock reconvergence pessimism                                                                           0.0000    36.0608
  clock uncertainty                                                                                      -0.1000    35.9608
  library setup time                                                                    1.0000           -0.1402    35.8206
  data required time                                                                                                35.8206
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8206
  data arrival time                                                                                                -29.8705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3191 
  total derate : arrival time                                                                            -0.1681 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4872 

  slack (with derating applied) (MET)                                                                     5.9501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4372 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             7.8916                     4.5080 &  26.5080 r
  la_oenb[19] (net)                                      2   0.2753 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.5080 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.1497   7.8929   1.0500   2.9821   3.1960 &  29.7040 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2311   1.0500            0.1909 &  29.8948 r
  mprj/buf_i[83] (net)                                   1   0.0051 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2311   1.0500   0.0000   0.0001 &  29.8949 r
  data arrival time                                                                                                 29.8949

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7654   0.9500   0.0000   0.6212 &  36.0901 r
  clock reconvergence pessimism                                                                           0.0000    36.0901
  clock uncertainty                                                                                      -0.1000    35.9901
  library setup time                                                                    1.0000           -0.1417    35.8483
  data required time                                                                                                35.8483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8483
  data arrival time                                                                                                -29.8949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3206 
  total derate : arrival time                                                                            -0.1613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4819 

  slack (with derating applied) (MET)                                                                     5.9534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4353 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             7.6969                     4.3897 &  26.3897 r
  la_oenb[23] (net)                                      2   0.2682 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3897 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.1881   7.6986   1.0500   3.0252   3.2470 &  29.6367 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2363   1.0500            0.2080 &  29.8446 r
  mprj/buf_i[87] (net)                                   1   0.0073 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0499   0.2363   1.0500   0.0199   0.0210 &  29.8657 r
  data arrival time                                                                                                 29.8657

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7630   0.9500   0.0000   0.6754 &  36.1442 r
  clock reconvergence pessimism                                                                           0.0000    36.1442
  clock uncertainty                                                                                      -0.1000    36.0442
  library setup time                                                                    1.0000           -0.1429    35.9014
  data required time                                                                                                35.9014
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9014
  data arrival time                                                                                                -29.8657
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0357

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3235 
  total derate : arrival time                                                                            -0.1655 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4890 

  slack (with derating applied) (MET)                                                                     6.0357 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5247 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                8.5694                     4.8816 &  26.8816 r
  io_in[9] (net)                                         2   0.2986 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.8816 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.1011   8.5720   1.0500   2.2942   2.4999 &  29.3815 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3098   1.0500            0.2300 &  29.6115 r
  mprj/buf_i[201] (net)                                  2   0.0271 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3098   1.0500   0.0000   0.0006 &  29.6120 r
  data arrival time                                                                                                 29.6120

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7458   0.9500   0.0000   0.4612 &  35.9301 r
  clock reconvergence pessimism                                                                           0.0000    35.9301
  clock uncertainty                                                                                      -0.1000    35.8301
  library setup time                                                                    1.0000           -0.1498    35.6803
  data required time                                                                                                35.6803
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6803
  data arrival time                                                                                                -29.6120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3122 
  total derate : arrival time                                                                            -0.1300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4422 

  slack (with derating applied) (MET)                                                                     6.0682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5104 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           8.3746                     4.7502 &  26.7502 r
  wbs_adr_i[16] (net)                                    2   0.2910 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.7502 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.3867   8.3787   1.0500   2.1954   2.4138 &  29.1640 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2455   1.0500            0.1767 &  29.3407 r
  mprj/buf_i[48] (net)                                   1   0.0074 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1029   0.2455   1.0500   0.0417   0.0439 &  29.3846 r
  data arrival time                                                                                                 29.3846

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7046   0.9500   0.0000   0.2334 &  35.7022 r
  clock reconvergence pessimism                                                                           0.0000    35.7022
  clock uncertainty                                                                                      -0.1000    35.6022
  library setup time                                                                    1.0000           -0.1435    35.4587
  data required time                                                                                                35.4587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4587
  data arrival time                                                                                                -29.3846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3002 
  total derate : arrival time                                                                            -0.1254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4256 

  slack (with derating applied) (MET)                                                                     6.0741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4998 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             7.6717                     4.3759 &  26.3759 r
  la_oenb[15] (net)                                      2   0.2674 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3759 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.9804   7.6733   1.0500   2.9152   3.1301 &  29.5060 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2440   1.0500            0.2175 &  29.7236 r
  mprj/buf_i[79] (net)                                   1   0.0096 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0524   0.2440   1.0500   0.0208   0.0220 &  29.7456 r
  data arrival time                                                                                                 29.7456

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7645   0.9500   0.0000   0.6004 &  36.0693 r
  clock reconvergence pessimism                                                                           0.0000    36.0693
  clock uncertainty                                                                                      -0.1000    35.9693
  library setup time                                                                    1.0000           -0.1437    35.8256
  data required time                                                                                                35.8256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8256
  data arrival time                                                                                                -29.7456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3195 
  total derate : arrival time                                                                            -0.1605 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4800 

  slack (with derating applied) (MET)                                                                     6.0800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5600 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             7.7121                     4.3951 &  26.3951 r
  la_oenb[14] (net)                                      2   0.2687 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3951 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.8424   7.7140   1.0500   2.8356   3.0506 &  29.4458 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2355   1.0500            0.2063 &  29.6521 r
  mprj/buf_i[78] (net)                                   1   0.0071 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2355   1.0500   0.0000   0.0001 &  29.6522 r
  data arrival time                                                                                                 29.6522

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7646   0.9500   0.0000   0.5998 &  36.0686 r
  clock reconvergence pessimism                                                                           0.0000    36.0686
  clock uncertainty                                                                                      -0.1000    35.9686
  library setup time                                                                    1.0000           -0.1427    35.8259
  data required time                                                                                                35.8259
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8259
  data arrival time                                                                                                -29.6522
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3195 
  total derate : arrival time                                                                            -0.1551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4746 

  slack (with derating applied) (MET)                                                                     6.1738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6483 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             7.5614                     4.3152 &  26.3152 r
  la_oenb[16] (net)                                      2   0.2636 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3152 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.9715   7.5628   1.0500   2.9230   3.1343 &  29.4495 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2238   1.0500            0.2032 &  29.6527 r
  mprj/buf_i[80] (net)                                   1   0.0043 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2238   1.0500   0.0000   0.0001 &  29.6527 r
  data arrival time                                                                                                 29.6527

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7646   0.9500   0.0000   0.5998 &  36.0686 r
  clock reconvergence pessimism                                                                           0.0000    36.0686
  clock uncertainty                                                                                      -0.1000    35.9687
  library setup time                                                                    1.0000           -0.1402    35.8285
  data required time                                                                                                35.8285
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8285
  data arrival time                                                                                                -29.6527
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3195 
  total derate : arrival time                                                                            -0.1589 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4784 

  slack (with derating applied) (MET)                                                                     6.1758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6542 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[23] (in)                                                          7.5957                     4.3375 &  26.3375 r
  la_data_in[23] (net)                                   2   0.2649 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3375 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.9532   7.5970   1.0500   2.9092   3.1180 &  29.4556 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2267   1.0500            0.2041 &  29.6597 r
  mprj/buf_i[151] (net)                                  1   0.0050 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2267   1.0500   0.0000   0.0001 &  29.6597 r
  data arrival time                                                                                                 29.6597

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7637   0.9500   0.0000   0.6692 &  36.1380 r
  clock reconvergence pessimism                                                                           0.0000    36.1380
  clock uncertainty                                                                                      -0.1000    36.0380
  library setup time                                                                    1.0000           -0.1408    35.8972
  data required time                                                                                                35.8972
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8972
  data arrival time                                                                                                -29.6597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3231 
  total derate : arrival time                                                                            -0.1582 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4813 

  slack (with derating applied) (MET)                                                                     6.2375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7188 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          7.5899                     4.3306 &  26.3306 r
  la_data_in[25] (net)                                   2   0.2646 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3306 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.8397   7.5914   1.0500   2.8481   3.0570 &  29.3876 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2651   1.0500            0.2439 &  29.6315 r
  mprj/buf_i[153] (net)                                  2   0.0162 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0597   0.2651   1.0500   0.0230   0.0244 &  29.6559 r
  data arrival time                                                                                                 29.6559

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   0.9500   0.0000   0.6843 &  36.1532 r
  clock reconvergence pessimism                                                                           0.0000    36.1532
  clock uncertainty                                                                                      -0.1000    36.0532
  library setup time                                                                    1.0000           -0.1457    35.9075
  data required time                                                                                                35.9075
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9075
  data arrival time                                                                                                -29.6559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3239 
  total derate : arrival time                                                                            -0.1583 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4823 

  slack (with derating applied) (MET)                                                                     6.2515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7338 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           8.2670                     4.6920 &  26.6920 r
  wbs_adr_i[15] (net)                                    2   0.2874 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6920 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8491   8.2707   1.0500   1.9788   2.1832 &  28.8753 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2313   1.0500            0.1684 &  29.0436 r
  mprj/buf_i[47] (net)                                   1   0.0038 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2313   1.0500   0.0000   0.0000 &  29.0437 r
  data arrival time                                                                                                 29.0437

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6964   0.9500   0.0000   0.2117 &  35.6805 r
  clock reconvergence pessimism                                                                           0.0000    35.6805
  clock uncertainty                                                                                      -0.1000    35.5805
  library setup time                                                                    1.0000           -0.1414    35.4391
  data required time                                                                                                35.4391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4391
  data arrival time                                                                                                -29.0437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3955

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2990 
  total derate : arrival time                                                                            -0.1120 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4110 

  slack (with derating applied) (MET)                                                                     6.3955 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8065 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          8.1858                     4.6408 &  26.6408 r
  la_data_in[60] (net)                                   2   0.2843 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.6408 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.4314   8.1900   1.0500   2.2128   2.4324 &  29.0732 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3456   1.0500            0.2863 &  29.3595 r
  mprj/buf_i[188] (net)                                  2   0.0414 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2156   0.3456   1.0500   0.0879   0.0933 &  29.4527 r
  data arrival time                                                                                                 29.4527

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7637   0.9500   0.0000   0.6697 &  36.1385 r
  clock reconvergence pessimism                                                                           0.0000    36.1385
  clock uncertainty                                                                                      -0.1000    36.0385
  library setup time                                                                    1.0000           -0.1532    35.8853
  data required time                                                                                                35.8853
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8853
  data arrival time                                                                                                -29.4527
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3232 
  total derate : arrival time                                                                            -0.1339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4571 

  slack (with derating applied) (MET)                                                                     6.4326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8896 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               7.6816                     4.3611 &  26.3611 r
  io_in[28] (net)                                        2   0.2670 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.3611 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.0464   7.6846   1.0500   2.4675   2.6806 &  29.0416 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2784   1.0500            0.2510 &  29.2926 r
  mprj/buf_i[220] (net)                                  2   0.0203 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2784   1.0500   0.0000   0.0003 &  29.2929 r
  data arrival time                                                                                                 29.2929

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7188   0.9500   0.0000   0.5640 &  36.0329 r
  clock reconvergence pessimism                                                                           0.0000    36.0329
  clock uncertainty                                                                                      -0.1000    35.9329
  library setup time                                                                    1.0000           -0.1467    35.7862
  data required time                                                                                                35.7862
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7862
  data arrival time                                                                                                -29.2929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3176 
  total derate : arrival time                                                                            -0.1396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4572 

  slack (with derating applied) (MET)                                                                     6.4933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9505 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                              12.3560                     6.9589 &  28.9589 r
  io_in[36] (net)                                        2   0.4282 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.9589 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000  12.3687   1.0500   0.0000   0.2486 &  29.2075 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3687   1.0500            0.0707 &  29.2782 r
  mprj/buf_i[228] (net)                                  2   0.0301 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3687   1.0500   0.0000   0.0006 &  29.2789 r
  data arrival time                                                                                                 29.2789

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   0.9500   0.0000   0.5685 &  36.0374 r
  clock reconvergence pessimism                                                                           0.0000    36.0374
  clock uncertainty                                                                                      -0.1000    35.9374
  library setup time                                                                    1.0000           -0.1553    35.7821
  data required time                                                                                                35.7821
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7821
  data arrival time                                                                                                -29.2789
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3178 
  total derate : arrival time                                                                            -0.0152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3331 

  slack (with derating applied) (MET)                                                                     6.5032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8363 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           7.9736                     4.5214 &  26.5214 r
  wbs_adr_i[14] (net)                                    2   0.2770 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5214 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.9964   7.9775   1.0500   2.0070   2.2125 &  28.7340 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2268   1.0500            0.1813 &  28.9153 r
  mprj/buf_i[46] (net)                                   1   0.0036 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2268   1.0500   0.0000   0.0000 &  28.9153 r
  data arrival time                                                                                                 28.9153

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6968   0.9500   0.0000   0.2114 &  35.6802 r
  clock reconvergence pessimism                                                                           0.0000    35.6802
  clock uncertainty                                                                                      -0.1000    35.5802
  library setup time                                                                    1.0000           -0.1404    35.4398
  data required time                                                                                                35.4398
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4398
  data arrival time                                                                                                -28.9153
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2990 
  total derate : arrival time                                                                            -0.1140 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4130 

  slack (with derating applied) (MET)                                                                     6.5245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9375 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           8.1254                     4.6066 &  26.6066 r
  wbs_adr_i[12] (net)                                    2   0.2822 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6066 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.7367   8.1295   1.0500   1.9331   2.1382 &  28.7448 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2273   1.0500            0.1727 &  28.9175 r
  mprj/buf_i[44] (net)                                   1   0.0032 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2273   1.0500   0.0000   0.0000 &  28.9175 r
  data arrival time                                                                                                 28.9175

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7052   0.9500   0.0000   0.2273 &  35.6962 r
  clock reconvergence pessimism                                                                           0.0000    35.6962
  clock uncertainty                                                                                      -0.1000    35.5962
  library setup time                                                                    1.0000           -0.1406    35.4556
  data required time                                                                                                35.4556
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4556
  data arrival time                                                                                                -28.9175
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5381

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2999 
  total derate : arrival time                                                                            -0.1100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4099 

  slack (with derating applied) (MET)                                                                     6.5381 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9480 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            8.2973                     4.7004 &  26.7004 r
  wbs_adr_i[2] (net)                                     2   0.2881 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.7004 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.7381   8.3019   1.0500   1.5212   1.7169 &  28.4173 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2774   1.0500            0.2142 &  28.6315 r
  mprj/buf_i[34] (net)                                   2   0.0171 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0775   0.2774   1.0500   0.0313   0.0331 &  28.6646 r
  data arrival time                                                                                                 28.6646

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6630   0.9500   0.0000   0.0965 &  35.5653 r
  clock reconvergence pessimism                                                                           0.0000    35.5653
  clock uncertainty                                                                                      -0.1000    35.4653
  library setup time                                                                    1.0000           -0.1463    35.3190
  data required time                                                                                                35.3190
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3190
  data arrival time                                                                                                -28.6646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2930 
  total derate : arrival time                                                                            -0.0935 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3865 

  slack (with derating applied) (MET)                                                                     6.6544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0409 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            7.9289                     4.4953 &  26.4953 r
  wbs_adr_i[6] (net)                                     2   0.2754 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4953 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8598   7.9328   1.0500   1.5642   1.7493 &  28.2446 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2539   1.0500            0.2123 &  28.4569 r
  mprj/buf_i[38] (net)                                   2   0.0114 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0736   0.2539   1.0500   0.0299   0.0315 &  28.4884 r
  data arrival time                                                                                                 28.4884

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6745   0.9500   0.0000   0.0176 &  35.4864 r
  clock reconvergence pessimism                                                                           0.0000    35.4864
  clock uncertainty                                                                                      -0.1000    35.3864
  library setup time                                                                    1.0000           -0.1441    35.2423
  data required time                                                                                                35.2423
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2423
  data arrival time                                                                                                -28.4884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2888 
  total derate : arrival time                                                                            -0.0949 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3837 

  slack (with derating applied) (MET)                                                                     6.7539 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1376 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               9.4822                     5.3695 &  27.3695 r
  io_in[33] (net)                                        2   0.3293 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.3695 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1945   9.4878   1.0500   1.2897   1.5024 &  28.8720 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2960   1.0500            0.1631 &  29.0351 r
  mprj/buf_i[225] (net)                                  2   0.0179 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2960   1.0500   0.0000   0.0003 &  29.0354 r
  data arrival time                                                                                                 29.0354

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   0.9500   0.0000   0.5751 &  36.0439 r
  clock reconvergence pessimism                                                                           0.0000    36.0439
  clock uncertainty                                                                                      -0.1000    35.9439
  library setup time                                                                    1.0000           -0.1485    35.7954
  data required time                                                                                                35.7954
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7954
  data arrival time                                                                                                -29.0354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3182 
  total derate : arrival time                                                                            -0.0793 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3975 

  slack (with derating applied) (MET)                                                                     6.7600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1575 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            7.8817                     4.4699 &  26.4699 r
  wbs_dat_i[6] (net)                                     2   0.2738 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4699 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.6576   7.8854   1.0500   1.4907   1.6697 &  28.1395 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2491   1.0500            0.2101 &  28.3497 r
  mprj/buf_i[6] (net)                                    2   0.0102 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0088   0.2491   1.0500   0.0033   0.0036 &  28.3533 r
  data arrival time                                                                                                 28.3533

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6752   0.9500   0.0000   0.0185 &  35.4874 r
  clock reconvergence pessimism                                                                           0.0000    35.4874
  clock uncertainty                                                                                      -0.1000    35.3874
  library setup time                                                                    1.0000           -0.1437    35.2437
  data required time                                                                                                35.2437
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2437
  data arrival time                                                                                                -28.3533
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2889 
  total derate : arrival time                                                                            -0.0897 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3786 

  slack (with derating applied) (MET)                                                                     6.8904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2690 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          6.6242                     3.7814 &  25.7814 r
  la_data_in[10] (net)                                   2   0.2308 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7814 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.2820   6.6252   1.0500   2.5653   2.7485 &  28.5299 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2151   1.0500            0.2505 &  28.7803 r
  mprj/buf_i[138] (net)                                  1   0.0053 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2151   1.0500   0.0000   0.0001 &  28.7804 r
  data arrival time                                                                                                 28.7804

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7573   0.9500   0.0000   0.5146 &  35.9835 r
  clock reconvergence pessimism                                                                           0.0000    35.9835
  clock uncertainty                                                                                      -0.1000    35.8835
  library setup time                                                                    1.0000           -0.1382    35.7453
  data required time                                                                                                35.7453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7453
  data arrival time                                                                                                -28.7804
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9649

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3150 
  total derate : arrival time                                                                            -0.1428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4578 

  slack (with derating applied) (MET)                                                                     6.9649 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4227 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           7.8969                     4.4788 &  26.4788 r
  wbs_dat_i[13] (net)                                    2   0.2743 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4788 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9928   7.9005   1.0500   1.6331   1.8181 &  28.2969 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2303   1.0500            0.1897 &  28.4866 r
  mprj/buf_i[13] (net)                                   1   0.0049 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2303   1.0500   0.0000   0.0000 &  28.4866 r
  data arrival time                                                                                                 28.4866

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7052   0.9500   0.0000   0.2332 &  35.7020 r
  clock reconvergence pessimism                                                                           0.0000    35.7020
  clock uncertainty                                                                                      -0.1000    35.6020
  library setup time                                                                    1.0000           -0.1412    35.4608
  data required time                                                                                                35.4608
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4608
  data arrival time                                                                                                -28.4866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3002 
  total derate : arrival time                                                                            -0.0956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3958 

  slack (with derating applied) (MET)                                                                     6.9741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3699 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          8.0760                     4.5816 &  26.5816 r
  la_data_in[54] (net)                                   2   0.2806 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5816 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6060   8.0798   1.0500   1.8622   2.0586 &  28.6402 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2650   1.0500            0.2151 &  28.8553 r
  mprj/buf_i[182] (net)                                  2   0.0140 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0844   0.2650   1.0500   0.0341   0.0360 &  28.8913 r
  data arrival time                                                                                                 28.8913

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7521   0.9500   0.0000   0.7062 &  36.1750 r
  clock reconvergence pessimism                                                                           0.0000    36.1750
  clock uncertainty                                                                                      -0.1000    36.0750
  library setup time                                                                    1.0000           -0.1456    35.9294
  data required time                                                                                                35.9294
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9294
  data arrival time                                                                                                -28.8913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0381

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3251 
  total derate : arrival time                                                                            -0.1100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4351 

  slack (with derating applied) (MET)                                                                     7.0381 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4731 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            7.6730                     4.3515 &  26.3515 r
  wbs_adr_i[9] (net)                                     2   0.2665 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.3515 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4910   7.6767   1.0500   1.4214   1.5936 &  27.9451 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2495   1.0500            0.2230 &  28.1681 r
  mprj/buf_i[41] (net)                                   2   0.0111 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0685   0.2495   1.0500   0.0279   0.0294 &  28.1975 r
  data arrival time                                                                                                 28.1975

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6738   0.9500   0.0000   0.0174 &  35.4862 r
  clock reconvergence pessimism                                                                           0.0000    35.4862
  clock uncertainty                                                                                      -0.1000    35.3862
  library setup time                                                                    1.0000           -0.1437    35.2425
  data required time                                                                                                35.2425
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2425
  data arrival time                                                                                                -28.1975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2888 
  total derate : arrival time                                                                            -0.0879 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3767 

  slack (with derating applied) (MET)                                                                     7.0450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4217 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           7.5405                     4.2759 &  26.2759 r
  wbs_adr_i[18] (net)                                    2   0.2618 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2759 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9226   7.5440   1.0500   1.6037   1.7797 &  28.0556 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2250   1.0500            0.2056 &  28.2612 r
  mprj/buf_i[50] (net)                                   1   0.0047 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2250   1.0500   0.0000   0.0000 &  28.2612 r
  data arrival time                                                                                                 28.2612

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7098   0.9500   0.0000   0.2497 &  35.7185 r
  clock reconvergence pessimism                                                                           0.0000    35.7185
  clock uncertainty                                                                                      -0.1000    35.6185
  library setup time                                                                    1.0000           -0.1401    35.4784
  data required time                                                                                                35.4784
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4784
  data arrival time                                                                                                -28.2612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3011 
  total derate : arrival time                                                                            -0.0945 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3956 

  slack (with derating applied) (MET)                                                                     7.2172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6128 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          7.9505                     4.5087 &  26.5087 r
  la_data_in[55] (net)                                   2   0.2762 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5087 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0905   7.9543   1.0500   1.6726   1.8595 &  28.3682 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2875   1.0500            0.2440 &  28.6122 r
  mprj/buf_i[183] (net)                                  2   0.0222 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1344   0.2875   1.0500   0.0548   0.0579 &  28.6701 r
  data arrival time                                                                                                 28.6701

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7521   0.9500   0.0000   0.7062 &  36.1751 r
  clock reconvergence pessimism                                                                           0.0000    36.1751
  clock uncertainty                                                                                      -0.1000    36.0751
  library setup time                                                                    1.0000           -0.1477    35.9273
  data required time                                                                                                35.9273
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9273
  data arrival time                                                                                                -28.6701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2572

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3251 
  total derate : arrival time                                                                            -0.1029 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4280 

  slack (with derating applied) (MET)                                                                     7.2572 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6852 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           7.5586                     4.2870 &  26.2870 r
  wbs_adr_i[17] (net)                                    2   0.2625 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2870 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.7333   7.5621   1.0500   1.5152   1.6871 &  27.9741 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2197   1.0500            0.1990 &  28.1731 r
  mprj/buf_i[49] (net)                                   1   0.0032 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2197   1.0500   0.0000   0.0000 &  28.1731 r
  data arrival time                                                                                                 28.1731

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6972   0.9500   0.0000   0.2110 &  35.6799 r
  clock reconvergence pessimism                                                                           0.0000    35.6799
  clock uncertainty                                                                                      -0.1000    35.5799
  library setup time                                                                    1.0000           -0.1389    35.4410
  data required time                                                                                                35.4410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4410
  data arrival time                                                                                                -28.1731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2679

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2990 
  total derate : arrival time                                                                            -0.0898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3888 

  slack (with derating applied) (MET)                                                                     7.2679 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6567 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            7.8571                     4.4535 &  26.4535 r
  wbs_adr_i[5] (net)                                     2   0.2728 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4535 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1551   7.8611   1.0500   1.2756   1.4473 &  27.9009 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2392   1.0500            0.2013 &  28.1022 r
  mprj/buf_i[37] (net)                                   1   0.0076 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0151   0.2392   1.0500   0.0057   0.0061 &  28.1082 r
  data arrival time                                                                                                 28.1082

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6839   0.9500   0.0000   0.1524 &  35.6213 r
  clock reconvergence pessimism                                                                           0.0000    35.6213
  clock uncertainty                                                                                      -0.1000    35.5213
  library setup time                                                                    1.0000           -0.1428    35.3784
  data required time                                                                                                35.3784
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3784
  data arrival time                                                                                                -28.1082
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2702

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2959 
  total derate : arrival time                                                                            -0.0788 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3747 

  slack (with derating applied) (MET)                                                                     7.2702 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6449 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               9.0152                     5.0990 &  27.0990 r
  io_in[32] (net)                                        2   0.3128 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.0990 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4902   9.0210   1.0500   1.0126   1.2054 &  28.3044 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2955   1.0500            0.1900 &  28.4944 r
  mprj/buf_i[224] (net)                                  2   0.0200 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0522   0.2955   1.0500   0.0209   0.0222 &  28.5166 r
  data arrival time                                                                                                 28.5166

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   0.9500   0.0000   0.5755 &  36.0444 r
  clock reconvergence pessimism                                                                           0.0000    36.0444
  clock uncertainty                                                                                      -0.1000    35.9444
  library setup time                                                                    1.0000           -0.1485    35.7959
  data required time                                                                                                35.7959
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7959
  data arrival time                                                                                                -28.5166
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2793

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3182 
  total derate : arrival time                                                                            -0.0675 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3857 

  slack (with derating applied) (MET)                                                                     7.2793 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6650 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                8.8764                     5.0343 &  27.0343 r
  io_in[5] (net)                                         2   0.3085 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.0343 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3871   8.8806   1.0500   0.9717   1.1462 &  28.1805 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3057   1.0500            0.2082 &  28.3887 r
  mprj/buf_i[197] (net)                                  2   0.0242 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0361   0.3057   1.0500   0.0143   0.0154 &  28.4041 r
  data arrival time                                                                                                 28.4041

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7411   0.9500   0.0000   0.4692 &  35.9381 r
  clock reconvergence pessimism                                                                           0.0000    35.9381
  clock uncertainty                                                                                      -0.1000    35.8381
  library setup time                                                                    1.0000           -0.1494    35.6887
  data required time                                                                                                35.6887
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6887
  data arrival time                                                                                                -28.4041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3126 
  total derate : arrival time                                                                            -0.0652 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3778 

  slack (with derating applied) (MET)                                                                     7.2846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6625 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          7.8706                     4.4644 &  26.4644 r
  la_data_in[57] (net)                                   2   0.2734 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4644 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0819   7.8742   1.0500   1.6689   1.8541 &  28.3185 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2977   1.0500            0.2584 &  28.5769 r
  mprj/buf_i[185] (net)                                  2   0.0262 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0751   0.2977   1.0500   0.0297   0.0317 &  28.6086 r
  data arrival time                                                                                                 28.6086

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7628   0.9500   0.0000   0.6770 &  36.1459 r
  clock reconvergence pessimism                                                                           0.0000    36.1459
  clock uncertainty                                                                                      -0.1000    36.0459
  library setup time                                                                    1.0000           -0.1487    35.8971
  data required time                                                                                                35.8971
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8971
  data arrival time                                                                                                -28.6086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3235 
  total derate : arrival time                                                                            -0.1021 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4256 

  slack (with derating applied) (MET)                                                                     7.2886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7142 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            7.4039                     4.1991 &  26.1991 r
  wbs_dat_i[9] (net)                                     2   0.2571 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.1991 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.1226   7.4071   1.0500   1.2661   1.4243 &  27.6234 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2548   1.0500            0.2446 &  27.8680 r
  mprj/buf_i[9] (net)                                    2   0.0137 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0999   0.2548   1.0500   0.0404   0.0425 &  27.9105 r
  data arrival time                                                                                                 27.9105

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6738   0.9500   0.0000   0.0174 &  35.4862 r
  clock reconvergence pessimism                                                                           0.0000    35.4862
  clock uncertainty                                                                                      -0.1000    35.3862
  library setup time                                                                    1.0000           -0.1442    35.2420
  data required time                                                                                                35.2420
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2420
  data arrival time                                                                                                -27.9105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2888 
  total derate : arrival time                                                                            -0.0815 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3703 

  slack (with derating applied) (MET)                                                                     7.3315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7018 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           7.9393                     4.4993 &  26.4993 r
  wbs_dat_i[11] (net)                                    2   0.2757 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4993 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1204   7.9432   1.0500   1.2599   1.4301 &  27.9294 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2273   1.0500            0.1840 &  28.1134 r
  mprj/buf_i[11] (net)                                   1   0.0039 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2273   1.0500   0.0000   0.0000 &  28.1134 r
  data arrival time                                                                                                 28.1134

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7044   0.9500   0.0000   0.2335 &  35.7023 r
  clock reconvergence pessimism                                                                           0.0000    35.7023
  clock uncertainty                                                                                      -0.1000    35.6023
  library setup time                                                                    1.0000           -0.1406    35.4617
  data required time                                                                                                35.4617
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4617
  data arrival time                                                                                                -28.1134
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3002 
  total derate : arrival time                                                                            -0.0769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3771 

  slack (with derating applied) (MET)                                                                     7.3483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7254 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           7.5376                     4.2763 &  26.2763 r
  wbs_adr_i[20] (net)                                    2   0.2618 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2763 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5902   7.5410   1.0500   1.4652   1.6329 &  27.9092 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2205   1.0500            0.2011 &  28.1103 r
  mprj/buf_i[52] (net)                                   1   0.0035 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2205   1.0500   0.0000   0.0000 &  28.1103 r
  data arrival time                                                                                                 28.1103

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7031   0.9500   0.0000   0.2455 &  35.7144 r
  clock reconvergence pessimism                                                                           0.0000    35.7144
  clock uncertainty                                                                                      -0.1000    35.6144
  library setup time                                                                    1.0000           -0.1391    35.4753
  data required time                                                                                                35.4753
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4753
  data arrival time                                                                                                -28.1103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3008 
  total derate : arrival time                                                                            -0.0873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3882 

  slack (with derating applied) (MET)                                                                     7.3650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7531 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            7.9206                     4.4844 &  26.4844 r
  wbs_dat_i[2] (net)                                     2   0.2748 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4844 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.5387   7.9251   1.0500   1.0266   1.1932 &  27.6776 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2779   1.0500            0.2366 &  27.9142 r
  mprj/buf_i[2] (net)                                    2   0.0190 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0527   0.2779   1.0500   0.0203   0.0216 &  27.9358 r
  data arrival time                                                                                                 27.9358

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6630   0.9500   0.0000   0.0965 &  35.5653 r
  clock reconvergence pessimism                                                                           0.0000    35.5653
  clock uncertainty                                                                                      -0.1000    35.4653
  library setup time                                                                    1.0000           -0.1463    35.3190
  data required time                                                                                                35.3190
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3190
  data arrival time                                                                                                -27.9358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2930 
  total derate : arrival time                                                                            -0.0691 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3621 

  slack (with derating applied) (MET)                                                                     7.3832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7453 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            7.8830                     4.4678 &  26.4678 r
  wbs_adr_i[4] (net)                                     2   0.2737 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4678 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7798   7.8870   1.0500   1.1207   1.2858 &  27.7536 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2353   1.0500            0.1956 &  27.9492 r
  mprj/buf_i[36] (net)                                   1   0.0063 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0063   0.2353   1.0500   0.0024   0.0026 &  27.9518 r
  data arrival time                                                                                                 27.9518

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6770   0.9500   0.0000   0.1317 &  35.6006 r
  clock reconvergence pessimism                                                                           0.0000    35.6006
  clock uncertainty                                                                                      -0.1000    35.5006
  library setup time                                                                    1.0000           -0.1422    35.3584
  data required time                                                                                                35.3584
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3584
  data arrival time                                                                                                -27.9518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4067

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2948 
  total derate : arrival time                                                                            -0.0707 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3655 

  slack (with derating applied) (MET)                                                                     7.4067 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7722 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          7.5450                     4.2825 &  26.2825 r
  la_data_in[51] (net)                                   2   0.2621 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2825 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4401   7.5483   1.0500   1.8118   1.9935 &  28.2759 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2295   1.0500            0.2100 &  28.4859 r
  mprj/buf_i[179] (net)                                  1   0.0060 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0670   0.2295   1.0500   0.0272   0.0286 &  28.5145 r
  data arrival time                                                                                                 28.5145

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7575   0.9500   0.0000   0.6957 &  36.1646 r
  clock reconvergence pessimism                                                                           0.0000    36.1646
  clock uncertainty                                                                                      -0.1000    36.0646
  library setup time                                                                    1.0000           -0.1414    35.9232
  data required time                                                                                                35.9232
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9232
  data arrival time                                                                                                -28.5145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3245 
  total derate : arrival time                                                                            -0.1063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4308 

  slack (with derating applied) (MET)                                                                     7.4087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8395 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            7.7932                     4.4172 &  26.4172 r
  wbs_dat_i[3] (net)                                     2   0.2706 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4172 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.5291   7.7971   1.0500   1.0223   1.1806 &  27.5978 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2305   1.0500            0.1961 &  27.7939 r
  mprj/buf_i[3] (net)                                    1   0.0053 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2305   1.0500   0.0000   0.0000 &  27.7939 r
  data arrival time                                                                                                 27.7939

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6738   0.9500   0.0000   0.0174 &  35.4862 r
  clock reconvergence pessimism                                                                           0.0000    35.4862
  clock uncertainty                                                                                      -0.1000    35.3862
  library setup time                                                                    1.0000           -0.1411    35.2451
  data required time                                                                                                35.2451
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2451
  data arrival time                                                                                                -27.7939
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4512

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2888 
  total derate : arrival time                                                                            -0.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3544 

  slack (with derating applied) (MET)                                                                     7.4512 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8056 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           7.4865                     4.2459 &  26.2459 r
  wbs_dat_i[20] (net)                                    2   0.2600 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2459 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5433   7.4900   1.0500   1.4456   1.6124 &  27.8583 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2205   1.0500            0.2042 &  28.0625 r
  mprj/buf_i[20] (net)                                   1   0.0037 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2205   1.0500   0.0000   0.0000 &  28.0626 r
  data arrival time                                                                                                 28.0626

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7248   0.9500   0.0000   0.3043 &  35.7732 r
  clock reconvergence pessimism                                                                           0.0000    35.7732
  clock uncertainty                                                                                      -0.1000    35.6731
  library setup time                                                                    1.0000           -0.1392    35.5339
  data required time                                                                                                35.5339
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5339
  data arrival time                                                                                                -28.0626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3039 
  total derate : arrival time                                                                            -0.0865 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3904 

  slack (with derating applied) (MET)                                                                     7.4713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8618 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            8.2026                     4.6557 &  26.6557 r
  wbs_adr_i[0] (net)                                     2   0.2851 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.6557 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9426   8.2063   1.0500   0.7919   0.9428 &  27.5985 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2452   1.0500            0.1868 &  27.7853 r
  mprj/buf_i[32] (net)                                   1   0.0080 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0758   0.2452   1.0500   0.0307   0.0323 &  27.8177 r
  data arrival time                                                                                                 27.8177

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6655   0.9500   0.0000   0.1024 &  35.5712 r
  clock reconvergence pessimism                                                                           0.0000    35.5712
  clock uncertainty                                                                                      -0.1000    35.4712
  library setup time                                                                    1.0000           -0.1433    35.3280
  data required time                                                                                                35.3280
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3280
  data arrival time                                                                                                -27.8177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5103

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2933 
  total derate : arrival time                                                                            -0.0553 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3486 

  slack (with derating applied) (MET)                                                                     7.5103 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8589 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           7.3486                     4.1665 &  26.1665 r
  wbs_dat_i[17] (net)                                    2   0.2551 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1665 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4462   7.3521   1.0500   1.4053   1.5694 &  27.7359 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2187   1.0500            0.2106 &  27.9465 r
  mprj/buf_i[17] (net)                                   1   0.0036 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2187   1.0500   0.0000   0.0000 &  27.9465 r
  data arrival time                                                                                                 27.9465

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7035   0.9500   0.0000   0.2452 &  35.7141 r
  clock reconvergence pessimism                                                                           0.0000    35.7141
  clock uncertainty                                                                                      -0.1000    35.6141
  library setup time                                                                    1.0000           -0.1387    35.4754
  data required time                                                                                                35.4754
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4754
  data arrival time                                                                                                -27.9465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3008 
  total derate : arrival time                                                                            -0.0848 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3856 

  slack (with derating applied) (MET)                                                                     7.5289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9145 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            7.5559                     4.2809 &  26.2809 r
  wbs_sel_i[3] (net)                                     2   0.2622 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.2809 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5670   7.5596   1.0500   1.0361   1.1915 &  27.4724 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2407   1.0500            0.2209 &  27.6933 r
  mprj/buf_i[233] (net)                                  2   0.0091 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2407   1.0500   0.0000   0.0001 &  27.6934 r
  data arrival time                                                                                                 27.6934

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6738   0.9500   0.0000   0.0174 &  35.4862 r
  clock reconvergence pessimism                                                                           0.0000    35.4862
  clock uncertainty                                                                                      -0.1000    35.3862
  library setup time                                                                    1.0000           -0.1429    35.2433
  data required time                                                                                                35.2433
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2433
  data arrival time                                                                                                -27.6934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5499

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2888 
  total derate : arrival time                                                                            -0.0673 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3561 

  slack (with derating applied) (MET)                                                                     7.5499 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9060 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          7.5334                     4.2748 &  26.2748 r
  la_data_in[52] (net)                                   2   0.2617 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2748 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0721   7.5368   1.0500   1.6638   1.8397 &  28.1145 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2227   1.0500            0.2036 &  28.3181 r
  mprj/buf_i[180] (net)                                  1   0.0041 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0167   0.2227   1.0500   0.0064   0.0067 &  28.3249 r
  data arrival time                                                                                                 28.3249

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7523   0.9500   0.0000   0.7058 &  36.1747 r
  clock reconvergence pessimism                                                                           0.0000    36.1747
  clock uncertainty                                                                                      -0.1000    36.0747
  library setup time                                                                    1.0000           -0.1399    35.9348
  data required time                                                                                                35.9348
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9348
  data arrival time                                                                                                -28.3249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3251 
  total derate : arrival time                                                                            -0.0976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4227 

  slack (with derating applied) (MET)                                                                     7.6099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0326 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           7.2527                     4.1156 &  26.1156 r
  wbs_dat_i[16] (net)                                    2   0.2519 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1156 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2180   7.2557   1.0500   1.3085   1.4631 &  27.5787 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2318   1.0500            0.2299 &  27.8086 r
  mprj/buf_i[16] (net)                                   1   0.0077 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0460   0.2318   1.0500   0.0187   0.0198 &  27.8284 r
  data arrival time                                                                                                 27.8284

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7046   0.9500   0.0000   0.2334 &  35.7022 r
  clock reconvergence pessimism                                                                           0.0000    35.7022
  clock uncertainty                                                                                      -0.1000    35.6022
  library setup time                                                                    1.0000           -0.1416    35.4607
  data required time                                                                                                35.4607
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4607
  data arrival time                                                                                                -27.8284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6323

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3002 
  total derate : arrival time                                                                            -0.0816 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3818 

  slack (with derating applied) (MET)                                                                     7.6323 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0141 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           7.4093                     4.2037 &  26.2037 r
  wbs_dat_i[15] (net)                                    2   0.2573 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2037 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9517   7.4124   1.0500   1.1928   1.3455 &  27.5492 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2231   1.0500            0.2115 &  27.7608 r
  mprj/buf_i[15] (net)                                   1   0.0047 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0351   0.2231   1.0500   0.0141   0.0148 &  27.7756 r
  data arrival time                                                                                                 27.7756

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6965   0.9500   0.0000   0.2116 &  35.6805 r
  clock reconvergence pessimism                                                                           0.0000    35.6805
  clock uncertainty                                                                                      -0.1000    35.5804
  library setup time                                                                    1.0000           -0.1396    35.4408
  data required time                                                                                                35.4408
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4408
  data arrival time                                                                                                -27.7756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2990 
  total derate : arrival time                                                                            -0.0749 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3739 

  slack (with derating applied) (MET)                                                                     7.6652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0391 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          7.4263                     4.2135 &  26.2135 r
  la_data_in[50] (net)                                   2   0.2579 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2135 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7988   7.4296   1.0500   1.5535   1.7221 &  27.9356 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2475   1.0500            0.2357 &  28.1713 r
  mprj/buf_i[178] (net)                                  2   0.0115 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0546   0.2475   1.0500   0.0222   0.0235 &  28.1948 r
  data arrival time                                                                                                 28.1948

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7573   0.9500   0.0000   0.6963 &  36.1651 r
  clock reconvergence pessimism                                                                           0.0000    36.1651
  clock uncertainty                                                                                      -0.1000    36.0651
  library setup time                                                                    1.0000           -0.1440    35.9211
  data required time                                                                                                35.9211
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9211
  data arrival time                                                                                                -28.1948
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3246 
  total derate : arrival time                                                                            -0.0943 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4189 

  slack (with derating applied) (MET)                                                                     7.7263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1452 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           7.5600                     4.2860 &  26.2860 r
  wbs_dat_i[12] (net)                                    2   0.2625 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2860 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.4864   7.5636   1.0500   1.0046   1.1546 &  27.4405 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2302   1.0500            0.2098 &  27.6504 r
  mprj/buf_i[12] (net)                                   1   0.0061 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0456   0.2302   1.0500   0.0185   0.0195 &  27.6698 r
  data arrival time                                                                                                 27.6698

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7059   0.9500   0.0000   0.2628 &  35.7317 r
  clock reconvergence pessimism                                                                           0.0000    35.7317
  clock uncertainty                                                                                      -0.1000    35.6317
  library setup time                                                                    1.0000           -0.1412    35.4905
  data required time                                                                                                35.4905
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4905
  data arrival time                                                                                                -27.6698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3017 
  total derate : arrival time                                                                            -0.0659 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3676 

  slack (with derating applied) (MET)                                                                     7.8206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1883 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             7.3786                     4.1852 &  26.1852 r
  la_oenb[63] (net)                                      2   0.2562 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.1852 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0440   7.3819   1.0500   1.2327   1.3891 &  27.5744 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3848   1.0500            0.3638 &  27.9382 r
  mprj/buf_i[127] (net)                                  2   0.0573 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0144   0.3849   1.0500   0.0056   0.0097 &  27.9479 r
  data arrival time                                                                                                 27.9479

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7616   0.9500   0.0000   0.5604 &  36.0293 r
  clock reconvergence pessimism                                                                           0.0000    36.0293
  clock uncertainty                                                                                      -0.1000    35.9293
  library setup time                                                                    1.0000           -0.1569    35.7724
  data required time                                                                                                35.7724
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7724
  data arrival time                                                                                                -27.9479
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3174 
  total derate : arrival time                                                                            -0.0839 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4013 

  slack (with derating applied) (MET)                                                                     7.8245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2258 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               9.8678                     5.5618 &  27.5618 r
  io_in[37] (net)                                        2   0.3418 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.5618 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   9.8771   1.0500   0.0000   0.1978 &  27.7596 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3388   1.0500            0.1839 &  27.9436 r
  mprj/buf_i[229] (net)                                  2   0.0312 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3388   1.0500   0.0000   0.0007 &  27.9443 r
  data arrival time                                                                                                 27.9443

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   0.9500   0.0000   0.5685 &  36.0374 r
  clock reconvergence pessimism                                                                           0.0000    36.0374
  clock uncertainty                                                                                      -0.1000    35.9374
  library setup time                                                                    1.0000           -0.1525    35.7849
  data required time                                                                                                35.7849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7849
  data arrival time                                                                                                -27.9443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3178 
  total derate : arrival time                                                                            -0.0182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3360 

  slack (with derating applied) (MET)                                                                     7.8405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1766 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            7.1083                     4.0281 &  26.0281 r
  wbs_adr_i[8] (net)                                     2   0.2466 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.0281 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.4150   7.1117   1.0500   0.9748   1.1184 &  27.1465 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2452   1.0500            0.2523 &  27.3988 r
  mprj/buf_i[40] (net)                                   2   0.0121 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2452   1.0500   0.0000   0.0001 &  27.3989 r
  data arrival time                                                                                                 27.3989

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6738   0.9500   0.0000   0.0174 &  35.4862 r
  clock reconvergence pessimism                                                                           0.0000    35.4862
  clock uncertainty                                                                                      -0.1000    35.3862
  library setup time                                                                    1.0000           -0.1433    35.2429
  data required time                                                                                                35.2429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2429
  data arrival time                                                                                                -27.3989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2888 
  total derate : arrival time                                                                            -0.0653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3541 

  slack (with derating applied) (MET)                                                                     7.8440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1981 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            7.5256                     4.2637 &  26.2637 r
  wbs_dat_i[1] (net)                                     2   0.2612 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.2637 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.0572   7.5295   1.0500   0.8368   0.9847 &  27.2484 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2320   1.0500            0.2137 &  27.4621 r
  mprj/buf_i[1] (net)                                    1   0.0067 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2320   1.0500   0.0000   0.0001 &  27.4621 r
  data arrival time                                                                                                 27.4621

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6624   0.9500   0.0000   0.0954 &  35.5642 r
  clock reconvergence pessimism                                                                           0.0000    35.5642
  clock uncertainty                                                                                      -0.1000    35.4642
  library setup time                                                                    1.0000           -0.1414    35.3229
  data required time                                                                                                35.3229
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3229
  data arrival time                                                                                                -27.4621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8608

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2929 
  total derate : arrival time                                                                            -0.0571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3500 

  slack (with derating applied) (MET)                                                                     7.8608 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2108 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                                9.1762                     5.1798 &  27.1798 r
  io_in[1] (net)                                         2   0.3181 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.1798 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6569   9.1836   1.0500   0.2499   0.4318 &  27.6116 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2987   1.0500            0.1837 &  27.7953 r
  mprj/buf_i[193] (net)                                  2   0.0203 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2987   1.0500   0.0000   0.0003 &  27.7956 r
  data arrival time                                                                                                 27.7956

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7389   0.9500   0.0000   0.4718 &  35.9407 r
  clock reconvergence pessimism                                                                           0.0000    35.9407
  clock uncertainty                                                                                      -0.1000    35.8407
  library setup time                                                                    1.0000           -0.1487    35.6920
  data required time                                                                                                35.6920
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6920
  data arrival time                                                                                                -27.7956
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8964

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3127 
  total derate : arrival time                                                                            -0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3421 

  slack (with derating applied) (MET)                                                                     7.8964 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2385 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               7.9484                     4.5040 &  26.5040 r
  wbs_stb_i (net)                                        2   0.2760 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.5040 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4628   7.9526   1.0500   0.5914   0.7353 &  27.2394 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2374   1.0500            0.1940 &  27.4333 r
  mprj/buf_i[235] (net)                                  1   0.0067 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0293   0.2374   1.0500   0.0119   0.0126 &  27.4459 r
  data arrival time                                                                                                 27.4459

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6734   0.9500   0.0000   0.1225 &  35.5914 r
  clock reconvergence pessimism                                                                           0.0000    35.5914
  clock uncertainty                                                                                      -0.1000    35.4914
  library setup time                                                                    1.0000           -0.1426    35.3488
  data required time                                                                                                35.3488
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3488
  data arrival time                                                                                                -27.4459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9029

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2944 
  total derate : arrival time                                                                            -0.0449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3392 

  slack (with derating applied) (MET)                                                                     7.9029 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2421 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            7.5218                     4.2607 &  26.2607 r
  wbs_sel_i[2] (net)                                     2   0.2610 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.2607 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7660   7.5257   1.0500   0.7198   0.8617 &  27.1223 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2656   1.0500            0.2482 &  27.3705 r
  mprj/buf_i[232] (net)                                  2   0.0167 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0258   0.2656   1.0500   0.0100   0.0108 &  27.3813 r
  data arrival time                                                                                                 27.3813

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6540   0.9500   0.0000   0.0747 &  35.5435 r
  clock reconvergence pessimism                                                                           0.0000    35.5435
  clock uncertainty                                                                                      -0.1000    35.4435
  library setup time                                                                    1.0000           -0.1451    35.2984
  data required time                                                                                                35.2984
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2984
  data arrival time                                                                                                -27.3813
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9171

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2918 
  total derate : arrival time                                                                            -0.0534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3452 

  slack (with derating applied) (MET)                                                                     7.9171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2623 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           7.5305                     4.2783 &  26.2783 r
  wbs_dat_i[30] (net)                                    2   0.2618 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2783 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7364   7.5333   1.0500   1.1022   1.2443 &  27.5226 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2245   1.0500            0.2057 &  27.7283 r
  mprj/buf_i[30] (net)                                   1   0.0046 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2245   1.0500   0.0000   0.0000 &  27.7283 r
  data arrival time                                                                                                 27.7283

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7462   0.9500   0.0000   0.4218 &  35.8907 r
  clock reconvergence pessimism                                                                           0.0000    35.8907
  clock uncertainty                                                                                      -0.1000    35.7907
  library setup time                                                                    1.0000           -0.1402    35.6505
  data required time                                                                                                35.6505
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6505
  data arrival time                                                                                                -27.7283
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9222

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3101 
  total derate : arrival time                                                                            -0.0691 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3792 

  slack (with derating applied) (MET)                                                                     7.9222 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3014 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           7.0976                     4.0265 &  26.0265 r
  wbs_dat_i[14] (net)                                    2   0.2464 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0265 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5047   7.1007   1.0500   1.0097   1.1493 &  27.1757 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2172   1.0500            0.2242 &  27.3999 r
  mprj/buf_i[14] (net)                                   1   0.0042 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0369   0.2172   1.0500   0.0149   0.0156 &  27.4155 r
  data arrival time                                                                                                 27.4155

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6968   0.9500   0.0000   0.2113 &  35.6802 r
  clock reconvergence pessimism                                                                           0.0000    35.6802
  clock uncertainty                                                                                      -0.1000    35.5802
  library setup time                                                                    1.0000           -0.1384    35.4419
  data required time                                                                                                35.4419
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4419
  data arrival time                                                                                                -27.4155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2990 
  total derate : arrival time                                                                            -0.0661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3652 

  slack (with derating applied) (MET)                                                                     8.0263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3915 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            7.3756                     4.1792 &  26.1792 r
  wbs_dat_i[0] (net)                                     2   0.2560 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.1792 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.7442   7.3793   1.0500   0.7110   0.8492 &  27.0284 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2486   1.0500            0.2399 &  27.2683 r
  mprj/buf_i[0] (net)                                    2   0.0120 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0613   0.2486   1.0500   0.0250   0.0264 &  27.2947 r
  data arrival time                                                                                                 27.2947

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6606   0.9500   0.0000   0.0966 &  35.5654 r
  clock reconvergence pessimism                                                                           0.0000    35.5654
  clock uncertainty                                                                                      -0.1000    35.4654
  library setup time                                                                    1.0000           -0.1436    35.3219
  data required time                                                                                                35.3219
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3219
  data arrival time                                                                                                -27.2947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0272

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2930 
  total derate : arrival time                                                                            -0.0531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3461 

  slack (with derating applied) (MET)                                                                     8.0272 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3733 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            7.2542                     4.1109 &  26.1109 r
  wbs_dat_i[4] (net)                                     2   0.2517 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.1109 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.0820   7.2577   1.0500   0.8453   0.9864 &  27.0974 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2252   1.0500            0.2230 &  27.3204 r
  mprj/buf_i[4] (net)                                    1   0.0059 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0167   0.2252   1.0500   0.0066   0.0070 &  27.3274 r
  data arrival time                                                                                                 27.3274

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6821   0.9500   0.0000   0.1487 &  35.6176 r
  clock reconvergence pessimism                                                                           0.0000    35.6176
  clock uncertainty                                                                                      -0.1000    35.5176
  library setup time                                                                    1.0000           -0.1400    35.3776
  data required time                                                                                                35.3776
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3776
  data arrival time                                                                                                -27.3274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2957 
  total derate : arrival time                                                                            -0.0579 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3537 

  slack (with derating applied) (MET)                                                                     8.0502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4039 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            7.2480                     4.1079 &  26.1079 r
  wbs_adr_i[3] (net)                                     2   0.2515 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.1079 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5292   7.2514   1.0500   0.6212   0.7509 &  26.8588 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2598   1.0500            0.2586 &  27.1174 r
  mprj/buf_i[35] (net)                                   2   0.0159 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0712   0.2598   1.0500   0.0288   0.0305 &  27.1479 r
  data arrival time                                                                                                 27.1479

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6847   0.9500   0.0000   0.0532 &  35.5221 r
  clock reconvergence pessimism                                                                           0.0000    35.5221
  clock uncertainty                                                                                      -0.1000    35.4221
  library setup time                                                                    1.0000           -0.1447    35.2773
  data required time                                                                                                35.2773
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2773
  data arrival time                                                                                                -27.1479
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2907 
  total derate : arrival time                                                                            -0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3402 

  slack (with derating applied) (MET)                                                                     8.1294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4697 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                7.9205                     4.4984 &  26.4984 r
  wbs_we_i (net)                                         2   0.2754 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.4984 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9421   7.9237   1.0500   0.3731   0.4954 &  26.9938 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2406   1.0500            0.1990 &  27.1928 r
  mprj/buf_i[234] (net)                                  1   0.0077 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0201   0.2406   1.0500   0.0078   0.0082 &  27.2011 r
  data arrival time                                                                                                 27.2011

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6705   0.9500   0.0000   0.1150 &  35.5838 r
  clock reconvergence pessimism                                                                           0.0000    35.5838
  clock uncertainty                                                                                      -0.1000    35.4838
  library setup time                                                                    1.0000           -0.1429    35.3410
  data required time                                                                                                35.3410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3410
  data arrival time                                                                                                -27.2011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1399

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2940 
  total derate : arrival time                                                                            -0.0335 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3274 

  slack (with derating applied) (MET)                                                                     8.1399 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4673 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          7.0961                     4.0244 &  26.0244 r
  la_data_in[49] (net)                                   2   0.2463 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0244 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2469   7.0993   1.0500   1.3224   1.4757 &  27.5001 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2504   1.0500            0.2584 &  27.7585 r
  mprj/buf_i[177] (net)                                  2   0.0136 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0382   0.2504   1.0500   0.0153   0.0163 &  27.7748 r
  data arrival time                                                                                                 27.7748

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7520   0.9500   0.0000   0.7064 &  36.1752 r
  clock reconvergence pessimism                                                                           0.0000    36.1752
  clock uncertainty                                                                                      -0.1000    36.0752
  library setup time                                                                    1.0000           -0.1443    35.9310
  data required time                                                                                                35.9310
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9310
  data arrival time                                                                                                -27.7748
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3251 
  total derate : arrival time                                                                            -0.0834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4084 

  slack (with derating applied) (MET)                                                                     8.1562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5646 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           7.0890                     4.0226 &  26.0226 r
  wbs_adr_i[19] (net)                                    2   0.2462 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0226 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1997   7.0920   1.0500   0.8906   1.0222 &  27.0448 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2265   1.0500            0.2342 &  27.2790 r
  mprj/buf_i[51] (net)                                   1   0.0068 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0612   0.2265   1.0500   0.0249   0.0262 &  27.3052 r
  data arrival time                                                                                                 27.3052

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7118   0.9500   0.0000   0.2550 &  35.7239 r
  clock reconvergence pessimism                                                                           0.0000    35.7239
  clock uncertainty                                                                                      -0.1000    35.6239
  library setup time                                                                    1.0000           -0.1404    35.4835
  data required time                                                                                                35.4835
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4835
  data arrival time                                                                                                -27.3052
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3013 
  total derate : arrival time                                                                            -0.0611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3624 

  slack (with derating applied) (MET)                                                                     8.1782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5407 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               6.5152                     3.7187 &  25.7187 r
  io_in[13] (net)                                        2   0.2270 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.7187 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4546   6.5164   1.0500   1.3378   1.4605 &  27.1791 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2992   1.0500            0.3364 &  27.5155 r
  mprj/buf_i[205] (net)                                  2   0.0329 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0132   0.2992   1.0500   0.0052   0.0061 &  27.5217 r
  data arrival time                                                                                                 27.5217

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7479   0.9500   0.0000   0.4843 &  35.9532 r
  clock reconvergence pessimism                                                                           0.0000    35.9532
  clock uncertainty                                                                                      -0.1000    35.8532
  library setup time                                                                    1.0000           -0.1488    35.7044
  data required time                                                                                                35.7044
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7044
  data arrival time                                                                                                -27.5217
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3134 
  total derate : arrival time                                                                            -0.0859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3993 

  slack (with derating applied) (MET)                                                                     8.1827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5819 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           6.8118                     3.8668 &  25.8668 r
  wbs_dat_i[28] (net)                                    2   0.2365 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8668 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9414   6.8145   1.0500   1.1942   1.3327 &  27.1995 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2118   1.0500            0.2358 &  27.4353 r
  mprj/buf_i[28] (net)                                   1   0.0037 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2118   1.0500   0.0000   0.0000 &  27.4353 r
  data arrival time                                                                                                 27.4353

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7536   0.9500   0.0000   0.4740 &  35.9429 r
  clock reconvergence pessimism                                                                           0.0000    35.9429
  clock uncertainty                                                                                      -0.1000    35.8429
  library setup time                                                                    1.0000           -0.1375    35.7054
  data required time                                                                                                35.7054
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7054
  data arrival time                                                                                                -27.4353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2701

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3129 
  total derate : arrival time                                                                            -0.0747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3876 

  slack (with derating applied) (MET)                                                                     8.2701 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6576 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          7.4023                     4.1999 &  26.1999 r
  la_data_in[59] (net)                                   2   0.2571 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.1999 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3402   7.4055   1.0500   0.9468   1.0877 &  27.2877 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3040   1.0500            0.2910 &  27.5786 r
  mprj/buf_i[187] (net)                                  2   0.0306 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0815   0.3040   1.0500   0.0326   0.0349 &  27.6136 r
  data arrival time                                                                                                 27.6136

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   0.9500   0.0000   0.6677 &  36.1366 r
  clock reconvergence pessimism                                                                           0.0000    36.1366
  clock uncertainty                                                                                      -0.1000    36.0366
  library setup time                                                                    1.0000           -0.1493    35.8872
  data required time                                                                                                35.8872
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8872
  data arrival time                                                                                                -27.6136
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3231 
  total derate : arrival time                                                                            -0.0673 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3904 

  slack (with derating applied) (MET)                                                                     8.2737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6641 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             5.4169                     3.0837 &  25.0837 r
  la_oenb[18] (net)                                      2   0.1881 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.0837 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8415   5.4180   1.0500   2.0108   2.1570 &  27.2406 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1978   1.0500            0.3051 &  27.5457 r
  mprj/buf_i[82] (net)                                   1   0.0049 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1978   1.0500   0.0000   0.0001 &  27.5458 r
  data arrival time                                                                                                 27.5458

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7648   0.9500   0.0000   0.5999 &  36.0688 r
  clock reconvergence pessimism                                                                           0.0000    36.0688
  clock uncertainty                                                                                      -0.1000    35.9688
  library setup time                                                                    1.0000           -0.1345    35.8343
  data required time                                                                                                35.8343
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8343
  data arrival time                                                                                                -27.5458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3195 
  total derate : arrival time                                                                            -0.1172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4367 

  slack (with derating applied) (MET)                                                                     8.2885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7252 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               6.0366                     3.4505 &  25.4505 r
  io_in[21] (net)                                        2   0.2104 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.4505 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8703   6.0371   1.0500   1.5588   1.6749 &  27.1254 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2701   1.0500            0.3373 &  27.4627 r
  mprj/buf_i[213] (net)                                  2   0.0252 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2701   1.0500   0.0000   0.0005 &  27.4632 r
  data arrival time                                                                                                 27.4632

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7337   0.9500   0.0000   0.5337 &  36.0026 r
  clock reconvergence pessimism                                                                           0.0000    36.0026
  clock uncertainty                                                                                      -0.1000    35.9026
  library setup time                                                                    1.0000           -0.1460    35.7566
  data required time                                                                                                35.7566
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7566
  data arrival time                                                                                                -27.4632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3160 
  total derate : arrival time                                                                            -0.0958 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4118 

  slack (with derating applied) (MET)                                                                     8.2933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7052 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          7.1914                     4.0867 &  26.0867 r
  la_data_in[34] (net)                                   2   0.2500 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0867 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9519   7.1940   1.0500   1.1060   1.2425 &  27.3292 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2467   1.0500            0.2490 &  27.5782 r
  mprj/buf_i[162] (net)                                  2   0.0122 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0156   0.2467   1.0500   0.0059   0.0063 &  27.5845 r
  data arrival time                                                                                                 27.5845

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7628   0.9500   0.0000   0.6619 &  36.1307 r
  clock reconvergence pessimism                                                                           0.0000    36.1307
  clock uncertainty                                                                                      -0.1000    36.0307
  library setup time                                                                    1.0000           -0.1440    35.8868
  data required time                                                                                                35.8868
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8868
  data arrival time                                                                                                -27.5845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3227 
  total derate : arrival time                                                                            -0.0713 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3941 

  slack (with derating applied) (MET)                                                                     8.3022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6963 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               9.0546                     5.1126 &  27.1126 r
  io_in[35] (net)                                        2   0.3139 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.1126 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   9.0618   1.0500   0.0000   0.1644 &  27.2770 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3043   1.0500            0.1963 &  27.4733 r
  mprj/buf_i[227] (net)                                  2   0.0229 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0157   0.3043   1.0500   0.0063   0.0070 &  27.4803 r
  data arrival time                                                                                                 27.4803

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   0.9500   0.0000   0.5732 &  36.0420 r
  clock reconvergence pessimism                                                                           0.0000    36.0420
  clock uncertainty                                                                                      -0.1000    35.9421
  library setup time                                                                    1.0000           -0.1493    35.7927
  data required time                                                                                                35.7927
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7927
  data arrival time                                                                                                -27.4803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3124

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3181 
  total derate : arrival time                                                                            -0.0175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3356 

  slack (with derating applied) (MET)                                                                     8.3124 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6480 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            7.1583                     4.0601 &  26.0601 r
  wbs_dat_i[8] (net)                                     2   0.2485 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.0601 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2161   7.1614   1.0500   0.4901   0.6081 &  26.6681 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2229   1.0500            0.2264 &  26.8945 r
  mprj/buf_i[8] (net)                                    1   0.0056 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0410   0.2229   1.0500   0.0166   0.0175 &  26.9120 r
  data arrival time                                                                                                 26.9120

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6738   0.9500   0.0000   0.0174 &  35.4862 r
  clock reconvergence pessimism                                                                           0.0000    35.4862
  clock uncertainty                                                                                      -0.1000    35.3862
  library setup time                                                                    1.0000           -0.1395    35.2468
  data required time                                                                                                35.2468
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.2468
  data arrival time                                                                                                -26.9120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3348

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2888 
  total derate : arrival time                                                                            -0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3294 

  slack (with derating applied) (MET)                                                                     8.3348 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6642 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          7.1553                     4.0605 &  26.0605 r
  la_data_in[53] (net)                                   2   0.2485 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0605 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8193   7.1582   1.0500   1.1385   1.2829 &  27.3434 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2215   1.0500            0.2252 &  27.5686 r
  mprj/buf_i[181] (net)                                  1   0.0052 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2215   1.0500   0.0000   0.0000 &  27.5686 r
  data arrival time                                                                                                 27.5686

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7522   0.9500   0.0000   0.7061 &  36.1749 r
  clock reconvergence pessimism                                                                           0.0000    36.1749
  clock uncertainty                                                                                      -0.1000    36.0749
  library setup time                                                                    1.0000           -0.1396    35.9353
  data required time                                                                                                35.9353
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9353
  data arrival time                                                                                                -27.5686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3251 
  total derate : arrival time                                                                            -0.0718 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3969 

  slack (with derating applied) (MET)                                                                     8.3667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7636 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          6.8590                     3.8931 &  25.8931 r
  la_data_in[46] (net)                                   2   0.2382 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.8931 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0451   6.8617   1.0500   1.2382   1.3797 &  27.2728 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2450   1.0500            0.2670 &  27.5398 r
  mprj/buf_i[174] (net)                                  2   0.0130 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0064   0.2450   1.0500   0.0025   0.0027 &  27.5425 r
  data arrival time                                                                                                 27.5425

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7527   0.9500   0.0000   0.7052 &  36.1741 r
  clock reconvergence pessimism                                                                           0.0000    36.1741
  clock uncertainty                                                                                      -0.1000    36.0741
  library setup time                                                                    1.0000           -0.1438    35.9303
  data required time                                                                                                35.9303
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9303
  data arrival time                                                                                                -27.5425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3250 
  total derate : arrival time                                                                            -0.0785 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4036 

  slack (with derating applied) (MET)                                                                     8.3878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7914 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          6.8588                     3.8930 &  25.8930 r
  la_data_in[48] (net)                                   2   0.2382 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.8930 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0109   6.8616   1.0500   1.2236   1.3652 &  27.2582 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2391   1.0500            0.2609 &  27.5191 r
  mprj/buf_i[176] (net)                                  2   0.0113 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0468   0.2391   1.0500   0.0188   0.0198 &  27.5389 r
  data arrival time                                                                                                 27.5389

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7524   0.9500   0.0000   0.7057 &  36.1746 r
  clock reconvergence pessimism                                                                           0.0000    36.1746
  clock uncertainty                                                                                      -0.1000    36.0746
  library setup time                                                                    1.0000           -0.1432    35.9314
  data required time                                                                                                35.9314
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9314
  data arrival time                                                                                                -27.5389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3251 
  total derate : arrival time                                                                            -0.0784 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4034 

  slack (with derating applied) (MET)                                                                     8.3924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7959 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            7.0277                     3.9838 &  25.9838 r
  wbs_adr_i[7] (net)                                     2   0.2439 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.9838 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5808   7.0309   1.0500   0.6434   0.7686 &  26.7525 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2425   1.0500            0.2544 &  27.0069 r
  mprj/buf_i[39] (net)                                   2   0.0117 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0151   0.2425   1.0500   0.0057   0.0061 &  27.0130 r
  data arrival time                                                                                                 27.0130

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6961   0.9500   0.0000   0.2119 &  35.6808 r
  clock reconvergence pessimism                                                                           0.0000    35.6808
  clock uncertainty                                                                                      -0.1000    35.5807
  library setup time                                                                    1.0000           -0.1432    35.4376
  data required time                                                                                                35.4376
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4376
  data arrival time                                                                                                -27.0130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4246

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2991 
  total derate : arrival time                                                                            -0.0490 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3481 

  slack (with derating applied) (MET)                                                                     8.4246 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7726 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          6.8073                     3.8640 &  25.8640 r
  la_data_in[47] (net)                                   2   0.2364 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.8640 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8542   6.8100   1.0500   1.1569   1.2941 &  27.1581 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2662   1.0500            0.2899 &  27.4479 r
  mprj/buf_i[175] (net)                                  2   0.0202 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1031   0.2662   1.0500   0.0416   0.0440 &  27.4920 r
  data arrival time                                                                                                 27.4920

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7518   0.9500   0.0000   0.7067 &  36.1755 r
  clock reconvergence pessimism                                                                           0.0000    36.1755
  clock uncertainty                                                                                      -0.1000    36.0755
  library setup time                                                                    1.0000           -0.1457    35.9298
  data required time                                                                                                35.9298
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9298
  data arrival time                                                                                                -27.4920
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3251 
  total derate : arrival time                                                                            -0.0775 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4026 

  slack (with derating applied) (MET)                                                                     8.4378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8405 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           6.6507                     3.7759 &  25.7759 r
  wbs_adr_i[31] (net)                                    2   0.2309 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7759 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5663   6.6533   1.0500   1.0350   1.1626 &  26.9384 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2144   1.0500            0.2481 &  27.1865 r
  mprj/buf_i[63] (net)                                   1   0.0050 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2144   1.0500   0.0000   0.0001 &  27.1866 r
  data arrival time                                                                                                 27.1866

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7419   0.9500   0.0000   0.3947 &  35.8635 r
  clock reconvergence pessimism                                                                           0.0000    35.8635
  clock uncertainty                                                                                      -0.1000    35.7635
  library setup time                                                                    1.0000           -0.1380    35.6255
  data required time                                                                                                35.6255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6255
  data arrival time                                                                                                -27.1866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4389

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3087 
  total derate : arrival time                                                                            -0.0672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3759 

  slack (with derating applied) (MET)                                                                     8.4389 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8148 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                8.6101                     4.8649 &  26.8649 r
  io_in[2] (net)                                         2   0.2985 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.8649 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   8.6163   1.0500   0.0000   0.1500 &  27.0149 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2992   1.0500            0.2171 &  27.2320 r
  mprj/buf_i[194] (net)                                  2   0.0232 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0344   0.2992   1.0500   0.0136   0.0147 &  27.2466 r
  data arrival time                                                                                                 27.2466

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7398   0.9500   0.0000   0.4708 &  35.9397 r
  clock reconvergence pessimism                                                                           0.0000    35.9397
  clock uncertainty                                                                                      -0.1000    35.8397
  library setup time                                                                    1.0000           -0.1487    35.6909
  data required time                                                                                                35.6909
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6909
  data arrival time                                                                                                -27.2466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3127 
  total derate : arrival time                                                                            -0.0182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3309 

  slack (with derating applied) (MET)                                                                     8.4443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7752 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           6.5726                     3.7308 &  25.7308 r
  wbs_dat_i[23] (net)                                    2   0.2282 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7308 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1404   6.5751   1.0500   0.8550   0.9743 &  26.7051 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2088   1.0500            0.2471 &  26.9522 r
  mprj/buf_i[23] (net)                                   1   0.0037 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2088   1.0500   0.0000   0.0000 &  26.9523 r
  data arrival time                                                                                                 26.9523

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7039   0.9500   0.0000   0.2450 &  35.7138 r
  clock reconvergence pessimism                                                                           0.0000    35.7138
  clock uncertainty                                                                                      -0.1000    35.6138
  library setup time                                                                    1.0000           -0.1366    35.4772
  data required time                                                                                                35.4772
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4772
  data arrival time                                                                                                -26.9523
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3008 
  total derate : arrival time                                                                            -0.0582 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3590 

  slack (with derating applied) (MET)                                                                     8.5250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8839 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             7.1080                     4.0284 &  26.0284 r
  la_oenb[61] (net)                                      2   0.2466 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.0284 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0530   7.1113   1.0500   0.8334   0.9693 &  26.9977 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3191   1.0500            0.3215 &  27.3192 r
  mprj/buf_i[125] (net)                                  2   0.0371 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0284   0.3191   1.0500   0.0110   0.0126 &  27.3317 r
  data arrival time                                                                                                 27.3317

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7645   0.9500   0.0000   0.6443 &  36.1131 r
  clock reconvergence pessimism                                                                           0.0000    36.1131
  clock uncertainty                                                                                      -0.1000    36.0131
  library setup time                                                                    1.0000           -0.1507    35.8624
  data required time                                                                                                35.8624
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8624
  data arrival time                                                                                                -27.3317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3218 
  total derate : arrival time                                                                            -0.0621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3839 

  slack (with derating applied) (MET)                                                                     8.5307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9145 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               8.6763                     4.9028 &  26.9028 r
  io_in[34] (net)                                        2   0.3008 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.9028 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   8.6826   1.0500   0.0000   0.1496 &  27.0524 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2927   1.0500            0.2070 &  27.2593 r
  mprj/buf_i[226] (net)                                  2   0.0206 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2927   1.0500   0.0000   0.0004 &  27.2597 r
  data arrival time                                                                                                 27.2597

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   0.9500   0.0000   0.5747 &  36.0435 r
  clock reconvergence pessimism                                                                           0.0000    36.0435
  clock uncertainty                                                                                      -0.1000    35.9435
  library setup time                                                                    1.0000           -0.1482    35.7953
  data required time                                                                                                35.7953
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7953
  data arrival time                                                                                                -27.2597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3182 
  total derate : arrival time                                                                            -0.0170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3352 

  slack (with derating applied) (MET)                                                                     8.5356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8708 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              6.2157                     3.5366 &  25.5366 r
  la_oenb[3] (net)                                       2   0.2160 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.5366 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1337   6.2172   1.0500   1.2709   1.3964 &  26.9330 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2062   1.0500            0.2658 &  27.1988 r
  mprj/buf_i[67] (net)                                   1   0.0043 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2062   1.0500   0.0000   0.0000 &  27.1988 r
  data arrival time                                                                                                 27.1988

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7546   0.9500   0.0000   0.5021 &  35.9709 r
  clock reconvergence pessimism                                                                           0.0000    35.9709
  clock uncertainty                                                                                      -0.1000    35.8709
  library setup time                                                                    1.0000           -0.1363    35.7347
  data required time                                                                                                35.7347
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7347
  data arrival time                                                                                                -27.1988
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3143 
  total derate : arrival time                                                                            -0.0792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3935 

  slack (with derating applied) (MET)                                                                     8.5358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9293 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             7.1481                     4.0540 &  26.0540 r
  la_oenb[62] (net)                                      2   0.2482 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.0540 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5142   7.1512   1.0500   0.6152   0.7376 &  26.7915 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4032   1.0500            0.3917 &  27.1832 r
  mprj/buf_i[126] (net)                                  2   0.0645 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1528   0.4033   1.0500   0.0616   0.0685 &  27.2517 r
  data arrival time                                                                                                 27.2517

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7633   0.9500   0.0000   0.5804 &  36.0492 r
  clock reconvergence pessimism                                                                           0.0000    36.0492
  clock uncertainty                                                                                      -0.1000    35.9492
  library setup time                                                                    1.0000           -0.1586    35.7906
  data required time                                                                                                35.7906
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7906
  data arrival time                                                                                                -27.2517
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5389

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3185 
  total derate : arrival time                                                                            -0.0570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3755 

  slack (with derating applied) (MET)                                                                     8.5389 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9144 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              6.0979                     3.4725 &  25.4725 r
  la_oenb[6] (net)                                       2   0.2120 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.4725 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2347   6.0992   1.0500   1.3220   1.4448 &  26.9173 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2045   1.0500            0.2712 &  27.1885 r
  mprj/buf_i[70] (net)                                   1   0.0043 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2045   1.0500   0.0000   0.0001 &  27.1885 r
  data arrival time                                                                                                 27.1885

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7538   0.9500   0.0000   0.5044 &  35.9732 r
  clock reconvergence pessimism                                                                           0.0000    35.9732
  clock uncertainty                                                                                      -0.1000    35.8732
  library setup time                                                                    1.0000           -0.1359    35.7373
  data required time                                                                                                35.7373
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7373
  data arrival time                                                                                                -27.1885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5488

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3145 
  total derate : arrival time                                                                            -0.0817 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3962 

  slack (with derating applied) (MET)                                                                     8.5488 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9450 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           6.5712                     3.7282 &  25.7282 r
  wbs_adr_i[30] (net)                                    2   0.2281 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7282 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5251   6.5738   1.0500   1.0181   1.1457 &  26.8739 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2122   1.0500            0.2506 &  27.1245 r
  mprj/buf_i[62] (net)                                   1   0.0047 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2122   1.0500   0.0000   0.0000 &  27.1246 r
  data arrival time                                                                                                 27.1246

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7494   0.9500   0.0000   0.4438 &  35.9127 r
  clock reconvergence pessimism                                                                           0.0000    35.9127
  clock uncertainty                                                                                      -0.1000    35.8127
  library setup time                                                                    1.0000           -0.1376    35.6751
  data required time                                                                                                35.6751
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6751
  data arrival time                                                                                                -27.1246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3113 
  total derate : arrival time                                                                            -0.0665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3778 

  slack (with derating applied) (MET)                                                                     8.5505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9283 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               6.7935                     3.8656 &  25.8656 r
  io_in[23] (net)                                        2   0.2363 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.8656 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3465   6.7954   1.0500   0.9215   1.0380 &  26.9037 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2944   1.0500            0.3165 &  27.2201 r
  mprj/buf_i[215] (net)                                  2   0.0300 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2944   1.0500   0.0000   0.0006 &  27.2208 r
  data arrival time                                                                                                 27.2208

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7263   0.9500   0.0000   0.5548 &  36.0237 r
  clock reconvergence pessimism                                                                           0.0000    36.0237
  clock uncertainty                                                                                      -0.1000    35.9237
  library setup time                                                                    1.0000           -0.1482    35.7755
  data required time                                                                                                35.7755
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7755
  data arrival time                                                                                                -27.2208
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3171 
  total derate : arrival time                                                                            -0.0645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3816 

  slack (with derating applied) (MET)                                                                     8.5547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9363 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          7.1824                     4.0763 &  26.0763 r
  la_data_in[58] (net)                                   2   0.2495 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0763 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0579   7.1855   1.0500   0.8356   0.9670 &  27.0433 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2738   1.0500            0.2754 &  27.3187 r
  mprj/buf_i[186] (net)                                  2   0.0211 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0429   0.2738   1.0500   0.0172   0.0185 &  27.3373 r
  data arrival time                                                                                                 27.3373

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7607   0.9500   0.0000   0.6709 &  36.1398 r
  clock reconvergence pessimism                                                                           0.0000    36.1398
  clock uncertainty                                                                                      -0.1000    36.0398
  library setup time                                                                    1.0000           -0.1465    35.8933
  data required time                                                                                                35.8933
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8933
  data arrival time                                                                                                -27.3373
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5560

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3232 
  total derate : arrival time                                                                            -0.0600 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3833 

  slack (with derating applied) (MET)                                                                     8.5560 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9393 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             5.9885                     3.4070 &  25.4070 r
  la_oenb[10] (net)                                      2   0.2081 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4070 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4641   5.9899   1.0500   1.4042   1.5311 &  26.9381 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1999   1.0500            0.2731 &  27.2112 r
  mprj/buf_i[74] (net)                                   1   0.0034 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1999   1.0500   0.0000   0.0000 &  27.2112 r
  data arrival time                                                                                                 27.2112

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7614   0.9500   0.0000   0.5571 &  36.0259 r
  clock reconvergence pessimism                                                                           0.0000    36.0259
  clock uncertainty                                                                                      -0.1000    35.9259
  library setup time                                                                    1.0000           -0.1349    35.7910
  data required time                                                                                                35.7910
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7910
  data arrival time                                                                                                -27.2112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3172 
  total derate : arrival time                                                                            -0.0859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4031 

  slack (with derating applied) (MET)                                                                     8.5798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9829 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           6.5842                     3.7375 &  25.7375 r
  wbs_adr_i[23] (net)                                    2   0.2286 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7375 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9461   6.5866   1.0500   0.7893   0.9051 &  26.6426 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2108   1.0500            0.2484 &  26.8910 r
  mprj/buf_i[55] (net)                                   1   0.0043 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2108   1.0500   0.0000   0.0000 &  26.8910 r
  data arrival time                                                                                                 26.8910

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7037   0.9500   0.0000   0.2451 &  35.7139 r
  clock reconvergence pessimism                                                                           0.0000    35.7139
  clock uncertainty                                                                                      -0.1000    35.6139
  library setup time                                                                    1.0000           -0.1370    35.4769
  data required time                                                                                                35.4769
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4769
  data arrival time                                                                                                -26.8910
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3008 
  total derate : arrival time                                                                            -0.0549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3557 

  slack (with derating applied) (MET)                                                                     8.5859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9417 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           6.6505                     3.7750 &  25.7750 r
  wbs_adr_i[21] (net)                                    2   0.2309 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7750 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9902   6.6530   1.0500   0.8068   0.9251 &  26.7001 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2089   1.0500            0.2425 &  26.9426 r
  mprj/buf_i[53] (net)                                   1   0.0035 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2089   1.0500   0.0000   0.0000 &  26.9426 r
  data arrival time                                                                                                 26.9426

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7249   0.9500   0.0000   0.3042 &  35.7731 r
  clock reconvergence pessimism                                                                           0.0000    35.7731
  clock uncertainty                                                                                      -0.1000    35.6731
  library setup time                                                                    1.0000           -0.1367    35.5364
  data required time                                                                                                35.5364
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5364
  data arrival time                                                                                                -26.9426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3039 
  total derate : arrival time                                                                            -0.0556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3595 

  slack (with derating applied) (MET)                                                                     8.5938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9533 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           6.9960                     3.9667 &  25.9667 r
  wbs_dat_i[10] (net)                                    2   0.2428 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9667 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4358   6.9991   1.0500   0.5827   0.7029 &  26.6696 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2111   1.0500            0.2239 &  26.8935 r
  mprj/buf_i[10] (net)                                   1   0.0028 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2111   1.0500   0.0000   0.0000 &  26.8935 r
  data arrival time                                                                                                 26.8935

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7058   0.9500   0.0000   0.2629 &  35.7318 r
  clock reconvergence pessimism                                                                           0.0000    35.7318
  clock uncertainty                                                                                      -0.1000    35.6318
  library setup time                                                                    1.0000           -0.1371    35.4947
  data required time                                                                                                35.4947
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4947
  data arrival time                                                                                                -26.8935
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6012

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3017 
  total derate : arrival time                                                                            -0.0441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3459 

  slack (with derating applied) (MET)                                                                     8.6012 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9471 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           6.7156                     3.8112 &  25.8112 r
  wbs_adr_i[22] (net)                                    2   0.2331 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8112 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8610   6.7181   1.0500   0.7566   0.8732 &  26.6844 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2142   1.0500            0.2440 &  26.9285 r
  mprj/buf_i[54] (net)                                   1   0.0047 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2142   1.0500   0.0000   0.0000 &  26.9285 r
  data arrival time                                                                                                 26.9285

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7285   0.9500   0.0000   0.3190 &  35.7878 r
  clock reconvergence pessimism                                                                           0.0000    35.7878
  clock uncertainty                                                                                      -0.1000    35.6878
  library setup time                                                                    1.0000           -0.1379    35.5499
  data required time                                                                                                35.5499
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5499
  data arrival time                                                                                                -26.9285
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6215

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3047 
  total derate : arrival time                                                                            -0.0532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3579 

  slack (with derating applied) (MET)                                                                     8.6215 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9794 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          7.0118                     3.9789 &  25.9789 r
  la_data_in[62] (net)                                   2   0.2435 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9789 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6703   7.0148   1.0500   0.6810   0.8035 &  26.7824 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3514   1.0500            0.3565 &  27.1389 r
  mprj/buf_i[190] (net)                                  2   0.0487 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0599   0.3514   1.0500   0.0241   0.0267 &  27.1657 r
  data arrival time                                                                                                 27.1657

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7645   0.9500   0.0000   0.6004 &  36.0692 r
  clock reconvergence pessimism                                                                           0.0000    36.0692
  clock uncertainty                                                                                      -0.1000    35.9692
  library setup time                                                                    1.0000           -0.1538    35.8155
  data required time                                                                                                35.8155
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8155
  data arrival time                                                                                                -27.1657
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3195 
  total derate : arrival time                                                                            -0.0565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3760 

  slack (with derating applied) (MET)                                                                     8.6498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0258 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          6.4083                     3.6374 &  25.6374 r
  la_data_in[39] (net)                                   2   0.2224 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6374 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0026   6.4107   1.0500   1.1925   1.3241 &  26.9616 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2170   1.0500            0.2653 &  27.2268 r
  mprj/buf_i[167] (net)                                  1   0.0067 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0243   0.2170   1.0500   0.0097   0.0103 &  27.2371 r
  data arrival time                                                                                                 27.2371

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7607   0.9500   0.0000   0.6710 &  36.1398 r
  clock reconvergence pessimism                                                                           0.0000    36.1398
  clock uncertainty                                                                                      -0.1000    36.0398
  library setup time                                                                    1.0000           -0.1387    35.9011
  data required time                                                                                                35.9011
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9011
  data arrival time                                                                                                -27.2371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6640

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3232 
  total derate : arrival time                                                                            -0.0762 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3994 

  slack (with derating applied) (MET)                                                                     8.6640 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0634 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          6.6879                     3.7938 &  25.7938 r
  la_data_in[45] (net)                                   2   0.2321 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7938 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5864   6.6907   1.0500   1.0433   1.1742 &  26.9680 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2547   1.0500            0.2863 &  27.2543 r
  mprj/buf_i[173] (net)                                  2   0.0168 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0145   0.2547   1.0500   0.0056   0.0061 &  27.2604 r
  data arrival time                                                                                                 27.2604

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7526   0.9500   0.0000   0.7054 &  36.1742 r
  clock reconvergence pessimism                                                                           0.0000    36.1742
  clock uncertainty                                                                                      -0.1000    36.0742
  library setup time                                                                    1.0000           -0.1447    35.9296
  data required time                                                                                                35.9296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9296
  data arrival time                                                                                                -27.2604
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3250 
  total derate : arrival time                                                                            -0.0698 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3949 

  slack (with derating applied) (MET)                                                                     8.6691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0640 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              6.6051                     3.7485 &  25.7485 r
  la_oenb[1] (net)                                       2   0.2293 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.7485 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2960   6.6077   1.0500   0.9260   1.0486 &  26.7970 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2197   1.0500            0.2562 &  27.0533 r
  mprj/buf_i[65] (net)                                   1   0.0067 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2197   1.0500   0.0000   0.0001 &  27.0533 r
  data arrival time                                                                                                 27.0533

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7544   0.9500   0.0000   0.5026 &  35.9715 r
  clock reconvergence pessimism                                                                           0.0000    35.9715
  clock uncertainty                                                                                      -0.1000    35.8715
  library setup time                                                                    1.0000           -0.1392    35.7323
  data required time                                                                                                35.7323
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7323
  data arrival time                                                                                                -27.0533
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6789

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3144 
  total derate : arrival time                                                                            -0.0621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3765 

  slack (with derating applied) (MET)                                                                     8.6789 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0554 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           6.6722                     3.7908 &  25.7908 r
  wbs_dat_i[24] (net)                                    2   0.2318 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7908 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8051   6.6745   1.0500   0.7346   0.8458 &  26.6366 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2157   1.0500            0.2481 &  26.8848 r
  mprj/buf_i[24] (net)                                   1   0.0053 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2157   1.0500   0.0000   0.0000 &  26.8848 r
  data arrival time                                                                                                 26.8848

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7333   0.9500   0.0000   0.3395 &  35.8083 r
  clock reconvergence pessimism                                                                           0.0000    35.8083
  clock uncertainty                                                                                      -0.1000    35.7083
  library setup time                                                                    1.0000           -0.1382    35.5701
  data required time                                                                                                35.5701
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5701
  data arrival time                                                                                                -26.8848
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6853

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3058 
  total derate : arrival time                                                                            -0.0521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3579 

  slack (with derating applied) (MET)                                                                     8.6853 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0432 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                8.1996                     4.6369 &  26.6369 r
  io_in[3] (net)                                         2   0.2844 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.6369 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   8.2050   1.0500   0.0000   0.1350 &  26.7719 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2888   1.0500            0.2308 &  27.0027 r
  mprj/buf_i[195] (net)                                  2   0.0215 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2888   1.0500   0.0000   0.0003 &  27.0030 r
  data arrival time                                                                                                 27.0030

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7403   0.9500   0.0000   0.4702 &  35.9391 r
  clock reconvergence pessimism                                                                           0.0000    35.9391
  clock uncertainty                                                                                      -0.1000    35.8391
  library setup time                                                                    1.0000           -0.1478    35.6913
  data required time                                                                                                35.6913
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6913
  data arrival time                                                                                                -27.0030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6883

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3127 
  total derate : arrival time                                                                            -0.0174 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3301 

  slack (with derating applied) (MET)                                                                     8.6883 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0184 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           6.4383                     3.6550 &  25.6550 r
  wbs_dat_i[25] (net)                                    2   0.2235 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6550 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1493   6.4406   1.0500   0.8680   0.9841 &  26.6392 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2101   1.0500            0.2565 &  26.8957 r
  mprj/buf_i[25] (net)                                   1   0.0046 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2101   1.0500   0.0000   0.0000 &  26.8957 r
  data arrival time                                                                                                 26.8957

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7401   0.9500   0.0000   0.3812 &  35.8501 r
  clock reconvergence pessimism                                                                           0.0000    35.8501
  clock uncertainty                                                                                      -0.1000    35.7501
  library setup time                                                                    1.0000           -0.1371    35.6130
  data required time                                                                                                35.6130
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6130
  data arrival time                                                                                                -26.8957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3080 
  total derate : arrival time                                                                            -0.0591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3671 

  slack (with derating applied) (MET)                                                                     8.7173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0844 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               7.1935                     4.0790 &  26.0790 r
  io_in[29] (net)                                        2   0.2497 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.0790 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4582   7.1967   1.0500   0.5915   0.7116 &  26.7906 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2739   1.0500            0.2749 &  27.0655 r
  mprj/buf_i[221] (net)                                  2   0.0211 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2739   1.0500   0.0000   0.0003 &  27.0658 r
  data arrival time                                                                                                 27.0658

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   0.9500   0.0000   0.5684 &  36.0373 r
  clock reconvergence pessimism                                                                           0.0000    36.0373
  clock uncertainty                                                                                      -0.1000    35.9373
  library setup time                                                                    1.0000           -0.1465    35.7908
  data required time                                                                                                35.7908
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7908
  data arrival time                                                                                                -27.0658
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3178 
  total derate : arrival time                                                                            -0.0470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3648 

  slack (with derating applied) (MET)                                                                     8.7250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0898 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               7.1207                     4.0314 &  26.0314 r
  wbs_cyc_i (net)                                        2   0.2469 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.0314 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6010   7.1245   1.0500   0.2322   0.3461 &  26.3775 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2322   1.0500            0.2382 &  26.6157 r
  mprj/buf_i[236] (net)                                  2   0.0084 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0151   0.2322   1.0500   0.0057   0.0061 &  26.6218 r
  data arrival time                                                                                                 26.6218

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6742   0.9500   0.0000   0.1245 &  35.5934 r
  clock reconvergence pessimism                                                                           0.0000    35.5934
  clock uncertainty                                                                                      -0.1000    35.4934
  library setup time                                                                    1.0000           -0.1415    35.3519
  data required time                                                                                                35.3519
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3519
  data arrival time                                                                                                -26.6218
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2945 
  total derate : arrival time                                                                            -0.0281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3226 

  slack (with derating applied) (MET)                                                                     8.7301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0527 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               6.2416                     3.5568 &  25.5568 r
  io_in[14] (net)                                        2   0.2171 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.5568 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5239   6.2429   1.0500   0.9707   1.0774 &  26.6342 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2745   1.0500            0.3297 &  26.9638 r
  mprj/buf_i[206] (net)                                  2   0.0257 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2745   1.0500   0.0000   0.0005 &  26.9643 r
  data arrival time                                                                                                 26.9643

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7467   0.9500   0.0000   0.4928 &  35.9617 r
  clock reconvergence pessimism                                                                           0.0000    35.9617
  clock uncertainty                                                                                      -0.1000    35.8617
  library setup time                                                                    1.0000           -0.1465    35.7152
  data required time                                                                                                35.7152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7152
  data arrival time                                                                                                -26.9643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3139 
  total derate : arrival time                                                                            -0.0670 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3809 

  slack (with derating applied) (MET)                                                                     8.7509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1318 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             6.8259                     3.8785 &  25.8785 r
  la_oenb[39] (net)                                      2   0.2372 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8785 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1697   6.8284   1.0500   0.8620   0.9821 &  26.8606 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2411   1.0500            0.2649 &  27.1256 r
  mprj/buf_i[103] (net)                                  2   0.0120 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0126   0.2411   1.0500   0.0051   0.0055 &  27.1310 r
  data arrival time                                                                                                 27.1310

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7605   0.9500   0.0000   0.6718 &  36.1407 r
  clock reconvergence pessimism                                                                           0.0000    36.1407
  clock uncertainty                                                                                      -0.1000    36.0407
  library setup time                                                                    1.0000           -0.1434    35.8972
  data required time                                                                                                35.8972
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8972
  data arrival time                                                                                                -27.1310
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3233 
  total derate : arrival time                                                                            -0.0596 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3829 

  slack (with derating applied) (MET)                                                                     8.7662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1491 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                8.0515                     4.5555 &  26.5555 r
  io_in[4] (net)                                         2   0.2793 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.5555 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   8.0565   1.0500   0.0000   0.1271 &  26.6826 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2873   1.0500            0.2380 &  26.9206 r
  mprj/buf_i[196] (net)                                  2   0.0217 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2873   1.0500   0.0000   0.0003 &  26.9209 r
  data arrival time                                                                                                 26.9209

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7410   0.9500   0.0000   0.4694 &  35.9383 r
  clock reconvergence pessimism                                                                           0.0000    35.9383
  clock uncertainty                                                                                      -0.1000    35.8383
  library setup time                                                                    1.0000           -0.1476    35.6907
  data required time                                                                                                35.6907
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6907
  data arrival time                                                                                                -26.9209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3126 
  total derate : arrival time                                                                            -0.0174 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3300 

  slack (with derating applied) (MET)                                                                     8.7697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0997 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             6.8307                     3.8745 &  25.8745 r
  la_oenb[59] (net)                                      2   0.2371 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8745 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9222   6.8336   1.0500   0.7810   0.9055 &  26.7800 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2843   1.0500            0.3051 &  27.0851 r
  mprj/buf_i[123] (net)                                  2   0.0264 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0802   0.2843   1.0500   0.0321   0.0343 &  27.1194 r
  data arrival time                                                                                                 27.1194

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7635   0.9500   0.0000   0.6722 &  36.1411 r
  clock reconvergence pessimism                                                                           0.0000    36.1411
  clock uncertainty                                                                                      -0.1000    36.0411
  library setup time                                                                    1.0000           -0.1475    35.8936
  data required time                                                                                                35.8936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8936
  data arrival time                                                                                                -27.1194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3233 
  total derate : arrival time                                                                            -0.0593 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3826 

  slack (with derating applied) (MET)                                                                     8.7741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1567 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             7.2270                     4.1069 &  26.1069 r
  la_oenb[54] (net)                                      2   0.2512 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.1069 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3814   7.2295   1.0500   0.5593   0.6718 &  26.7787 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2709   1.0500            0.2702 &  27.0489 r
  mprj/buf_i[118] (net)                                  2   0.0199 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0674   0.2709   1.0500   0.0269   0.0285 &  27.0774 r
  data arrival time                                                                                                 27.0774

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7597   0.9500   0.0000   0.6904 &  36.1592 r
  clock reconvergence pessimism                                                                           0.0000    36.1592
  clock uncertainty                                                                                      -0.1000    36.0592
  library setup time                                                                    1.0000           -0.1462    35.9130
  data required time                                                                                                35.9130
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9130
  data arrival time                                                                                                -27.0774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3242 
  total derate : arrival time                                                                            -0.0462 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3705 

  slack (with derating applied) (MET)                                                                     8.8356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2061 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          6.4146                     3.6421 &  25.6421 r
  la_data_in[44] (net)                                   2   0.2227 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6421 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5579   6.4169   1.0500   1.0337   1.1569 &  26.7989 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2340   1.0500            0.2822 &  27.0811 r
  mprj/buf_i[172] (net)                                  2   0.0116 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0159   0.2340   1.0500   0.0060   0.0065 &  27.0876 r
  data arrival time                                                                                                 27.0876

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7556   0.9500   0.0000   0.6998 &  36.1687 r
  clock reconvergence pessimism                                                                           0.0000    36.1687
  clock uncertainty                                                                                      -0.1000    36.0687
  library setup time                                                                    1.0000           -0.1423    35.9264
  data required time                                                                                                35.9264
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9264
  data arrival time                                                                                                -27.0876
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8388

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3247 
  total derate : arrival time                                                                            -0.0688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3936 

  slack (with derating applied) (MET)                                                                     8.8388 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2324 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           6.3097                     3.5815 &  25.5815 r
  wbs_adr_i[27] (net)                                    2   0.2190 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5815 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1501   6.3120   1.0500   0.8573   0.9711 &  26.5526 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2201   1.0500            0.2743 &  26.8270 r
  mprj/buf_i[59] (net)                                   1   0.0080 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2201   1.0500   0.0000   0.0001 &  26.8270 r
  data arrival time                                                                                                 26.8270

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7511   0.9500   0.0000   0.4561 &  35.9250 r
  clock reconvergence pessimism                                                                           0.0000    35.9250
  clock uncertainty                                                                                      -0.1000    35.8250
  library setup time                                                                    1.0000           -0.1393    35.6857
  data required time                                                                                                35.6857
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6857
  data arrival time                                                                                                -26.8270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8586

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3119 
  total derate : arrival time                                                                            -0.0593 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3712 

  slack (with derating applied) (MET)                                                                     8.8586 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2299 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            6.8746                     3.8949 &  25.8949 r
  wbs_sel_i[0] (net)                                     2   0.2385 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.8949 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4118   6.8778   1.0500   0.1555   0.2576 &  26.1524 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2410   1.0500            0.2619 &  26.4143 r
  mprj/buf_i[230] (net)                                  2   0.0118 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0459   0.2410   1.0500   0.0186   0.0196 &  26.4340 r
  data arrival time                                                                                                 26.4340

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6559   0.9500   0.0000   0.0983 &  35.5672 r
  clock reconvergence pessimism                                                                           0.0000    35.5672
  clock uncertainty                                                                                      -0.1000    35.4672
  library setup time                                                                    1.0000           -0.1428    35.3244
  data required time                                                                                                35.3244
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3244
  data arrival time                                                                                                -26.4340
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2931 
  total derate : arrival time                                                                            -0.0257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3188 

  slack (with derating applied) (MET)                                                                     8.8904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2092 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               6.2029                     3.5274 &  25.5274 r
  io_in[27] (net)                                        2   0.2155 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.5274 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3357   6.2045   1.0500   0.9249   1.0323 &  26.5597 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2641   1.0500            0.3226 &  26.8823 r
  mprj/buf_i[219] (net)                                  2   0.0223 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0029   0.2641   1.0500   0.0011   0.0015 &  26.8838 r
  data arrival time                                                                                                 26.8838

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7201   0.9500   0.0000   0.5625 &  36.0313 r
  clock reconvergence pessimism                                                                           0.0000    36.0313
  clock uncertainty                                                                                      -0.1000    35.9313
  library setup time                                                                    1.0000           -0.1454    35.7860
  data required time                                                                                                35.7860
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7860
  data arrival time                                                                                                -26.8838
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3175 
  total derate : arrival time                                                                            -0.0646 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3821 

  slack (with derating applied) (MET)                                                                     8.9022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2843 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             6.7592                     3.8369 &  25.8369 r
  la_oenb[55] (net)                                      2   0.2347 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8369 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7930   6.7618   1.0500   0.7302   0.8483 &  26.6852 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2695   1.0500            0.2957 &  26.9809 r
  mprj/buf_i[119] (net)                                  2   0.0216 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0373   0.2695   1.0500   0.0148   0.0159 &  26.9969 r
  data arrival time                                                                                                 26.9969

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   0.9500   0.0000   0.6842 &  36.1530 r
  clock reconvergence pessimism                                                                           0.0000    36.1530
  clock uncertainty                                                                                      -0.1000    36.0530
  library setup time                                                                    1.0000           -0.1461    35.9069
  data required time                                                                                                35.9069
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9069
  data arrival time                                                                                                -26.9969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3239 
  total derate : arrival time                                                                            -0.0552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3792 

  slack (with derating applied) (MET)                                                                     8.9101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2892 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          6.3267                     3.5924 &  25.5924 r
  la_data_in[42] (net)                                   2   0.2196 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.5924 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4386   6.3290   1.0500   0.9835   1.1023 &  26.6947 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2332   1.0500            0.2866 &  26.9813 r
  mprj/buf_i[170] (net)                                  2   0.0117 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0210   0.2332   1.0500   0.0082   0.0087 &  26.9900 r
  data arrival time                                                                                                 26.9900

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   0.9500   0.0000   0.6846 &  36.1534 r
  clock reconvergence pessimism                                                                           0.0000    36.1534
  clock uncertainty                                                                                      -0.1000    36.0534
  library setup time                                                                    1.0000           -0.1422    35.9113
  data required time                                                                                                35.9113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9113
  data arrival time                                                                                                -26.9900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3239 
  total derate : arrival time                                                                            -0.0665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3905 

  slack (with derating applied) (MET)                                                                     8.9213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3118 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             6.4594                     3.6739 &  25.6739 r
  la_oenb[45] (net)                                      2   0.2245 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6739 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0972   6.4612   1.0500   0.8477   0.9569 &  26.6309 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2555   1.0500            0.3002 &  26.9311 r
  mprj/buf_i[109] (net)                                  2   0.0182 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1101   0.2555   1.0500   0.0447   0.0472 &  26.9783 r
  data arrival time                                                                                                 26.9783

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7525   0.9500   0.0000   0.7055 &  36.1744 r
  clock reconvergence pessimism                                                                           0.0000    36.1744
  clock uncertainty                                                                                      -0.1000    36.0744
  library setup time                                                                    1.0000           -0.1447    35.9296
  data required time                                                                                                35.9296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9296
  data arrival time                                                                                                -26.9783
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9514

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3250 
  total derate : arrival time                                                                            -0.0621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3871 

  slack (with derating applied) (MET)                                                                     8.9514 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3385 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           6.3765                     3.6227 &  25.6227 r
  wbs_adr_i[24] (net)                                    2   0.2215 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6227 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3455   6.3786   1.0500   0.5466   0.6442 &  26.2669 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2065   1.0500            0.2565 &  26.5233 r
  mprj/buf_i[56] (net)                                   1   0.0038 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2065   1.0500   0.0000   0.0000 &  26.5234 r
  data arrival time                                                                                                 26.5234

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7031   0.9500   0.0000   0.2456 &  35.7144 r
  clock reconvergence pessimism                                                                           0.0000    35.7144
  clock uncertainty                                                                                      -0.1000    35.6144
  library setup time                                                                    1.0000           -0.1361    35.4784
  data required time                                                                                                35.4784
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4784
  data arrival time                                                                                                -26.5234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3008 
  total derate : arrival time                                                                            -0.0429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3437 

  slack (with derating applied) (MET)                                                                     8.9550 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2987 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           6.4787                     3.6731 &  25.6731 r
  wbs_adr_i[11] (net)                                    2   0.2247 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6731 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0271   6.4815   1.0500   0.4127   0.5158 &  26.1888 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2048   1.0500            0.2486 &  26.4375 r
  mprj/buf_i[43] (net)                                   1   0.0029 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2048   1.0500   0.0000   0.0000 &  26.4375 r
  data arrival time                                                                                                 26.4375

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6978   0.9500   0.0000   0.2106 &  35.6795 r
  clock reconvergence pessimism                                                                           0.0000    35.6795
  clock uncertainty                                                                                      -0.1000    35.5795
  library setup time                                                                    1.0000           -0.1357    35.4438
  data required time                                                                                                35.4438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4438
  data arrival time                                                                                                -26.4375
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0063

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2990 
  total derate : arrival time                                                                            -0.0364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3354 

  slack (with derating applied) (MET)                                                                     9.0063 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3417 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           6.2375                     3.5392 &  25.5392 r
  wbs_dat_i[27] (net)                                    2   0.2164 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5392 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8168   6.2398   1.0500   0.7372   0.8454 &  26.3845 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2363   1.0500            0.2950 &  26.6796 r
  mprj/buf_i[27] (net)                                   2   0.0129 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2363   1.0500   0.0000   0.0001 &  26.6797 r
  data arrival time                                                                                                 26.6797

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7522   0.9500   0.0000   0.4640 &  35.9329 r
  clock reconvergence pessimism                                                                           0.0000    35.9329
  clock uncertainty                                                                                      -0.1000    35.8329
  library setup time                                                                    1.0000           -0.1428    35.6901
  data required time                                                                                                35.6901
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6901
  data arrival time                                                                                                -26.6797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3123 
  total derate : arrival time                                                                            -0.0543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3666 

  slack (with derating applied) (MET)                                                                     9.0104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3770 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                7.3178                     4.1519 &  26.1519 r
  io_in[6] (net)                                         2   0.2541 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.1519 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3101   7.3209   1.0500   0.1171   0.2199 &  26.3719 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2807   1.0500            0.2741 &  26.6459 r
  mprj/buf_i[198] (net)                                  2   0.0229 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2807   1.0500   0.0000   0.0004 &  26.6463 r
  data arrival time                                                                                                 26.6463

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7416   0.9500   0.0000   0.4686 &  35.9375 r
  clock reconvergence pessimism                                                                           0.0000    35.9375
  clock uncertainty                                                                                      -0.1000    35.8375
  library setup time                                                                    1.0000           -0.1470    35.6905
  data required time                                                                                                35.6905
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6905
  data arrival time                                                                                                -26.6463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3126 
  total derate : arrival time                                                                            -0.0235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3361 

  slack (with derating applied) (MET)                                                                     9.0441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3803 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          6.7227                     3.8165 &  25.8165 r
  la_data_in[56] (net)                                   2   0.2334 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.8165 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4448   6.7252   1.0500   0.5711   0.6808 &  26.4973 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2702   1.0500            0.2984 &  26.7957 r
  mprj/buf_i[184] (net)                                  2   0.0220 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0747   0.2702   1.0500   0.0296   0.0314 &  26.8271 r
  data arrival time                                                                                                 26.8271

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7619   0.9500   0.0000   0.6824 &  36.1513 r
  clock reconvergence pessimism                                                                           0.0000    36.1513
  clock uncertainty                                                                                      -0.1000    36.0513
  library setup time                                                                    1.0000           -0.1462    35.9051
  data required time                                                                                                35.9051
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9051
  data arrival time                                                                                                -26.8271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0780

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3238 
  total derate : arrival time                                                                            -0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3719 

  slack (with derating applied) (MET)                                                                     9.0780 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4499 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             6.4132                     3.6397 &  25.6397 r
  la_oenb[49] (net)                                      2   0.2226 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6397 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8317   6.4156   1.0500   0.7438   0.8548 &  26.4946 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2483   1.0500            0.2964 &  26.7910 r
  mprj/buf_i[113] (net)                                  2   0.0159 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0763   0.2483   1.0500   0.0302   0.0318 &  26.8228 r
  data arrival time                                                                                                 26.8228

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7538   0.9500   0.0000   0.7032 &  36.1721 r
  clock reconvergence pessimism                                                                           0.0000    36.1721
  clock uncertainty                                                                                      -0.1000    36.0721
  library setup time                                                                    1.0000           -0.1441    35.9280
  data required time                                                                                                35.9280
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9280
  data arrival time                                                                                                -26.8228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3249 
  total derate : arrival time                                                                            -0.0563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3813 

  slack (with derating applied) (MET)                                                                     9.1052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4865 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           6.2447                     3.5456 &  25.5456 r
  wbs_adr_i[26] (net)                                    2   0.2168 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5456 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4983   6.2470   1.0500   0.6110   0.7113 &  26.2569 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2075   1.0500            0.2654 &  26.5223 r
  mprj/buf_i[58] (net)                                   1   0.0046 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2075   1.0500   0.0000   0.0000 &  26.5223 r
  data arrival time                                                                                                 26.5223

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7435   0.9500   0.0000   0.4047 &  35.8735 r
  clock reconvergence pessimism                                                                           0.0000    35.8735
  clock uncertainty                                                                                      -0.1000    35.7735
  library setup time                                                                    1.0000           -0.1365    35.6370
  data required time                                                                                                35.6370
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6370
  data arrival time                                                                                                -26.5223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3092 
  total derate : arrival time                                                                            -0.0465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3557 

  slack (with derating applied) (MET)                                                                     9.1147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4704 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            6.5370                     3.7047 &  25.7047 r
  wbs_dat_i[5] (net)                                     2   0.2267 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.7047 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.5860   6.5399   1.0500   0.2276   0.3243 &  26.0290 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2154   1.0500            0.2559 &  26.2849 r
  mprj/buf_i[5] (net)                                    1   0.0058 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0230   0.2154   1.0500   0.0090   0.0096 &  26.2945 r
  data arrival time                                                                                                 26.2945

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6962   0.9500   0.0000   0.2118 &  35.6807 r
  clock reconvergence pessimism                                                                           0.0000    35.6807
  clock uncertainty                                                                                      -0.1000    35.5807
  library setup time                                                                    1.0000           -0.1379    35.4427
  data required time                                                                                                35.4427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4427
  data arrival time                                                                                                -26.2945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2991 
  total derate : arrival time                                                                            -0.0281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3271 

  slack (with derating applied) (MET)                                                                     9.1483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4754 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             6.2283                     3.5365 &  25.5365 r
  la_oenb[43] (net)                                      2   0.2162 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.5365 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0334   6.2304   1.0500   0.8112   0.9206 &  26.4571 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2463   1.0500            0.3052 &  26.7623 r
  mprj/buf_i[107] (net)                                  2   0.0161 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0129   0.2463   1.0500   0.0049   0.0053 &  26.7676 r
  data arrival time                                                                                                 26.7676

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7556   0.9500   0.0000   0.6999 &  36.1688 r
  clock reconvergence pessimism                                                                           0.0000    36.1688
  clock uncertainty                                                                                      -0.1000    36.0688
  library setup time                                                                    1.0000           -0.1439    35.9249
  data required time                                                                                                35.9249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9249
  data arrival time                                                                                                -26.7676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3247 
  total derate : arrival time                                                                            -0.0586 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3834 

  slack (with derating applied) (MET)                                                                     9.1573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5406 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              6.3611                     3.6162 &  25.6162 r
  la_oenb[5] (net)                                       2   0.2210 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.6162 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4496   6.3631   1.0500   0.5903   0.6882 &  26.3044 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2135   1.0500            0.2646 &  26.5690 r
  mprj/buf_i[69] (net)                                   1   0.0059 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2135   1.0500   0.0000   0.0001 &  26.5690 r
  data arrival time                                                                                                 26.5690

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7540   0.9500   0.0000   0.5037 &  35.9726 r
  clock reconvergence pessimism                                                                           0.0000    35.9726
  clock uncertainty                                                                                      -0.1000    35.8726
  library setup time                                                                    1.0000           -0.1379    35.7347
  data required time                                                                                                35.7347
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7347
  data arrival time                                                                                                -26.5690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3144 
  total derate : arrival time                                                                            -0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3598 

  slack (with derating applied) (MET)                                                                     9.1657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5255 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           6.1027                     3.4651 &  25.4651 r
  wbs_adr_i[25] (net)                                    2   0.2118 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4651 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3609   6.1048   1.0500   0.5538   0.6489 &  26.1140 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2075   1.0500            0.2739 &  26.3879 r
  mprj/buf_i[57] (net)                                   1   0.0051 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2075   1.0500   0.0000   0.0001 &  26.3879 r
  data arrival time                                                                                                 26.3879

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7398   0.9500   0.0000   0.3796 &  35.8484 r
  clock reconvergence pessimism                                                                           0.0000    35.8484
  clock uncertainty                                                                                      -0.1000    35.7484
  library setup time                                                                    1.0000           -0.1365    35.6119
  data required time                                                                                                35.6119
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6119
  data arrival time                                                                                                -26.3879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3079 
  total derate : arrival time                                                                            -0.0439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3518 

  slack (with derating applied) (MET)                                                                     9.2240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5759 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            6.5452                     3.7105 &  25.7105 r
  wbs_sel_i[1] (net)                                     2   0.2270 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.7105 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.5480   1.0500   0.0000   0.0859 &  25.7964 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2382   1.0500            0.2787 &  26.0751 r
  mprj/buf_i[231] (net)                                  2   0.0123 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0346   0.2382   1.0500   0.0138   0.0147 &  26.0897 r
  data arrival time                                                                                                 26.0897

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6624   0.9500   0.0000   0.0952 &  35.5641 r
  clock reconvergence pessimism                                                                           0.0000    35.5641
  clock uncertainty                                                                                      -0.1000    35.4641
  library setup time                                                                    1.0000           -0.1426    35.3215
  data required time                                                                                                35.3215
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3215
  data arrival time                                                                                                -26.0897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2929 
  total derate : arrival time                                                                            -0.0181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3110 

  slack (with derating applied) (MET)                                                                     9.2317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5427 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                6.7029                     3.8052 &  25.8052 r
  io_in[8] (net)                                         2   0.2328 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.8052 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6095   6.7054   1.0500   0.2369   0.3276 &  26.1328 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2821   1.0500            0.3103 &  26.4431 r
  mprj/buf_i[200] (net)                                  2   0.0262 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2821   1.0500   0.0000   0.0005 &  26.4436 r
  data arrival time                                                                                                 26.4436

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7446   0.9500   0.0000   0.4637 &  35.9326 r
  clock reconvergence pessimism                                                                           0.0000    35.9326
  clock uncertainty                                                                                      -0.1000    35.8326
  library setup time                                                                    1.0000           -0.1472    35.6854
  data required time                                                                                                35.6854
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6854
  data arrival time                                                                                                -26.4436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3123 
  total derate : arrival time                                                                            -0.0304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3427 

  slack (with derating applied) (MET)                                                                     9.2418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5845 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           6.2665                     3.5611 &  25.5611 r
  la_data_in[6] (net)                                    2   0.2176 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5611 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3041   6.2684   1.0500   0.5295   0.6231 &  26.1841 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2045   1.0500            0.2611 &  26.4452 r
  mprj/buf_i[134] (net)                                  1   0.0037 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2045   1.0500   0.0000   0.0000 &  26.4453 r
  data arrival time                                                                                                 26.4453

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7536   0.9500   0.0000   0.5047 &  35.9736 r
  clock reconvergence pessimism                                                                           0.0000    35.9736
  clock uncertainty                                                                                      -0.1000    35.8736
  library setup time                                                                    1.0000           -0.1359    35.7377
  data required time                                                                                                35.7377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7377
  data arrival time                                                                                                -26.4453
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3145 
  total derate : arrival time                                                                            -0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3566 

  slack (with derating applied) (MET)                                                                     9.2924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6490 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             5.9624                     3.3870 &  25.3870 r
  la_oenb[38] (net)                                      2   0.2070 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3870 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9490   5.9643   1.0500   0.7715   0.8729 &  26.2599 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2134   1.0500            0.2883 &  26.5482 r
  mprj/buf_i[102] (net)                                  1   0.0074 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0825   0.2134   1.0500   0.0333   0.0351 &  26.5833 r
  data arrival time                                                                                                 26.5833

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   0.9500   0.0000   0.6680 &  36.1369 r
  clock reconvergence pessimism                                                                           0.0000    36.1369
  clock uncertainty                                                                                      -0.1000    36.0369
  library setup time                                                                    1.0000           -0.1379    35.8990
  data required time                                                                                                35.8990
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8990
  data arrival time                                                                                                -26.5833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3157

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3231 
  total derate : arrival time                                                                            -0.0570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3800 

  slack (with derating applied) (MET)                                                                     9.3157 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6957 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           6.0814                     3.4532 &  25.4532 r
  wbs_adr_i[29] (net)                                    2   0.2111 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4532 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3457   6.0835   1.0500   0.5475   0.6412 &  26.0944 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2001   1.0500            0.2677 &  26.3621 r
  mprj/buf_i[61] (net)                                   1   0.0031 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2001   1.0500   0.0000   0.0000 &  26.3621 r
  data arrival time                                                                                                 26.3621

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7509   0.9500   0.0000   0.4549 &  35.9238 r
  clock reconvergence pessimism                                                                           0.0000    35.9238
  clock uncertainty                                                                                      -0.1000    35.8238
  library setup time                                                                    1.0000           -0.1349    35.6888
  data required time                                                                                                35.6888
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6888
  data arrival time                                                                                                -26.3621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3267

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3119 
  total derate : arrival time                                                                            -0.0433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3551 

  slack (with derating applied) (MET)                                                                     9.3267 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6818 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           6.1761                     3.5028 &  25.5028 r
  wbs_dat_i[19] (net)                                    2   0.2142 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5028 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6957   6.1784   1.0500   0.2746   0.3630 &  25.8657 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2069   1.0500            0.2689 &  26.1347 r
  mprj/buf_i[19] (net)                                   1   0.0047 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2069   1.0500   0.0000   0.0000 &  26.1347 r
  data arrival time                                                                                                 26.1347

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7126   0.9500   0.0000   0.2578 &  35.7266 r
  clock reconvergence pessimism                                                                           0.0000    35.7266
  clock uncertainty                                                                                      -0.1000    35.6266
  library setup time                                                                    1.0000           -0.1362    35.4904
  data required time                                                                                                35.4904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4904
  data arrival time                                                                                                -26.1347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3015 
  total derate : arrival time                                                                            -0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3316 

  slack (with derating applied) (MET)                                                                     9.3557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6873 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               7.1237                     4.0367 &  26.0367 r
  io_in[31] (net)                                        2   0.2472 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.0367 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   7.1272   1.0500   0.0000   0.0979 &  26.1345 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2721   1.0500            0.2771 &  26.4117 r
  mprj/buf_i[223] (net)                                  2   0.0208 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0413   0.2721   1.0500   0.0168   0.0180 &  26.4297 r
  data arrival time                                                                                                 26.4297

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   0.9500   0.0000   0.5742 &  36.0430 r
  clock reconvergence pessimism                                                                           0.0000    36.0430
  clock uncertainty                                                                                      -0.1000    35.9430
  library setup time                                                                    1.0000           -0.1463    35.7967
  data required time                                                                                                35.7967
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7967
  data arrival time                                                                                                -26.4297
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3181 
  total derate : arrival time                                                                            -0.0187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3368 

  slack (with derating applied) (MET)                                                                     9.3671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7039 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           6.0952                     3.4608 &  25.4608 r
  wbs_adr_i[28] (net)                                    2   0.2115 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4608 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1347   6.0973   1.0500   0.4589   0.5489 &  26.0098 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2121   1.0500            0.2790 &  26.2888 r
  mprj/buf_i[60] (net)                                   1   0.0065 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2121   1.0500   0.0000   0.0001 &  26.2888 r
  data arrival time                                                                                                 26.2888

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7544   0.9500   0.0000   0.4826 &  35.9514 r
  clock reconvergence pessimism                                                                           0.0000    35.9514
  clock uncertainty                                                                                      -0.1000    35.8514
  library setup time                                                                    1.0000           -0.1376    35.7139
  data required time                                                                                                35.7139
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7139
  data arrival time                                                                                                -26.2888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3133 
  total derate : arrival time                                                                            -0.0394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3527 

  slack (with derating applied) (MET)                                                                     9.4250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7778 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           5.9636                     3.3934 &  25.3934 r
  la_data_in[1] (net)                                    2   0.2072 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3934 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4452   5.9650   1.0500   0.5536   0.6402 &  26.0336 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2021   1.0500            0.2768 &  26.3104 r
  mprj/buf_i[129] (net)                                  1   0.0041 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2021   1.0500   0.0000   0.0000 &  26.3105 r
  data arrival time                                                                                                 26.3105

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7543   0.9500   0.0000   0.5029 &  35.9718 r
  clock reconvergence pessimism                                                                           0.0000    35.9718
  clock uncertainty                                                                                      -0.1000    35.8718
  library setup time                                                                    1.0000           -0.1354    35.7364
  data required time                                                                                                35.7364
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7364
  data arrival time                                                                                                -26.3105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3144 
  total derate : arrival time                                                                            -0.0437 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3581 

  slack (with derating applied) (MET)                                                                     9.4259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7840 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           6.0644                     3.4382 &  25.4382 r
  wbs_dat_i[18] (net)                                    2   0.2103 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4382 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6356   6.0667   1.0500   0.2497   0.3358 &  25.7740 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2063   1.0500            0.2749 &  26.0489 r
  mprj/buf_i[18] (net)                                   1   0.0049 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2063   1.0500   0.0000   0.0000 &  26.0490 r
  data arrival time                                                                                                 26.0490

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7120   0.9500   0.0000   0.2559 &  35.7248 r
  clock reconvergence pessimism                                                                           0.0000    35.7248
  clock uncertainty                                                                                      -0.1000    35.6248
  library setup time                                                                    1.0000           -0.1361    35.4887
  data required time                                                                                                35.4887
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4887
  data arrival time                                                                                                -26.0490
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4398

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3014 
  total derate : arrival time                                                                            -0.0291 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3305 

  slack (with derating applied) (MET)                                                                     9.4398 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7702 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               5.6999                     3.2446 &  25.2446 r
  io_in[16] (net)                                        2   0.1980 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.2446 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4968   5.7009   1.0500   0.5940   0.6738 &  25.9184 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2570   1.0500            0.3448 &  26.2633 r
  mprj/buf_i[208] (net)                                  2   0.0222 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2570   1.0500   0.0000   0.0004 &  26.2636 r
  data arrival time                                                                                                 26.2636

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7441   0.9500   0.0000   0.5067 &  35.9756 r
  clock reconvergence pessimism                                                                           0.0000    35.9756
  clock uncertainty                                                                                      -0.1000    35.8756
  library setup time                                                                    1.0000           -0.1448    35.7307
  data required time                                                                                                35.7307
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7307
  data arrival time                                                                                                -26.2636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3146 
  total derate : arrival time                                                                            -0.0485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3631 

  slack (with derating applied) (MET)                                                                     9.4671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8302 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                6.7626                     3.8346 &  25.8346 r
  io_in[7] (net)                                         2   0.2347 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  25.8346 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.7656   1.0500   0.0000   0.0868 &  25.9215 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2734   1.0500            0.2990 &  26.2205 r
  mprj/buf_i[199] (net)                                  2   0.0229 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2734   1.0500   0.0000   0.0004 &  26.2209 r
  data arrival time                                                                                                 26.2209

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7425   0.9500   0.0000   0.4673 &  35.9362 r
  clock reconvergence pessimism                                                                           0.0000    35.9362
  clock uncertainty                                                                                      -0.1000    35.8362
  library setup time                                                                    1.0000           -0.1464    35.6898
  data required time                                                                                                35.6898
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6898
  data arrival time                                                                                                -26.2209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3125 
  total derate : arrival time                                                                            -0.0184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3309 

  slack (with derating applied) (MET)                                                                     9.4689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7998 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          4.9797                     2.8297 &  24.8297 r
  la_data_in[19] (net)                                   2   0.1726 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8297 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7238   4.9808   1.0500   1.1126   1.2121 &  26.0418 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1928   1.0500            0.3228 &  26.3646 r
  mprj/buf_i[147] (net)                                  1   0.0051 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1928   1.0500   0.0000   0.0001 &  26.3647 r
  data arrival time                                                                                                 26.3647

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7654   0.9500   0.0000   0.6078 &  36.0767 r
  clock reconvergence pessimism                                                                           0.0000    36.0767
  clock uncertainty                                                                                      -0.1000    35.9767
  library setup time                                                                    1.0000           -0.1334    35.8433
  data required time                                                                                                35.8433
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8433
  data arrival time                                                                                                -26.3647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4786

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3199 
  total derate : arrival time                                                                            -0.0731 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3930 

  slack (with derating applied) (MET)                                                                     9.4786 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8716 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          6.6116                     3.7547 &  25.7547 r
  la_data_in[61] (net)                                   2   0.2296 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7547 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5111   6.6140   1.0500   0.1960   0.2846 &  26.0394 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3251   1.0500            0.3544 &  26.3938 r
  mprj/buf_i[189] (net)                                  2   0.0414 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0220   0.3251   1.0500   0.0087   0.0101 &  26.4039 r
  data arrival time                                                                                                 26.4039

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7637   0.9500   0.0000   0.6668 &  36.1357 r
  clock reconvergence pessimism                                                                           0.0000    36.1357
  clock uncertainty                                                                                      -0.1000    36.0357
  library setup time                                                                    1.0000           -0.1513    35.8844
  data required time                                                                                                35.8844
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8844
  data arrival time                                                                                                -26.4039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4805

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3230 
  total derate : arrival time                                                                            -0.0309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3539 

  slack (with derating applied) (MET)                                                                     9.4805 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8344 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           5.8559                     3.3223 &  25.3223 r
  wbs_dat_i[22] (net)                                    2   0.2031 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3223 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7701   5.8579   1.0500   0.3067   0.3889 &  25.7112 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2050   1.0500            0.2861 &  25.9973 r
  mprj/buf_i[22] (net)                                   1   0.0054 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2050   1.0500   0.0000   0.0000 &  25.9973 r
  data arrival time                                                                                                 25.9973

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7032   0.9500   0.0000   0.2455 &  35.7144 r
  clock reconvergence pessimism                                                                           0.0000    35.7144
  clock uncertainty                                                                                      -0.1000    35.6144
  library setup time                                                                    1.0000           -0.1357    35.4786
  data required time                                                                                                35.4786
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4786
  data arrival time                                                                                                -25.9973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4813

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3008 
  total derate : arrival time                                                                            -0.0321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3330 

  slack (with derating applied) (MET)                                                                     9.4813 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8143 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               5.5863                     3.1742 &  25.1742 r
  io_in[11] (net)                                        2   0.1938 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.1742 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4264   5.5876   1.0500   0.5819   0.6625 &  25.8367 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2668   1.0500            0.3597 &  26.1964 r
  mprj/buf_i[203] (net)                                  2   0.0261 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2668   1.0500   0.0000   0.0005 &  26.1970 r
  data arrival time                                                                                                 26.1970

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7470   0.9500   0.0000   0.4586 &  35.9275 r
  clock reconvergence pessimism                                                                           0.0000    35.9275
  clock uncertainty                                                                                      -0.1000    35.8275
  library setup time                                                                    1.0000           -0.1458    35.6817
  data required time                                                                                                35.6817
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6817
  data arrival time                                                                                                -26.1970
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3120 
  total derate : arrival time                                                                            -0.0487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3608 

  slack (with derating applied) (MET)                                                                     9.4848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8455 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             5.8296                     3.3198 &  25.3198 r
  la_oenb[34] (net)                                      2   0.2026 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3198 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6957   5.8309   1.0500   0.6881   0.7771 &  26.0969 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2068   1.0500            0.2896 &  26.3865 r
  mprj/buf_i[98] (net)                                   1   0.0060 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0014   0.2068   1.0500   0.0005   0.0006 &  26.3871 r
  data arrival time                                                                                                 26.3871

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7636   0.9500   0.0000   0.6579 &  36.1268 r
  clock reconvergence pessimism                                                                           0.0000    36.1268
  clock uncertainty                                                                                      -0.1000    36.0268
  library setup time                                                                    1.0000           -0.1365    35.8903
  data required time                                                                                                35.8903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8903
  data arrival time                                                                                                -26.3871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3225 
  total derate : arrival time                                                                            -0.0508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3734 

  slack (with derating applied) (MET)                                                                     9.5032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8765 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           6.0014                     3.4027 &  25.4027 r
  wbs_dat_i[21] (net)                                    2   0.2081 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.4027 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7129   6.0037   1.0500   0.2823   0.3683 &  25.7711 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1998   1.0500            0.2721 &  26.0432 r
  mprj/buf_i[21] (net)                                   1   0.0033 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1998   1.0500   0.0000   0.0000 &  26.0432 r
  data arrival time                                                                                                 26.0432

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7289   0.9500   0.0000   0.3207 &  35.7896 r
  clock reconvergence pessimism                                                                           0.0000    35.7896
  clock uncertainty                                                                                      -0.1000    35.6896
  library setup time                                                                    1.0000           -0.1347    35.5548
  data required time                                                                                                35.5548
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5548
  data arrival time                                                                                                -26.0432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3048 
  total derate : arrival time                                                                            -0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3353 

  slack (with derating applied) (MET)                                                                     9.5116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8469 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           5.8568                     3.3239 &  25.3239 r
  la_data_in[2] (net)                                    2   0.2032 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3239 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2153   5.8589   1.0500   0.4934   0.5820 &  25.9059 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2187   1.0500            0.2999 &  26.2058 r
  mprj/buf_i[130] (net)                                  1   0.0093 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0062   0.2187   1.0500   0.0024   0.0026 &  26.2084 r
  data arrival time                                                                                                 26.2084

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7544   0.9500   0.0000   0.5026 &  35.9714 r
  clock reconvergence pessimism                                                                           0.0000    35.9714
  clock uncertainty                                                                                      -0.1000    35.8714
  library setup time                                                                    1.0000           -0.1390    35.7324
  data required time                                                                                                35.7324
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7324
  data arrival time                                                                                                -26.2084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3144 
  total derate : arrival time                                                                            -0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3565 

  slack (with derating applied) (MET)                                                                     9.5241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8805 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           5.7995                     3.2940 &  25.2940 r
  la_data_in[5] (net)                                    2   0.2013 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.2940 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3118   5.8013   1.0500   0.5340   0.6213 &  25.9153 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1978   1.0500            0.2822 &  26.1975 r
  mprj/buf_i[133] (net)                                  1   0.0035 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1978   1.0500   0.0000   0.0000 &  26.1975 r
  data arrival time                                                                                                 26.1975

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7547   0.9500   0.0000   0.5016 &  35.9705 r
  clock reconvergence pessimism                                                                           0.0000    35.9705
  clock uncertainty                                                                                      -0.1000    35.8705
  library setup time                                                                    1.0000           -0.1344    35.7360
  data required time                                                                                                35.7360
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7360
  data arrival time                                                                                                -26.1975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5385

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3143 
  total derate : arrival time                                                                            -0.0430 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3573 

  slack (with derating applied) (MET)                                                                     9.5385 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8959 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              5.9992                     3.4056 &  25.4056 r
  la_oenb[2] (net)                                       2   0.2082 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.4056 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9951   6.0013   1.0500   0.4007   0.4863 &  25.8919 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2078   1.0500            0.2804 &  26.1723 r
  mprj/buf_i[66] (net)                                   1   0.0056 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0169   0.2078   1.0500   0.0065   0.0069 &  26.1792 r
  data arrival time                                                                                                 26.1792

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7545   0.9500   0.0000   0.5024 &  35.9713 r
  clock reconvergence pessimism                                                                           0.0000    35.9713
  clock uncertainty                                                                                      -0.1000    35.8713
  library setup time                                                                    1.0000           -0.1366    35.7346
  data required time                                                                                                35.7346
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7346
  data arrival time                                                                                                -26.1792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5554

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3144 
  total derate : arrival time                                                                            -0.0368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3512 

  slack (with derating applied) (MET)                                                                     9.5554 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9066 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          6.2975                     3.5726 &  25.5726 r
  la_data_in[63] (net)                                   2   0.2185 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.5726 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4062   6.2999   1.0500   0.1534   0.2391 &  25.8117 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3575   1.0500            0.3974 &  26.2091 r
  mprj/buf_i[191] (net)                                  2   0.0527 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0434   0.3576   1.0500   0.0172   0.0215 &  26.2306 r
  data arrival time                                                                                                 26.2306

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7628   0.9500   0.0000   0.5737 &  36.0425 r
  clock reconvergence pessimism                                                                           0.0000    36.0425
  clock uncertainty                                                                                      -0.1000    35.9425
  library setup time                                                                    1.0000           -0.1543    35.7882
  data required time                                                                                                35.7882
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7882
  data arrival time                                                                                                -26.2306
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3181 
  total derate : arrival time                                                                            -0.0313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3494 

  slack (with derating applied) (MET)                                                                     9.5576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9070 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           5.9338                     3.3679 &  25.3679 r
  wbs_dat_i[26] (net)                                    2   0.2059 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3679 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8350   5.9358   1.0500   0.3337   0.4164 &  25.7844 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2034   1.0500            0.2799 &  26.0642 r
  mprj/buf_i[26] (net)                                   1   0.0046 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2034   1.0500   0.0000   0.0001 &  26.0643 r
  data arrival time                                                                                                 26.0643

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7462   0.9500   0.0000   0.4218 &  35.8907 r
  clock reconvergence pessimism                                                                           0.0000    35.8907
  clock uncertainty                                                                                      -0.1000    35.7907
  library setup time                                                                    1.0000           -0.1356    35.6551
  data required time                                                                                                35.6551
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6551
  data arrival time                                                                                                -26.0643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5908

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3101 
  total derate : arrival time                                                                            -0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3433 

  slack (with derating applied) (MET)                                                                     9.5908 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9341 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          5.9458                     3.3761 &  25.3761 r
  la_data_in[38] (net)                                   2   0.2063 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3761 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2719   5.9478   1.0500   0.5169   0.6074 &  25.9835 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2257   1.0500            0.3016 &  26.2851 r
  mprj/buf_i[166] (net)                                  2   0.0110 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0151   0.2257   1.0500   0.0057   0.0061 &  26.2913 r
  data arrival time                                                                                                 26.2913

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   0.9500   0.0000   0.6678 &  36.1366 r
  clock reconvergence pessimism                                                                           0.0000    36.1366
  clock uncertainty                                                                                      -0.1000    36.0366
  library setup time                                                                    1.0000           -0.1406    35.8961
  data required time                                                                                                35.8961
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8961
  data arrival time                                                                                                -26.2913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6048

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3231 
  total derate : arrival time                                                                            -0.0436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3666 

  slack (with derating applied) (MET)                                                                     9.6048 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9714 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          5.9860                     3.3989 &  25.3989 r
  la_data_in[41] (net)                                   2   0.2077 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3989 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1916   5.9881   1.0500   0.4831   0.5721 &  25.9711 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2274   1.0500            0.3010 &  26.2721 r
  mprj/buf_i[169] (net)                                  2   0.0114 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0363   0.2274   1.0500   0.0141   0.0149 &  26.2870 r
  data arrival time                                                                                                 26.2870

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7602   0.9500   0.0000   0.6728 &  36.1417 r
  clock reconvergence pessimism                                                                           0.0000    36.1417
  clock uncertainty                                                                                      -0.1000    36.0417
  library setup time                                                                    1.0000           -0.1409    35.9007
  data required time                                                                                                35.9007
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9007
  data arrival time                                                                                                -26.2870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3233 
  total derate : arrival time                                                                            -0.0423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3656 

  slack (with derating applied) (MET)                                                                     9.6138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9794 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[29] (in)                                                          5.5566                     3.1622 &  25.1622 r
  la_data_in[29] (net)                                   2   0.1930 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1622 r
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8966   5.5578   1.0500   0.7064   0.7926 &  25.9547 r
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2274   1.0500            0.3265 &  26.2812 r
  mprj/buf_i[157] (net)                                  2   0.0131 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0414   0.2274   1.0500   0.0167   0.0177 &  26.2990 r
  data arrival time                                                                                                 26.2990

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7605   0.9500   0.0000   0.6879 &  36.1567 r
  clock reconvergence pessimism                                                                           0.0000    36.1567
  clock uncertainty                                                                                      -0.1000    36.0567
  library setup time                                                                    1.0000           -0.1409    35.9158
  data required time                                                                                                35.9158
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9158
  data arrival time                                                                                                -26.2990
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6168

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3241 
  total derate : arrival time                                                                            -0.0541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3782 

  slack (with derating applied) (MET)                                                                     9.6168 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9951 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          5.2476                     2.9877 &  24.9877 r
  la_data_in[11] (net)                                   2   0.1822 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9877 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9596   5.2484   1.0500   0.7775   0.8611 &  25.8488 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1926   1.0500            0.3095 &  26.1583 r
  mprj/buf_i[139] (net)                                  1   0.0041 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1926   1.0500   0.0000   0.0000 &  26.1584 r
  data arrival time                                                                                                 26.1584

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7614   0.9500   0.0000   0.5575 &  36.0263 r
  clock reconvergence pessimism                                                                           0.0000    36.0263
  clock uncertainty                                                                                      -0.1000    35.9263
  library setup time                                                                    1.0000           -0.1334    35.7930
  data required time                                                                                                35.7930
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7930
  data arrival time                                                                                                -26.1584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3172 
  total derate : arrival time                                                                            -0.0557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3730 

  slack (with derating applied) (MET)                                                                     9.6346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0076 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          6.0428                     3.4293 &  25.4293 r
  la_data_in[35] (net)                                   2   0.2096 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.4293 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0753   6.0450   1.0500   0.4342   0.5236 &  25.9530 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2126   1.0500            0.2826 &  26.2356 r
  mprj/buf_i[163] (net)                                  1   0.0068 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2126   1.0500   0.0000   0.0001 &  26.2357 r
  data arrival time                                                                                                 26.2357

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7637   0.9500   0.0000   0.6623 &  36.1312 r
  clock reconvergence pessimism                                                                           0.0000    36.1312
  clock uncertainty                                                                                      -0.1000    36.0312
  library setup time                                                                    1.0000           -0.1377    35.8935
  data required time                                                                                                35.8935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8935
  data arrival time                                                                                                -26.2357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3228 
  total derate : arrival time                                                                            -0.0384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3612 

  slack (with derating applied) (MET)                                                                     9.6578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0190 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[30] (in)                                                             5.6791                     3.2255 &  25.2255 r
  la_oenb[30] (net)                                      2   0.1970 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2255 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4361   5.6806   1.0500   0.5860   0.6719 &  25.8974 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2222   1.0500            0.3140 &  26.2114 r
  mprj/buf_i[94] (net)                                   2   0.0111 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0257   0.2222   1.0500   0.0101   0.0108 &  26.2221 r
  data arrival time                                                                                                 26.2221

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7627   0.9500   0.0000   0.6777 &  36.1465 r
  clock reconvergence pessimism                                                                           0.0000    36.1465
  clock uncertainty                                                                                      -0.1000    36.0466
  library setup time                                                                    1.0000           -0.1398    35.9067
  data required time                                                                                                35.9067
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9067
  data arrival time                                                                                                -26.2221
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3236 
  total derate : arrival time                                                                            -0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3710 

  slack (with derating applied) (MET)                                                                     9.6846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0556 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              5.2990                     3.0140 &  25.0140 r
  la_oenb[8] (net)                                       2   0.1839 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.0140 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5767   5.3001   1.0500   0.6393   0.7201 &  25.7341 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1924   1.0500            0.3068 &  26.0409 r
  mprj/buf_i[72] (net)                                   1   0.0038 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1924   1.0500   0.0000   0.0000 &  26.0409 r
  data arrival time                                                                                                 26.0409

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7573   0.9500   0.0000   0.5146 &  35.9835 r
  clock reconvergence pessimism                                                                           0.0000    35.9835
  clock uncertainty                                                                                      -0.1000    35.8835
  library setup time                                                                    1.0000           -0.1333    35.7502
  data required time                                                                                                35.7502
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7502
  data arrival time                                                                                                -26.0409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3150 
  total derate : arrival time                                                                            -0.0489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3639 

  slack (with derating applied) (MET)                                                                     9.7093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0732 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          5.7816                     3.2835 &  25.2835 r
  la_data_in[43] (net)                                   2   0.2006 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2835 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0522   5.7835   1.0500   0.4252   0.5074 &  25.7908 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2587   1.0500            0.3416 &  26.1325 r
  mprj/buf_i[171] (net)                                  2   0.0224 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1795   0.2587   1.0500   0.0732   0.0772 &  26.2097 r
  data arrival time                                                                                                 26.2097

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7556   0.9500   0.0000   0.6999 &  36.1688 r
  clock reconvergence pessimism                                                                           0.0000    36.1688
  clock uncertainty                                                                                      -0.1000    36.0688
  library setup time                                                                    1.0000           -0.1451    35.9237
  data required time                                                                                                35.9237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9237
  data arrival time                                                                                                -26.2097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7141

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3247 
  total derate : arrival time                                                                            -0.0441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3689 

  slack (with derating applied) (MET)                                                                     9.7141 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0830 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          5.9679                     3.3869 &  25.3869 r
  la_data_in[36] (net)                                   2   0.2070 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3869 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0201   5.9701   1.0500   0.4112   0.4984 &  25.8852 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2078   1.0500            0.2823 &  26.1675 r
  mprj/buf_i[164] (net)                                  1   0.0057 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0160   0.2078   1.0500   0.0061   0.0065 &  26.1740 r
  data arrival time                                                                                                 26.1740

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7637   0.9500   0.0000   0.6570 &  36.1258 r
  clock reconvergence pessimism                                                                           0.0000    36.1258
  clock uncertainty                                                                                      -0.1000    36.0258
  library setup time                                                                    1.0000           -0.1367    35.8892
  data required time                                                                                                35.8892
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8892
  data arrival time                                                                                                -26.1740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3225 
  total derate : arrival time                                                                            -0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3600 

  slack (with derating applied) (MET)                                                                     9.7152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0751 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          5.7877                     3.2861 &  25.2861 r
  la_data_in[40] (net)                                   2   0.2008 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2861 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1608   5.7896   1.0500   0.4708   0.5558 &  25.8419 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2260   1.0500            0.3113 &  26.1532 r
  mprj/buf_i[168] (net)                                  2   0.0117 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0114   0.2260   1.0500   0.0045   0.0049 &  26.1581 r
  data arrival time                                                                                                 26.1581

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7603   0.9500   0.0000   0.6724 &  36.1412 r
  clock reconvergence pessimism                                                                           0.0000    36.1412
  clock uncertainty                                                                                      -0.1000    36.0412
  library setup time                                                                    1.0000           -0.1406    35.9006
  data required time                                                                                                35.9006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9006
  data arrival time                                                                                                -26.1581
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3233 
  total derate : arrival time                                                                            -0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3648 

  slack (with derating applied) (MET)                                                                     9.7425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1074 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          4.9143                     2.7921 &  24.7921 r
  la_data_in[20] (net)                                   2   0.1703 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.7921 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2373   4.9154   1.0500   0.9109   0.9995 &  25.7916 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1906   1.0500            0.3238 &  26.1154 r
  mprj/buf_i[148] (net)                                  1   0.0047 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1906   1.0500   0.0000   0.0000 &  26.1154 r
  data arrival time                                                                                                 26.1154

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7653   0.9500   0.0000   0.6275 &  36.0963 r
  clock reconvergence pessimism                                                                           0.0000    36.0963
  clock uncertainty                                                                                      -0.1000    35.9963
  library setup time                                                                    1.0000           -0.1329    35.8634
  data required time                                                                                                35.8634
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8634
  data arrival time                                                                                                -26.1154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3209 
  total derate : arrival time                                                                            -0.0630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3839 

  slack (with derating applied) (MET)                                                                     9.7479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1319 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           5.5792                     3.1710 &  25.1710 r
  la_data_in[4] (net)                                    2   0.1936 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.1710 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0197   5.5808   1.0500   0.4034   0.4799 &  25.6508 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2072   1.0500            0.3048 &  25.9557 r
  mprj/buf_i[132] (net)                                  1   0.0071 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0054   0.2072   1.0500   0.0020   0.0022 &  25.9579 r
  data arrival time                                                                                                 25.9579

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7542   0.9500   0.0000   0.5031 &  35.9719 r
  clock reconvergence pessimism                                                                           0.0000    35.9719
  clock uncertainty                                                                                      -0.1000    35.8719
  library setup time                                                                    1.0000           -0.1365    35.7354
  data required time                                                                                                35.7354
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7354
  data arrival time                                                                                                -25.9579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3144 
  total derate : arrival time                                                                            -0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3519 

  slack (with derating applied) (MET)                                                                     9.7776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1294 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          5.8959                     3.3453 &  25.3453 r
  la_data_in[37] (net)                                   2   0.2045 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3453 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9789   5.8980   1.0500   0.3941   0.4795 &  25.8248 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2122   1.0500            0.2910 &  26.1158 r
  mprj/buf_i[165] (net)                                  1   0.0073 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2122   1.0500   0.0000   0.0001 &  26.1159 r
  data arrival time                                                                                                 26.1159

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7622   0.9500   0.0000   0.6648 &  36.1337 r
  clock reconvergence pessimism                                                                           0.0000    36.1337
  clock uncertainty                                                                                      -0.1000    36.0337
  library setup time                                                                    1.0000           -0.1376    35.8960
  data required time                                                                                                35.8960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8960
  data arrival time                                                                                                -26.1159
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3229 
  total derate : arrival time                                                                            -0.0367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3596 

  slack (with derating applied) (MET)                                                                     9.7802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1398 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[14] (in)                                                          5.2683                     2.9971 &  24.9971 r
  la_data_in[14] (net)                                   2   0.1829 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9971 r
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6362   5.2694   1.0500   0.6537   0.7337 &  25.7308 r
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1982   1.0500            0.3141 &  26.0448 r
  mprj/buf_i[142] (net)                                  1   0.0056 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1982   1.0500   0.0000   0.0001 &  26.0449 r
  data arrival time                                                                                                 26.0449

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7645   0.9500   0.0000   0.6004 &  36.0693 r
  clock reconvergence pessimism                                                                           0.0000    36.0693
  clock uncertainty                                                                                      -0.1000    35.9693
  library setup time                                                                    1.0000           -0.1346    35.8347
  data required time                                                                                                35.8347
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8347
  data arrival time                                                                                                -26.0449
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7898

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3195 
  total derate : arrival time                                                                            -0.0499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3694 

  slack (with derating applied) (MET)                                                                     9.7898 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1592 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          5.6496                     3.2112 &  25.2112 r
  la_data_in[33] (net)                                   2   0.1961 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.2112 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1760   5.6511   1.0500   0.4780   0.5568 &  25.7680 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2060   1.0500            0.2995 &  26.0675 r
  mprj/buf_i[161] (net)                                  1   0.0065 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0034   0.2060   1.0500   0.0013   0.0014 &  26.0689 r
  data arrival time                                                                                                 26.0689

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   0.9500   0.0000   0.6677 &  36.1366 r
  clock reconvergence pessimism                                                                           0.0000    36.1366
  clock uncertainty                                                                                      -0.1000    36.0366
  library setup time                                                                    1.0000           -0.1363    35.9003
  data required time                                                                                                35.9003
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9003
  data arrival time                                                                                                -26.0689
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3231 
  total derate : arrival time                                                                            -0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3639 

  slack (with derating applied) (MET)                                                                     9.8314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1953 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             6.0536                     3.4345 &  25.4345 r
  la_oenb[53] (net)                                      2   0.2100 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4345 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6175   6.0557   1.0500   0.2421   0.3260 &  25.7605 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2173   1.0500            0.2867 &  26.0472 r
  mprj/buf_i[117] (net)                                  1   0.0082 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2173   1.0500   0.0000   0.0001 &  26.0473 r
  data arrival time                                                                                                 26.0473

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7519   0.9500   0.0000   0.7066 &  36.1754 r
  clock reconvergence pessimism                                                                           0.0000    36.1754
  clock uncertainty                                                                                      -0.1000    36.0754
  library setup time                                                                    1.0000           -0.1387    35.9367
  data required time                                                                                                35.9367
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9367
  data arrival time                                                                                                -26.0473
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3251 
  total derate : arrival time                                                                            -0.0292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3543 

  slack (with derating applied) (MET)                                                                     9.8894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2437 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[52] (in)                                                             6.0231                     3.4170 &  25.4170 r
  la_oenb[52] (net)                                      2   0.2089 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4170 r
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6213   6.0252   1.0500   0.2438   0.3263 &  25.7432 r
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2070   1.0500            0.2782 &  26.0214 r
  mprj/buf_i[116] (net)                                  1   0.0053 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0447   0.2070   1.0500   0.0182   0.0192 &  26.0405 r
  data arrival time                                                                                                 26.0405

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7523   0.9500   0.0000   0.7059 &  36.1748 r
  clock reconvergence pessimism                                                                           0.0000    36.1748
  clock uncertainty                                                                                      -0.1000    36.0747
  library setup time                                                                    1.0000           -0.1364    35.9383
  data required time                                                                                                35.9383
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9383
  data arrival time                                                                                                -26.0405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3251 
  total derate : arrival time                                                                            -0.0297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3548 

  slack (with derating applied) (MET)                                                                     9.8978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2525 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              5.1635                     2.9341 &  24.9341 r
  la_oenb[9] (net)                                       2   0.1791 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.9341 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2224   5.1647   1.0500   0.4983   0.5719 &  25.5060 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1893   1.0500            0.3103 &  25.8162 r
  mprj/buf_i[73] (net)                                   1   0.0034 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1893   1.0500   0.0000   0.0000 &  25.8162 r
  data arrival time                                                                                                 25.8162

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7551   0.9500   0.0000   0.4911 &  35.9600 r
  clock reconvergence pessimism                                                                           0.0000    35.9600
  clock uncertainty                                                                                      -0.1000    35.8600
  library setup time                                                                    1.0000           -0.1326    35.7274
  data required time                                                                                                35.7274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7274
  data arrival time                                                                                                -25.8162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3138 
  total derate : arrival time                                                                            -0.0420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3558 

  slack (with derating applied) (MET)                                                                     9.9112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2669 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             6.3137                     3.5797 &  25.5797 r
  la_oenb[57] (net)                                      2   0.2190 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.5797 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.3162   1.0500   0.0000   0.0783 &  25.6580 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2533   1.0500            0.3065 &  25.9646 r
  mprj/buf_i[121] (net)                                  2   0.0181 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2533   1.0500   0.0000   0.0003 &  25.9649 r
  data arrival time                                                                                                 25.9649

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7604   0.9500   0.0000   0.6721 &  36.1410 r
  clock reconvergence pessimism                                                                           0.0000    36.1410
  clock uncertainty                                                                                      -0.1000    36.0410
  library setup time                                                                    1.0000           -0.1446    35.8964
  data required time                                                                                                35.8964
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8964
  data arrival time                                                                                                -25.9649
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3233 
  total derate : arrival time                                                                            -0.0183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3416 

  slack (with derating applied) (MET)                                                                     9.9315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2732 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          5.4855                     3.1145 &  25.1145 r
  la_data_in[32] (net)                                   2   0.1902 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1145 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1014   5.4869   1.0500   0.4198   0.4962 &  25.6106 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2094   1.0500            0.3127 &  25.9234 r
  mprj/buf_i[160] (net)                                  1   0.0081 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0912   0.2094   1.0500   0.0371   0.0390 &  25.9624 r
  data arrival time                                                                                                 25.9624

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   0.9500   0.0000   0.6680 &  36.1369 r
  clock reconvergence pessimism                                                                           0.0000    36.1369
  clock uncertainty                                                                                      -0.1000    36.0369
  library setup time                                                                    1.0000           -0.1370    35.8999
  data required time                                                                                                35.8999
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8999
  data arrival time                                                                                                -25.9624
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3231 
  total derate : arrival time                                                                            -0.0404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3634 

  slack (with derating applied) (MET)                                                                     9.9375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3009 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             5.9884                     3.3978 &  25.3978 r
  la_oenb[56] (net)                                      2   0.2077 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.3978 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2043   5.9905   1.0500   0.0771   0.1514 &  25.5492 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2853   1.0500            0.3533 &  25.9025 r
  mprj/buf_i[120] (net)                                  2   0.0305 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1188   0.2853   1.0500   0.0483   0.0513 &  25.9538 r
  data arrival time                                                                                                 25.9538

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7622   0.9500   0.0000   0.6803 &  36.1492 r
  clock reconvergence pessimism                                                                           0.0000    36.1492
  clock uncertainty                                                                                      -0.1000    36.0492
  library setup time                                                                    1.0000           -0.1476    35.9016
  data required time                                                                                                35.9016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9016
  data arrival time                                                                                                -25.9538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9477

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3237 
  total derate : arrival time                                                                            -0.0265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3502 

  slack (with derating applied) (MET)                                                                     9.9477 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2979 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          5.3948                     3.0641 &  25.0641 r
  la_data_in[30] (net)                                   2   0.1871 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.0641 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0872   5.3963   1.0500   0.4313   0.5059 &  25.5700 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2181   1.0500            0.3267 &  25.8967 r
  mprj/buf_i[158] (net)                                  1   0.0110 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1349   0.2181   1.0500   0.0550   0.0579 &  25.9546 r
  data arrival time                                                                                                 25.9546

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7619   0.9500   0.0000   0.6824 &  36.1513 r
  clock reconvergence pessimism                                                                           0.0000    36.1513
  clock uncertainty                                                                                      -0.1000    36.0513
  library setup time                                                                    1.0000           -0.1389    35.9124
  data required time                                                                                                35.9124
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9124
  data arrival time                                                                                                -25.9546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3238 
  total derate : arrival time                                                                            -0.0424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3662 

  slack (with derating applied) (MET)                                                                     9.9578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3240 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             6.1642                     3.4942 &  25.4942 r
  la_oenb[58] (net)                                      2   0.2137 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4942 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.1666   1.0500   0.0000   0.0773 &  25.5715 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2602   1.0500            0.3212 &  25.8927 r
  mprj/buf_i[122] (net)                                  2   0.0212 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0341   0.2602   1.0500   0.0135   0.0146 &  25.9073 r
  data arrival time                                                                                                 25.9073

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0086   0.1524   0.9500  -0.0007   0.0706 &  30.0706 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   0.9500            5.3982 &  35.4689 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7608   0.9500   0.0000   0.6704 &  36.1393 r
  clock reconvergence pessimism                                                                           0.0000    36.1393
  clock uncertainty                                                                                      -0.1000    36.0393
  library setup time                                                                    1.0000           -0.1452    35.8940
  data required time                                                                                                35.8940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8940
  data arrival time                                                                                                -25.9073
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3232 
  total derate : arrival time                                                                            -0.0197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3429 

  slack (with derating applied) (MET)                                                                     9.9868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3296 



1
