## Parity tester in Verilog 

This repo contains the project of parity tester project in Verilog. The interface is compatible with the AXI stream.

Axis interface was implemented with the use of this ARM amba specification: 
<https://developer.arm.com/documentation/ihi0051/a/Introduction/About-the-AXI4-Stream-protocol>
