$comment
	File created using the following command:
		vcd file seven_seg_10.msim.vcd -direction
$end
$date
	Wed Jun 11 21:26:46 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module seven_seg_10_vlg_vec_tst $end
$var reg 4 ! Din [3:0] $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ' f $end
$var wire 1 ( g $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 a~output_o $end
$var wire 1 1 b~output_o $end
$var wire 1 2 c~output_o $end
$var wire 1 3 d~output_o $end
$var wire 1 4 e~output_o $end
$var wire 1 5 f~output_o $end
$var wire 1 6 g~output_o $end
$var wire 1 7 Din[2]~input_o $end
$var wire 1 8 Din[1]~input_o $end
$var wire 1 9 Din[0]~input_o $end
$var wire 1 : Din[3]~input_o $end
$var wire 1 ; a~0_combout $end
$var wire 1 < b~0_combout $end
$var wire 1 = c~0_combout $end
$var wire 1 > d~0_combout $end
$var wire 1 ? e~0_combout $end
$var wire 1 @ f~0_combout $end
$var wire 1 A g~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1"
1#
1$
1%
1&
1'
0(
x)
0*
1+
x,
1-
1.
1/
10
11
12
13
14
15
06
07
08
09
0:
1;
1<
1=
1>
1?
1@
0A
$end
#10000
b1 !
19
0)
0@
0?
0>
0;
05
04
03
00
0'
0&
0%
0"
#20000
b0 !
09
1)
1@
1?
1>
1;
15
14
13
10
1'
1&
1%
1"
#1000000
