set_max_delay 4.0 -from pin2 -rise_from * -fall_from [get_clocks {core_clk}] -through [get_pins flop_Q] -rise_through * -fall_through ff1 -to [get_clocks {core_clk}] -rise_to port2 -fall_to clk1 -ignore_clock_latency -probe -reset_path
