m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
vadder_4_bit
Z0 !s110 1515951283
!i10b 1
!s100 ZIoM2eNJczP:oN<O7lT160
IPRQ<7Qk4nh6z6739_M]kT0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/4_bit_adder
Z3 w1515951276
Z4 8C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/4_bit_adder/adder_4_bit_data_flow_model.v
Z5 FC:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/4_bit_adder/adder_4_bit_data_flow_model.v
L0 4
Z6 OP;L;10.4a;61
r1
!s85 0
31
Z7 !s108 1515951283.000000
Z8 !s107 C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/4_bit_adder/adder_4_bit_data_flow_model.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/4_bit_adder/adder_4_bit_data_flow_model.v|
!s101 -O0
!i113 1
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
vtest_adder_4_bit
R0
!i10b 1
!s100 m[UcDfUG_j=T`Xlz;RBJW0
IMj1PVWG_10:AJ?_Lh<?SL1
R1
R2
R3
R4
R5
L0 15
R6
r1
!s85 0
31
R7
R8
R9
!s101 -O0
!i113 1
R10
