

================================================================
== Vivado HLS Report for 'Loop_l_data_load_k_p'
================================================================
* Date:           Tue Aug 29 13:18:25 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.956 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18| 0.180 us | 0.180 us |   18|   18|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_data_load_k  |       16|       16|         2|          1|          1|    16|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%k_0_i_i = phi i5 [ 0, %newFuncRoot ], [ %k, %l_data_load_k ]"   --->   Operation 10 'phi' 'k_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln53 = icmp eq i5 %k_0_i_i, -16" [kernel.cpp:53]   --->   Operation 11 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 12 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%k = add i5 %k_0_i_i, 1" [kernel.cpp:53]   --->   Operation 13 'add' 'k' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %.preheader83.exitStub, label %l_data_load_k" [kernel.cpp:53]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i5 %k_0_i_i to i64" [kernel.cpp:55]   --->   Operation 15 'zext' 'zext_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%v0_0_addr = getelementptr [16 x float]* %v0_0, i64 0, i64 %zext_ln55" [kernel.cpp:55]   --->   Operation 16 'getelementptr' 'v0_0_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%v16 = load float* %v0_0_addr, align 4" [kernel.cpp:55]   --->   Operation 17 'load' 'v16' <Predicate = (!icmp_ln53)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%v0_1_addr = getelementptr [16 x float]* %v0_1, i64 0, i64 %zext_ln55" [kernel.cpp:57]   --->   Operation 18 'getelementptr' 'v0_1_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%v17 = load float* %v0_1_addr, align 4" [kernel.cpp:57]   --->   Operation 19 'load' 'v17' <Predicate = (!icmp_ln53)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%v1_0_addr = getelementptr [16 x float]* %v1_0, i64 0, i64 %zext_ln55" [kernel.cpp:59]   --->   Operation 20 'getelementptr' 'v1_0_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.32ns)   --->   "%v18 = load float* %v1_0_addr, align 4" [kernel.cpp:59]   --->   Operation 21 'load' 'v18' <Predicate = (!icmp_ln53)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%v1_1_addr = getelementptr [16 x float]* %v1_1, i64 0, i64 %zext_ln55" [kernel.cpp:61]   --->   Operation 22 'getelementptr' 'v1_1_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%v19 = load float* %v1_1_addr, align 4" [kernel.cpp:61]   --->   Operation 23 'load' 'v19' <Predicate = (!icmp_ln53)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 5.95>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str2) nounwind" [kernel.cpp:53]   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str2) nounwind" [kernel.cpp:53]   --->   Operation 25 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [kernel.cpp:54]   --->   Operation 26 'specpipeline' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (2.32ns)   --->   "%v16 = load float* %v0_0_addr, align 4" [kernel.cpp:55]   --->   Operation 27 'load' 'v16' <Predicate = (!icmp_ln53)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 28 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_0_0_V, float %v16)" [kernel.cpp:56]   --->   Operation 28 'write' <Predicate = (!icmp_ln53)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%v17 = load float* %v0_1_addr, align 4" [kernel.cpp:57]   --->   Operation 29 'load' 'v17' <Predicate = (!icmp_ln53)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 30 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_1_0_V, float %v17)" [kernel.cpp:58]   --->   Operation 30 'write' <Predicate = (!icmp_ln53)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%v18 = load float* %v1_0_addr, align 4" [kernel.cpp:59]   --->   Operation 31 'load' 'v18' <Predicate = (!icmp_ln53)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_0_0_V, float %v18)" [kernel.cpp:60]   --->   Operation 32 'write' <Predicate = (!icmp_ln53)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/2] (2.32ns)   --->   "%v19 = load float* %v1_1_addr, align 4" [kernel.cpp:61]   --->   Operation 33 'load' 'v19' <Predicate = (!icmp_ln53)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 34 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_1_0_V, float %v19)" [kernel.cpp:62]   --->   Operation 34 'write' <Predicate = (!icmp_ln53)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str2, i32 %tmp_1) nounwind" [kernel.cpp:63]   --->   Operation 35 'specregionend' 'empty_31' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:53]   --->   Operation 36 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', kernel.cpp:53) [15]  (1.77 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln53', kernel.cpp:53) [16]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 5.96ns
The critical path consists of the following:
	'load' operation ('v16', kernel.cpp:55) on array 'v0_0' [26]  (2.32 ns)
	fifo write on port 'A_fifo_0_0_V' (kernel.cpp:56) [27]  (3.63 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
