{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1414645253953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1414645253953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 13:00:51 2014 " "Processing started: Thu Oct 30 13:00:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1414645253953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1414645253953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PiQpskModem -c aPiQpskModem " "Command: quartus_map --read_settings_files=on --write_settings_files=off PiQpskModem -c aPiQpskModem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1414645253953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1414645254515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/frequencyd.v 1 1 " "Found 1 design units, including 1 entities, in source file source/frequencyd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyD " "Found entity 1: FrequencyD" {  } { { "source/FrequencyD.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/FrequencyD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645254640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645254640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/differpd.v 1 1 " "Found 1 design units, including 1 entities, in source file source/differpd.v" { { "Info" "ISGN_ENTITY_NAME" "1 differpd " "Found entity 1: differpd" {  } { { "source/differpd.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/differpd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645254640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645254640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/difbitsync.v 1 1 " "Found 1 design units, including 1 entities, in source file source/difbitsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 DifBitSync " "Found entity 1: DifBitSync" {  } { { "source/DifBitSync.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/DifBitSync.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645254640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645254640 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controldivfreq.v(23) " "Verilog HDL information at controldivfreq.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "source/controldivfreq.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/controldivfreq.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1414645254656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/controldivfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file source/controldivfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 controldivfreq " "Found entity 1: controldivfreq" {  } { { "source/controldivfreq.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/controldivfreq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645254656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645254656 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clktrans.v(18) " "Verilog HDL information at clktrans.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "source/clktrans.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/clktrans.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1414645254656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clktrans.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clktrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktrans " "Found entity 1: clktrans" {  } { { "source/clktrans.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/clktrans.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645254656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645254656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/bitsync.v 1 1 " "Found 1 design units, including 1 entities, in source file source/bitsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitSync " "Found entity 1: BitSync" {  } { { "source/BitSync.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/BitSync.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645254671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645254671 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "monostable.v(14) " "Verilog HDL information at monostable.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "source/monostable.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/monostable.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1414645254671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/monostable.v 1 1 " "Found 1 design units, including 1 entities, in source file source/monostable.v" { { "Info" "ISGN_ENTITY_NAME" "1 monostable " "Found entity 1: monostable" {  } { { "source/monostable.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/monostable.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645254671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645254671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/piqpskmodem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/piqpskmodem.v" { { "Info" "ISGN_ENTITY_NAME" "1 PiQpskModem " "Found entity 1: PiQpskModem" {  } { { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645254671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645254671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_121.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_121 " "Found design unit 1: auk_dspip_lib_pkg_fir_121" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_lib_pkg_fir_121.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414645255718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_121.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_121 " "Found design unit 1: auk_dspip_math_pkg_fir_121" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_math_pkg_fir_121.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414645255781 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_121-body " "Found design unit 2: auk_dspip_math_pkg_fir_121-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_math_pkg_fir_121.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414645255781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpf_st.v 1 1 " "Found 1 design units, including 1 entities, in source file bpf_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpf_st " "Found entity 1: bpf_st" {  } { { "bpf_st.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645255781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpf_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bpf_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bpf_ast-struct " "Found design unit 1: bpf_ast-struct" {  } { { "bpf_ast.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414645255781 ""} { "Info" "ISGN_ENTITY_NAME" "1 bpf_ast " "Found entity 1: bpf_ast" {  } { { "bpf_ast.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645255781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpf.v 1 1 " "Found 1 design units, including 1 entities, in source file bpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpf " "Found entity 1: bpf" {  } { { "bpf.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645255781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h_bpf_st.v 1 1 " "Found 1 design units, including 1 entities, in source file h_bpf_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 h_bpf_st " "Found entity 1: h_bpf_st" {  } { { "h_bpf_st.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645255796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h_bpf_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file h_bpf_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 h_bpf_ast-struct " "Found design unit 1: h_bpf_ast-struct" {  } { { "h_bpf_ast.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414645255796 ""} { "Info" "ISGN_ENTITY_NAME" "1 h_bpf_ast " "Found entity 1: h_bpf_ast" {  } { { "h_bpf_ast.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645255796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h_bpf.v 1 1 " "Found 1 design units, including 1 entities, in source file h_bpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 h_bpf " "Found entity 1: h_bpf" {  } { { "h_bpf.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645255796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay8.v 1 1 " "Found 1 design units, including 1 entities, in source file delay8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay8 " "Found entity 1: Delay8" {  } { { "Delay8.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/Delay8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645255796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16_18.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16_18.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16_18 " "Found entity 1: mult16_18" {  } { { "mult16_18.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/mult16_18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645255812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf_st.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpf_st " "Found entity 1: lpf_st" {  } { { "lpf_st.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645255859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf_ast-struct " "Found design unit 1: lpf_ast-struct" {  } { { "lpf_ast.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414645255859 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpf_ast " "Found entity 1: lpf_ast" {  } { { "lpf_ast.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645255859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "lpf.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645255859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645255859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coef_ld bpf_st.v(620) " "Verilog HDL Implicit Net warning at bpf_st.v(620): created implicit net for \"coef_ld\"" {  } { { "bpf_st.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 620 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1414645255859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coef_ld h_bpf_st.v(620) " "Verilog HDL Implicit Net warning at h_bpf_st.v(620): created implicit net for \"coef_ld\"" {  } { { "h_bpf_st.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf_st.v" 620 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1414645255859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PiQpskModem " "Elaborating entity \"PiQpskModem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1414645255968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpf bpf:u1 " "Elaborating entity \"bpf\" for hierarchy \"bpf:u1\"" {  } { { "source/PiQpskModem.v" "u1" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645255984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpf_ast bpf:u1\|bpf_ast:bpf_ast_inst " "Elaborating entity \"bpf_ast\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\"" {  } { { "bpf.v" "bpf_ast_inst" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645256000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fir_121-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fir_121-rtl" {  } { { "auk_dspip_avalon_streaming_sink_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_121.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414645256156 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fir_121 " "Found entity 1: auk_dspip_avalon_streaming_sink_fir_121" {  } { { "auk_dspip_avalon_streaming_sink_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_121.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645256156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645256156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_121 bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_121\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\"" {  } { { "bpf_ast.vhd" "sink" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_ast.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645256171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_121.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_121.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645256921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2lh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2lh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2lh1 " "Found entity 1: scfifo_2lh1" {  } { { "db/scfifo_2lh1.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/scfifo_2lh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645257031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645257031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2lh1 bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated " "Elaborating entity \"scfifo_2lh1\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645257031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rv81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rv81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rv81 " "Found entity 1: a_dpfifo_rv81" {  } { { "db/a_dpfifo_rv81.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/a_dpfifo_rv81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645257046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645257046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rv81 bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo " "Elaborating entity \"a_dpfifo_rv81\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\"" {  } { { "db/scfifo_2lh1.tdf" "dpfifo" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/scfifo_2lh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645257046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gsf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gsf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gsf1 " "Found entity 1: altsyncram_gsf1" {  } { { "db/altsyncram_gsf1.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/altsyncram_gsf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645257140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645257140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gsf1 bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\|altsyncram_gsf1:FIFOram " "Elaborating entity \"altsyncram_gsf1\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\|altsyncram_gsf1:FIFOram\"" {  } { { "db/a_dpfifo_rv81.tdf" "FIFOram" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/a_dpfifo_rv81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645257156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645257312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645257312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_rv81.tdf" "almost_full_comparer" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/a_dpfifo_rv81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645257312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_rv81.tdf" "two_comparison" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/a_dpfifo_rv81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645257312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645257390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645257390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_rv81.tdf" "rd_ptr_msb" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/a_dpfifo_rv81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645257406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645257484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645257484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_rv81.tdf" "usedw_counter" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/a_dpfifo_rv81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645257484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645257578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645257578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_2lh1:auto_generated\|a_dpfifo_rv81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_rv81.tdf" "wr_ptr" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/a_dpfifo_rv81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645257578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_source_fir_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_source_fir_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fir_121-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fir_121-rtl" {  } { { "auk_dspip_avalon_streaming_source_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_121.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414645257812 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fir_121 " "Found entity 1: auk_dspip_avalon_streaming_source_fir_121" {  } { { "auk_dspip_avalon_streaming_source_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_121.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645257812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645257812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_121 bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_source_fir_121:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_121\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_source_fir_121:source\"" {  } { { "bpf_ast.vhd" "source" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_ast.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645257812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fir_121-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fir_121-struct" {  } { { "auk_dspip_avalon_streaming_controller_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_121.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1414645257890 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fir_121 " "Found entity 1: auk_dspip_avalon_streaming_controller_fir_121" {  } { { "auk_dspip_avalon_streaming_controller_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_121.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645257890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645257890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fir_121 bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fir_121\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl\"" {  } { { "bpf_ast.vhd" "intf_ctrl" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_ast.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645257890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpf_st bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore " "Elaborating entity \"bpf_st\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\"" {  } { { "bpf_ast.vhd" "fircore" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645257921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/lc_store_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/lc_store_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 lc_store_cen " "Found entity 1: lc_store_cen" {  } { { "lc_store_cen.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/lc_store_cen.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645258031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645258031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lc_store_cen bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|lc_store_cen:Udin " "Elaborating entity \"lc_store_cen\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|lc_store_cen:Udin\"" {  } { { "bpf_st.v" "Udin" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/tdl_da_lc.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/tdl_da_lc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdl_da_lc " "Found entity 1: tdl_da_lc" {  } { { "tdl_da_lc.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/tdl_da_lc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645258078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645258078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdl_da_lc bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|tdl_da_lc:tdl_ff_0_ch_0_n " "Elaborating entity \"tdl_da_lc\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|tdl_da_lc:tdl_ff_0_ch_0_n\"" {  } { { "bpf_st.v" "tdl_ff_0_ch_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_cen " "Found entity 1: sadd_cen" {  } { { "sadd_cen.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/sadd_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645258171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645258171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|sadd_cen:U_0_sym_add " "Elaborating entity \"sadd_cen\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|sadd_cen:U_0_sym_add\"" {  } { { "bpf_st.v" "U_0_sym_add" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/msft_lt_32.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/msft_lt_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 msft_lt_32 " "Found entity 1: msft_lt_32" {  } { { "msft_lt_32.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/msft_lt_32.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645258265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645258265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_0_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_0_n\"" {  } { { "bpf_st.v" "Ucoef_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_1_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_1_n\"" {  } { { "bpf_st.v" "Ucoef_1_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_3_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_3_n\"" {  } { { "bpf_st.v" "Ucoef_3_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_5_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_5_n\"" {  } { { "bpf_st.v" "Ucoef_5_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_7_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_7_n\"" {  } { { "bpf_st.v" "Ucoef_7_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_9_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_9_n\"" {  } { { "bpf_st.v" "Ucoef_9_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_11_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_11_n\"" {  } { { "bpf_st.v" "Ucoef_11_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_13_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_13_n\"" {  } { { "bpf_st.v" "Ucoef_13_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_15_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|msft_lt_32:Ucoef_15_n\"" {  } { { "bpf_st.v" "Ucoef_15_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/mlu_inf_2reg.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/mlu_inf_2reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mlu_inf_2reg " "Found entity 1: mlu_inf_2reg" {  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645258500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645258500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mlu_inf_2reg bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n " "Elaborating entity \"mlu_inf_2reg\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\"" {  } { { "bpf_st.v" "Umlu_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/mac_tl.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/mac_tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tl " "Found entity 1: mac_tl" {  } { { "mac_tl.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mac_tl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645258562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645258562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mac_tl:Umtl_0_n " "Elaborating entity \"mac_tl\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mac_tl:Umtl_0_n\"" {  } { { "bpf_st.v" "Umtl_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_c_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_c_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_c_cen " "Found entity 1: sadd_c_cen" {  } { { "sadd_c_cen.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/sadd_c_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645258671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645258671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_c_cen bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|sadd_c_cen:Uaddl_0_n_0_n " "Elaborating entity \"sadd_c_cen\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|sadd_c_cen:Uaddl_0_n_0_n\"" {  } { { "bpf_st.v" "Uaddl_0_n_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|sadd_cen:Uaddl_1_n_0_n " "Elaborating entity \"sadd_cen\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|sadd_cen:Uaddl_1_n_0_n\"" {  } { { "bpf_st.v" "Uaddl_1_n_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_reg_top_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_reg_top_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_reg_top_cen " "Found entity 1: sadd_reg_top_cen" {  } { { "sadd_reg_top_cen.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/sadd_reg_top_cen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645258781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645258781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_0_n\"" {  } { { "bpf_st.v" "Uaddl_2_n_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|sadd_reg_top_cen:Uaddl_3_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|sadd_reg_top_cen:Uaddl_3_n_0_n\"" {  } { { "bpf_st.v" "Uaddl_3_n_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lc_store_cen bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|lc_store_cen:Ures_reg " "Elaborating entity \"lc_store_cen\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|lc_store_cen:Ures_reg\"" {  } { { "bpf_st.v" "Ures_reg" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/scv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/scv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 scv_ctrl " "Found entity 1: scv_ctrl" {  } { { "scv_ctrl.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/scv_ctrl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645258921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645258921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scv_ctrl bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|scv_ctrl:ctrl " "Elaborating entity \"scv_ctrl\" for hierarchy \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|scv_ctrl:ctrl\"" {  } { { "bpf_st.v" "ctrl" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/bpf_st.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h_bpf h_bpf:u2 " "Elaborating entity \"h_bpf\" for hierarchy \"h_bpf:u2\"" {  } { { "source/PiQpskModem.v" "u2" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h_bpf_ast h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst " "Elaborating entity \"h_bpf_ast\" for hierarchy \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\"" {  } { { "h_bpf.v" "h_bpf_ast_inst" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645258953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h_bpf_st h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore " "Elaborating entity \"h_bpf_st\" for hierarchy \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\"" {  } { { "h_bpf_ast.vhd" "fircore" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645259109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/ssub_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/ssub_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssub_cen " "Found entity 1: ssub_cen" {  } { { "ssub_cen.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/ssub_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645259265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645259265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssub_cen h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|ssub_cen:U_0_sym_add " "Elaborating entity \"ssub_cen\" for hierarchy \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|ssub_cen:U_0_sym_add\"" {  } { { "h_bpf_st.v" "U_0_sym_add" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf_st.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645259281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|msft_lt_32:Ucoef_6_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|msft_lt_32:Ucoef_6_n\"" {  } { { "h_bpf_st.v" "Ucoef_6_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf_st.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645259312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|msft_lt_32:Ucoef_8_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|msft_lt_32:Ucoef_8_n\"" {  } { { "h_bpf_st.v" "Ucoef_8_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf_st.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645259343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|msft_lt_32:Ucoef_10_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|msft_lt_32:Ucoef_10_n\"" {  } { { "h_bpf_st.v" "Ucoef_10_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf_st.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645259359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|msft_lt_32:Ucoef_12_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|msft_lt_32:Ucoef_12_n\"" {  } { { "h_bpf_st.v" "Ucoef_12_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf_st.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645259390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|msft_lt_32:Ucoef_14_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|msft_lt_32:Ucoef_14_n\"" {  } { { "h_bpf_st.v" "Ucoef_14_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/h_bpf_st.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645259421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay8 Delay8:u3 " "Elaborating entity \"Delay8\" for hierarchy \"Delay8:u3\"" {  } { { "source/PiQpskModem.v" "u3" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645259500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "Delay8.v" "ALTSHIFT_TAPS_component" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/Delay8.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645259640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "Delay8.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/Delay8.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645259656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645259656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645259656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645259656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645259656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 8 " "Parameter \"tap_distance\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645259656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645259656 ""}  } { { "Delay8.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/Delay8.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645259656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gmv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gmv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gmv " "Found entity 1: shift_taps_gmv" {  } { { "db/shift_taps_gmv.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/shift_taps_gmv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645259734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645259734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_gmv Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_gmv:auto_generated " "Elaborating entity \"shift_taps_gmv\" for hierarchy \"Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_gmv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645259734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffa1 " "Found entity 1: altsyncram_ffa1" {  } { { "db/altsyncram_ffa1.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/altsyncram_ffa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645259828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645259828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffa1 Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_gmv:auto_generated\|altsyncram_ffa1:altsyncram2 " "Elaborating entity \"altsyncram_ffa1\" for hierarchy \"Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_gmv:auto_generated\|altsyncram_ffa1:altsyncram2\"" {  } { { "db/shift_taps_gmv.tdf" "altsyncram2" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/shift_taps_gmv.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645259828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_apf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_apf " "Found entity 1: cntr_apf" {  } { { "db/cntr_apf.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/cntr_apf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645259937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645259937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_apf Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_gmv:auto_generated\|cntr_apf:cntr1 " "Elaborating entity \"cntr_apf\" for hierarchy \"Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_gmv:auto_generated\|cntr_apf:cntr1\"" {  } { { "db/shift_taps_gmv.tdf" "cntr1" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/shift_taps_gmv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645259937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645260015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645260015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pgc Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_gmv:auto_generated\|cntr_apf:cntr1\|cmpr_pgc:cmpr5 " "Elaborating entity \"cmpr_pgc\" for hierarchy \"Delay8:u3\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_gmv:auto_generated\|cntr_apf:cntr1\|cmpr_pgc:cmpr5\"" {  } { { "db/cntr_apf.tdf" "cmpr5" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/cntr_apf.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult16_18 mult16_18:u4 " "Elaborating entity \"mult16_18\" for hierarchy \"mult16_18:u4\"" {  } { { "source/PiQpskModem.v" "u4" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult16_18:u4\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult16_18:u4\|lpm_mult:lpm_mult_component\"" {  } { { "mult16_18.v" "lpm_mult_component" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/mult16_18.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult16_18:u4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult16_18:u4\|lpm_mult:lpm_mult_component\"" {  } { { "mult16_18.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/mult16_18.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645260203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult16_18:u4\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult16_18:u4\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645260203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645260203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645260203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645260203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645260203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645260203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645260203 ""}  } { { "mult16_18.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/mult16_18.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645260203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i6p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i6p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i6p " "Found entity 1: mult_i6p" {  } { { "db/mult_i6p.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/mult_i6p.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645260296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645260296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_i6p mult16_18:u4\|lpm_mult:lpm_mult_component\|mult_i6p:auto_generated " "Elaborating entity \"mult_i6p\" for hierarchy \"mult16_18:u4\|lpm_mult:lpm_mult_component\|mult_i6p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf lpf:u6 " "Elaborating entity \"lpf\" for hierarchy \"lpf:u6\"" {  } { { "source/PiQpskModem.v" "u6" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf_ast lpf:u6\|lpf_ast:lpf_ast_inst " "Elaborating entity \"lpf_ast\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\"" {  } { { "lpf.v" "lpf_ast_inst" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_121 lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_121\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\"" {  } { { "lpf_ast.vhd" "sink" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_ast.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_121.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_121.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_alh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_alh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_alh1 " "Found entity 1: scfifo_alh1" {  } { { "db/scfifo_alh1.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/scfifo_alh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645260578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645260578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_alh1 lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_alh1:auto_generated " "Elaborating entity \"scfifo_alh1\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_alh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3091.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3091.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3091 " "Found entity 1: a_dpfifo_3091" {  } { { "db/a_dpfifo_3091.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/a_dpfifo_3091.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645260609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645260609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3091 lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_alh1:auto_generated\|a_dpfifo_3091:dpfifo " "Elaborating entity \"a_dpfifo_3091\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_alh1:auto_generated\|a_dpfifo_3091:dpfifo\"" {  } { { "db/scfifo_alh1.tdf" "dpfifo" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/scfifo_alh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tf1 " "Found entity 1: altsyncram_0tf1" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/altsyncram_0tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645260718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645260718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tf1 lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_alh1:auto_generated\|a_dpfifo_3091:dpfifo\|altsyncram_0tf1:FIFOram " "Elaborating entity \"altsyncram_0tf1\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_sink_fir_121:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_alh1:auto_generated\|a_dpfifo_3091:dpfifo\|altsyncram_0tf1:FIFOram\"" {  } { { "db/a_dpfifo_3091.tdf" "FIFOram" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/a_dpfifo_3091.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_121 lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_source_fir_121:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_121\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_source_fir_121:source\"" {  } { { "lpf_ast.vhd" "source" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_ast.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf_st lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore " "Elaborating entity \"lpf_st\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\"" {  } { { "lpf_ast.vhd" "fircore" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645260812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdl_da_lc lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n " "Elaborating entity \"tdl_da_lc\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\"" {  } { { "lpf_st.v" "Utdldalc0n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_cen:U_0_sym_add " "Elaborating entity \"sadd_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_cen:U_0_sym_add\"" {  } { { "lpf_st.v" "U_0_sym_add" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/rom_lut_r_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/rom_lut_r_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lut_r_cen " "Found entity 1: rom_lut_r_cen" {  } { { "rom_lut_r_cen.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/rom_lut_r_cen.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645261234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645261234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp\"" {  } { { "lpf_st.v" "Ur0_n_0_pp" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur0_n_16_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur0_n_16_pp\"" {  } { { "lpf_st.v" "Ur0_n_16_pp" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp\"" {  } { { "lpf_st.v" "Ur1_n_0_pp" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur1_n_16_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur1_n_16_pp\"" {  } { { "lpf_st.v" "Ur1_n_16_pp" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp\"" {  } { { "lpf_st.v" "Ur2_n_0_pp" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur2_n_16_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur2_n_16_pp\"" {  } { { "lpf_st.v" "Ur2_n_16_pp" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur3_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur3_n_0_pp\"" {  } { { "lpf_st.v" "Ur3_n_0_pp" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\"" {  } { { "lpf_st.v" "Ur3_n_16_pp" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur4_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur4_n_0_pp\"" {  } { { "lpf_st.v" "Ur4_n_0_pp" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur4_n_16_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur4_n_16_pp\"" {  } { { "lpf_st.v" "Ur4_n_16_pp" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/sadd_lpm_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_lpm_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_lpm_cen " "Found entity 1: sadd_lpm_cen" {  } { { "sadd_lpm_cen.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/sadd_lpm_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645261531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645261531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n\"" {  } { { "lpf_st.v" "Uadd_0_lut_l_0_n_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 2159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n\"" {  } { { "lpf_st.v" "Uadd_0_lut_l_1_n_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n\"" {  } { { "lpf_st.v" "Uadd_0_lut_l_2_n_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\"" {  } { { "lpf_st.v" "Uadd_0_lut_l_3_n_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n\"" {  } { { "lpf_st.v" "Uadd_0_lut_l_4_n_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\"" {  } { { "lpf_st.v" "Uadd_cen_l_0_n_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 2750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n\"" {  } { { "lpf_st.v" "Uadd_cen_l_1_n_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 2763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_cen_l_2_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_cen_l_2_n_0_n\"" {  } { { "lpf_st.v" "Uadd_cen_l_2_n_0_n" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 2772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|mac_tl:Umtl " "Elaborating entity \"mac_tl\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|mac_tl:Umtl\"" {  } { { "lpf_st.v" "Umtl" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 2781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/par_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_compiler-library/par_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_ctrl " "Found entity 1: par_ctrl" {  } { { "par_ctrl.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/par_ctrl.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645261843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645261843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_ctrl lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|par_ctrl:Uctrl " "Elaborating entity \"par_ctrl\" for hierarchy \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|par_ctrl:Uctrl\"" {  } { { "lpf_st.v" "Uctrl" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/lpf_st.v" 2797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645261843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitSync BitSync:u8 " "Elaborating entity \"BitSync\" for hierarchy \"BitSync:u8\"" {  } { { "source/PiQpskModem.v" "u8" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645262250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktrans BitSync:u8\|clktrans:u2 " "Elaborating entity \"clktrans\" for hierarchy \"BitSync:u8\|clktrans:u2\"" {  } { { "source/BitSync.v" "u2" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/BitSync.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645262265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "differpd BitSync:u8\|differpd:u3 " "Elaborating entity \"differpd\" for hierarchy \"BitSync:u8\|differpd:u3\"" {  } { { "source/BitSync.v" "u3" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/BitSync.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645262265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monostable BitSync:u8\|monostable:u4 " "Elaborating entity \"monostable\" for hierarchy \"BitSync:u8\|monostable:u4\"" {  } { { "source/BitSync.v" "u4" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/BitSync.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645262281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controldivfreq BitSync:u8\|controldivfreq:u6 " "Elaborating entity \"controldivfreq\" for hierarchy \"BitSync:u8\|controldivfreq:u6\"" {  } { { "source/BitSync.v" "u6" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/BitSync.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1414645262281 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|data_out_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|data_out_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1414645279000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1414645279000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1414645279000 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279000 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|data_out_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|data_out_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1414645279000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1414645279000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1414645279000 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279000 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_4_lut_l_4_n_0_n\|pipe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_4_lut_l_4_n_0_n\|pipe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1414645279000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1414645279000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1414645279000 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279000 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_4_lut_l_4_n_0_n\|pipe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_4_lut_l_4_n_0_n\|pipe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1414645279000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1414645279000 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1414645279000 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279000 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1414645279000 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_4_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_4_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_6_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_6_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_1_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_1_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_7_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_7_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_9_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_9_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_11_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_11_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1414645279015 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1414645279015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|altshift_taps:data_out_rtl_0 " "Elaborated megafunction instantiation \"lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|altshift_taps:data_out_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645279156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|altshift_taps:data_out_rtl_0 " "Instantiated megafunction \"lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|altshift_taps:data_out_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645279156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645279156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 34 " "Parameter \"WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645279156 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645279156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rnm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rnm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rnm " "Found entity 1: shift_taps_rnm" {  } { { "db/shift_taps_rnm.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/shift_taps_rnm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645279218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645279218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2e81 " "Found entity 1: altsyncram_2e81" {  } { { "db/altsyncram_2e81.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/altsyncram_2e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645279343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645279343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645279484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645279484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645279578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645279578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_4_lut_l_4_n_0_n\|altshift_taps:pipe_rtl_0 " "Elaborated megafunction instantiation \"lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_4_lut_l_4_n_0_n\|altshift_taps:pipe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645279671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_4_lut_l_4_n_0_n\|altshift_taps:pipe_rtl_0 " "Instantiated megafunction \"lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|sadd_lpm_cen:Uadd_4_lut_l_4_n_0_n\|altshift_taps:pipe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645279671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645279671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645279671 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645279671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_pnm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_pnm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_pnm " "Found entity 1: shift_taps_pnm" {  } { { "db/shift_taps_pnm.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/shift_taps_pnm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645279734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645279734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3l31 " "Found entity 1: altsyncram_3l31" {  } { { "db/altsyncram_3l31.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/altsyncram_3l31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645279843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645279843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645279953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645279953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645280046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Instantiated megafunction \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280046 ""}  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645280046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\|multcore:mult_core h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280140 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280171 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_78h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_78h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_78h " "Found entity 1: add_sub_78h" {  } { { "db/add_sub_78h.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_78h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645280359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645280359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280375 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_ckh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645280484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645280484 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\|altshift:external_latency_ffs h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645280562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0 " "Instantiated megafunction \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280562 ""}  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645280562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\|multcore:mult_core h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g9h " "Found entity 1: add_sub_g9h" {  } { { "db/add_sub_g9h.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_g9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645280671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645280671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\|altshift:external_latency_ffs h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645280781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Instantiated megafunction \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645280781 ""}  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645280781 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\|multcore:mult_core h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280796 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280843 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280859 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_ekh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645280953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645280953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\|altshift:external_latency_ffs h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645280968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_6_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_6_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645281000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_6_n\|lpm_mult:Mult0 " "Instantiated megafunction \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_6_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281000 ""}  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645281000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645281078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0 " "Instantiated megafunction \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281078 ""}  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645281078 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\|multcore:mult_core h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281125 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_88h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_88h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_88h " "Found entity 1: add_sub_88h" {  } { { "db/add_sub_88h.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_88h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645281250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645281250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281296 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_dkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645281406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645281406 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\|altshift:external_latency_ffs h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_12_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645281453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Instantiated megafunction \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281453 ""}  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645281453 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\|multcore:mult_core h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281484 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281500 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_h9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645281609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645281609 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281625 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_fkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645281718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645281718 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\|altshift:external_latency_ffs h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645281781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Instantiated megafunction \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645281781 ""}  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645281781 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\|multcore:mult_core h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281828 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_j9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645281921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645281921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645281968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_hkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645282046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645282046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\|altshift:external_latency_ffs h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"h_bpf:u2\|h_bpf_ast:h_bpf_ast_inst\|h_bpf_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645282062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645282140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0 " "Instantiated megafunction \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282140 ""}  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645282140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645282265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0 " "Instantiated megafunction \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282265 ""}  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645282265 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\|multcore:mult_core bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645282296 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645282312 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\|altshift:external_latency_ffs bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645282343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645282390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0 " "Instantiated megafunction \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282390 ""}  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645282390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1414645282453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Instantiated megafunction \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1414645282453 ""}  } { { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1414645282453 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\|multcore:mult_core bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645282500 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645282515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645282546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_i9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645282609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645282609 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645282640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"bpf:u1\|bpf_ast:bpf_ast_inst\|bpf_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1414645282656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/db/add_sub_gkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1414645282734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1414645282734 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FIR_Compiler (6AF7_0012) " "\"FIR_Compiler (6AF7_0012)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1 1414645286000 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "" 0 -1 1414645286000 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "FIR MegaCore v6.1 " "Messages from megafunction that supports OpenCore Plus feature FIR MegaCore v6.1" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signal datao will go low when the evaluation time expires " "The output signal datao will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "" 0 -1 1414645286406 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals data_out will go low when the evaluation time expires " "The output signals data_out will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "" 0 -1 1414645286406 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signal datao will go low when the evaluation time expires " "The output signal datao will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "" 0 -1 1414645286406 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals data_out will go low when the evaluation time expires " "The output signals data_out will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "" 0 -1 1414645286406 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "" 0 -1 1414645286406 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "" 0 -1 1414645286406 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "" 0 -1 1414645286406 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "" 0 -1 1414645286406 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "auk_dspip_avalon_streaming_controller_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_121.vhd" 72 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_121.vhd" 71 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_121.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1414645287562 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1414645287562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1414645292453 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 lpf:u7\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl\|stall_reg " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"lpf:u7\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_121.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "" 0 -1 1414645296125 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl\|stall_reg " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"lpf:u6\|lpf_ast:lpf_ast_inst\|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_121.vhd" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_121.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "" 0 -1 1414645296125 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "" 0 -1 1414645296125 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "488 " "488 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1414645296359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1414645297109 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/aPiQpskModem.map.smsg " "Generated suppressed messages file D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/aPiQpskModem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1414645297812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1414645300062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1414645300062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7848 " "Implemented 7848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1414645301859 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1414645301859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7661 " "Implemented 7661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1414645301859 ""} { "Info" "ICUT_CUT_TM_RAMS" "164 " "Implemented 164 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1414645301859 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1414645301859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1414645301859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1414645302015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 13:01:42 2014 " "Processing ended: Thu Oct 30 13:01:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1414645302015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1414645302015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1414645302015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1414645302015 ""}
