
UART_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ac4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08003c64  08003c64  00013c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cc8  08003cc8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003cc8  08003cc8  00013cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003cd0  08003cd0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cd0  08003cd0  00013cd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003cd4  08003cd4  00013cd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003cd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000014c  20000070  08003d48  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001bc  08003d48  000201bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007cd9  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000160a  00000000  00000000  00027d79  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006e0  00000000  00000000  00029388  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000628  00000000  00000000  00029a68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000158a4  00000000  00000000  0002a090  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006115  00000000  00000000  0003f934  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000859fb  00000000  00000000  00045a49  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cb444  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e50  00000000  00000000  000cb4c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003c4c 	.word	0x08003c4c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003c4c 	.word	0x08003c4c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b08a      	sub	sp, #40	; 0x28
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000596:	f000 fc15 	bl	8000dc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059a:	f000 f83b 	bl	8000614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 f8f5 	bl	800078c <MX_GPIO_Init>
  MX_DMA_Init();
 80005a2:	f000 f8cb 	bl	800073c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005a6:	f000 f89f 	bl	80006e8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  UART2.huart = &huart2;
 80005aa:	4b17      	ldr	r3, [pc, #92]	; (8000608 <main+0x78>)
 80005ac:	4a17      	ldr	r2, [pc, #92]	; (800060c <main+0x7c>)
 80005ae:	601a      	str	r2, [r3, #0]
  UART2.RxLen = 255;
 80005b0:	4b15      	ldr	r3, [pc, #84]	; (8000608 <main+0x78>)
 80005b2:	22ff      	movs	r2, #255	; 0xff
 80005b4:	80da      	strh	r2, [r3, #6]
  UART2.TxLen = 255;
 80005b6:	4b14      	ldr	r3, [pc, #80]	; (8000608 <main+0x78>)
 80005b8:	22ff      	movs	r2, #255	; 0xff
 80005ba:	809a      	strh	r2, [r3, #4]
  UARTInit(&UART2);
 80005bc:	4812      	ldr	r0, [pc, #72]	; (8000608 <main+0x78>)
 80005be:	f000 f955 	bl	800086c <UARTInit>
  UARTResetStart(&UART2);
 80005c2:	4811      	ldr	r0, [pc, #68]	; (8000608 <main+0x78>)
 80005c4:	f000 f97a 	bl	80008bc <UARTResetStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  int16_t inputChar = UARTReadChar(&UART2);
 80005c8:	480f      	ldr	r0, [pc, #60]	; (8000608 <main+0x78>)
 80005ca:	f000 f99b 	bl	8000904 <UARTReadChar>
 80005ce:	4603      	mov	r3, r0
 80005d0:	84fb      	strh	r3, [r7, #38]	; 0x26
	  if(inputChar != -1){
 80005d2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80005d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005da:	d011      	beq.n	8000600 <main+0x70>
		  char temp[32];
		  sprintf(temp, "Recived [%d]\r\n", inputChar);
 80005dc:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 80005e0:	1d3b      	adds	r3, r7, #4
 80005e2:	490b      	ldr	r1, [pc, #44]	; (8000610 <main+0x80>)
 80005e4:	4618      	mov	r0, r3
 80005e6:	f002 ff9f 	bl	8003528 <siprintf>
		  UARTTxWrite(&UART2, (uint8_t*) temp, strlen(temp));
 80005ea:	1d3b      	adds	r3, r7, #4
 80005ec:	4618      	mov	r0, r3
 80005ee:	f7ff fdf7 	bl	80001e0 <strlen>
 80005f2:	4603      	mov	r3, r0
 80005f4:	b29a      	uxth	r2, r3
 80005f6:	1d3b      	adds	r3, r7, #4
 80005f8:	4619      	mov	r1, r3
 80005fa:	4803      	ldr	r0, [pc, #12]	; (8000608 <main+0x78>)
 80005fc:	f000 f9fc 	bl	80009f8 <UARTTxWrite>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  UARTTxDumpBuffer(&UART2);
 8000600:	4801      	ldr	r0, [pc, #4]	; (8000608 <main+0x78>)
 8000602:	f000 f9a9 	bl	8000958 <UARTTxDumpBuffer>
  {
 8000606:	e7df      	b.n	80005c8 <main+0x38>
 8000608:	2000008c 	.word	0x2000008c
 800060c:	20000174 	.word	0x20000174
 8000610:	08003c64 	.word	0x08003c64

08000614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b094      	sub	sp, #80	; 0x50
 8000618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061a:	f107 0320 	add.w	r3, r7, #32
 800061e:	2230      	movs	r2, #48	; 0x30
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f002 feff 	bl	8003426 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000628:	f107 030c 	add.w	r3, r7, #12
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
 8000630:	605a      	str	r2, [r3, #4]
 8000632:	609a      	str	r2, [r3, #8]
 8000634:	60da      	str	r2, [r3, #12]
 8000636:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000638:	2300      	movs	r3, #0
 800063a:	60bb      	str	r3, [r7, #8]
 800063c:	4b28      	ldr	r3, [pc, #160]	; (80006e0 <SystemClock_Config+0xcc>)
 800063e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000640:	4a27      	ldr	r2, [pc, #156]	; (80006e0 <SystemClock_Config+0xcc>)
 8000642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000646:	6413      	str	r3, [r2, #64]	; 0x40
 8000648:	4b25      	ldr	r3, [pc, #148]	; (80006e0 <SystemClock_Config+0xcc>)
 800064a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800064c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000650:	60bb      	str	r3, [r7, #8]
 8000652:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000654:	2300      	movs	r3, #0
 8000656:	607b      	str	r3, [r7, #4]
 8000658:	4b22      	ldr	r3, [pc, #136]	; (80006e4 <SystemClock_Config+0xd0>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a21      	ldr	r2, [pc, #132]	; (80006e4 <SystemClock_Config+0xd0>)
 800065e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000662:	6013      	str	r3, [r2, #0]
 8000664:	4b1f      	ldr	r3, [pc, #124]	; (80006e4 <SystemClock_Config+0xd0>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000670:	2302      	movs	r3, #2
 8000672:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000674:	2301      	movs	r3, #1
 8000676:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000678:	2310      	movs	r3, #16
 800067a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800067c:	2302      	movs	r3, #2
 800067e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000680:	2300      	movs	r3, #0
 8000682:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000684:	2310      	movs	r3, #16
 8000686:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000688:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800068c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800068e:	2304      	movs	r3, #4
 8000690:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000692:	2304      	movs	r3, #4
 8000694:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000696:	f107 0320 	add.w	r3, r7, #32
 800069a:	4618      	mov	r0, r3
 800069c:	f001 fa42 	bl	8001b24 <HAL_RCC_OscConfig>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006a6:	f000 f9ef 	bl	8000a88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006aa:	230f      	movs	r3, #15
 80006ac:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ae:	2302      	movs	r3, #2
 80006b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006bc:	2300      	movs	r3, #0
 80006be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006c0:	f107 030c 	add.w	r3, r7, #12
 80006c4:	2102      	movs	r1, #2
 80006c6:	4618      	mov	r0, r3
 80006c8:	f001 fc9c 	bl	8002004 <HAL_RCC_ClockConfig>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006d2:	f000 f9d9 	bl	8000a88 <Error_Handler>
  }
}
 80006d6:	bf00      	nop
 80006d8:	3750      	adds	r7, #80	; 0x50
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	40023800 	.word	0x40023800
 80006e4:	40007000 	.word	0x40007000

080006e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006ec:	4b11      	ldr	r3, [pc, #68]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 80006ee:	4a12      	ldr	r2, [pc, #72]	; (8000738 <MX_USART2_UART_Init+0x50>)
 80006f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006f2:	4b10      	ldr	r3, [pc, #64]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 80006f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006fa:	4b0e      	ldr	r3, [pc, #56]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000700:	4b0c      	ldr	r3, [pc, #48]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000706:	4b0b      	ldr	r3, [pc, #44]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 8000708:	2200      	movs	r2, #0
 800070a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800070c:	4b09      	ldr	r3, [pc, #36]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 800070e:	220c      	movs	r2, #12
 8000710:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000712:	4b08      	ldr	r3, [pc, #32]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 8000714:	2200      	movs	r2, #0
 8000716:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000718:	4b06      	ldr	r3, [pc, #24]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 800071a:	2200      	movs	r2, #0
 800071c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800071e:	4805      	ldr	r0, [pc, #20]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 8000720:	f001 fe62 	bl	80023e8 <HAL_UART_Init>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800072a:	f000 f9ad 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	20000174 	.word	0x20000174
 8000738:	40004400 	.word	0x40004400

0800073c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	4b10      	ldr	r3, [pc, #64]	; (8000788 <MX_DMA_Init+0x4c>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	4a0f      	ldr	r2, [pc, #60]	; (8000788 <MX_DMA_Init+0x4c>)
 800074c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000750:	6313      	str	r3, [r2, #48]	; 0x30
 8000752:	4b0d      	ldr	r3, [pc, #52]	; (8000788 <MX_DMA_Init+0x4c>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800075e:	2200      	movs	r2, #0
 8000760:	2100      	movs	r1, #0
 8000762:	2010      	movs	r0, #16
 8000764:	f000 fc7b 	bl	800105e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000768:	2010      	movs	r0, #16
 800076a:	f000 fc94 	bl	8001096 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800076e:	2200      	movs	r2, #0
 8000770:	2100      	movs	r1, #0
 8000772:	2011      	movs	r0, #17
 8000774:	f000 fc73 	bl	800105e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000778:	2011      	movs	r0, #17
 800077a:	f000 fc8c 	bl	8001096 <HAL_NVIC_EnableIRQ>

}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	40023800 	.word	0x40023800

0800078c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b08a      	sub	sp, #40	; 0x28
 8000790:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000792:	f107 0314 	add.w	r3, r7, #20
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	605a      	str	r2, [r3, #4]
 800079c:	609a      	str	r2, [r3, #8]
 800079e:	60da      	str	r2, [r3, #12]
 80007a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	613b      	str	r3, [r7, #16]
 80007a6:	4b2d      	ldr	r3, [pc, #180]	; (800085c <MX_GPIO_Init+0xd0>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a2c      	ldr	r2, [pc, #176]	; (800085c <MX_GPIO_Init+0xd0>)
 80007ac:	f043 0304 	orr.w	r3, r3, #4
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
 80007b2:	4b2a      	ldr	r3, [pc, #168]	; (800085c <MX_GPIO_Init+0xd0>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	f003 0304 	and.w	r3, r3, #4
 80007ba:	613b      	str	r3, [r7, #16]
 80007bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60fb      	str	r3, [r7, #12]
 80007c2:	4b26      	ldr	r3, [pc, #152]	; (800085c <MX_GPIO_Init+0xd0>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4a25      	ldr	r2, [pc, #148]	; (800085c <MX_GPIO_Init+0xd0>)
 80007c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4b23      	ldr	r3, [pc, #140]	; (800085c <MX_GPIO_Init+0xd0>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007d6:	60fb      	str	r3, [r7, #12]
 80007d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	60bb      	str	r3, [r7, #8]
 80007de:	4b1f      	ldr	r3, [pc, #124]	; (800085c <MX_GPIO_Init+0xd0>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4a1e      	ldr	r2, [pc, #120]	; (800085c <MX_GPIO_Init+0xd0>)
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4b1c      	ldr	r3, [pc, #112]	; (800085c <MX_GPIO_Init+0xd0>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	60bb      	str	r3, [r7, #8]
 80007f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	607b      	str	r3, [r7, #4]
 80007fa:	4b18      	ldr	r3, [pc, #96]	; (800085c <MX_GPIO_Init+0xd0>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	4a17      	ldr	r2, [pc, #92]	; (800085c <MX_GPIO_Init+0xd0>)
 8000800:	f043 0302 	orr.w	r3, r3, #2
 8000804:	6313      	str	r3, [r2, #48]	; 0x30
 8000806:	4b15      	ldr	r3, [pc, #84]	; (800085c <MX_GPIO_Init+0xd0>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	f003 0302 	and.w	r3, r3, #2
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	2120      	movs	r1, #32
 8000816:	4812      	ldr	r0, [pc, #72]	; (8000860 <MX_GPIO_Init+0xd4>)
 8000818:	f001 f96a 	bl	8001af0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800081c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000822:	4b10      	ldr	r3, [pc, #64]	; (8000864 <MX_GPIO_Init+0xd8>)
 8000824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	2300      	movs	r3, #0
 8000828:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800082a:	f107 0314 	add.w	r3, r7, #20
 800082e:	4619      	mov	r1, r3
 8000830:	480d      	ldr	r0, [pc, #52]	; (8000868 <MX_GPIO_Init+0xdc>)
 8000832:	f000 ffdb 	bl	80017ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000836:	2320      	movs	r3, #32
 8000838:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083a:	2301      	movs	r3, #1
 800083c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083e:	2300      	movs	r3, #0
 8000840:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000842:	2300      	movs	r3, #0
 8000844:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000846:	f107 0314 	add.w	r3, r7, #20
 800084a:	4619      	mov	r1, r3
 800084c:	4804      	ldr	r0, [pc, #16]	; (8000860 <MX_GPIO_Init+0xd4>)
 800084e:	f000 ffcd 	bl	80017ec <HAL_GPIO_Init>

}
 8000852:	bf00      	nop
 8000854:	3728      	adds	r7, #40	; 0x28
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40023800 	.word	0x40023800
 8000860:	40020000 	.word	0x40020000
 8000864:	10210000 	.word	0x10210000
 8000868:	40020800 	.word	0x40020800

0800086c <UARTInit>:

/* USER CODE BEGIN 4 */

void UARTInit(UARTStucrture *uart)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 8000874:	4b10      	ldr	r3, [pc, #64]	; (80008b8 <UARTInit+0x4c>)
 8000876:	88db      	ldrh	r3, [r3, #6]
 8000878:	4619      	mov	r1, r3
 800087a:	2001      	movs	r0, #1
 800087c:	f002 fd96 	bl	80033ac <calloc>
 8000880:	4603      	mov	r3, r0
 8000882:	461a      	mov	r2, r3
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 8000888:	4b0b      	ldr	r3, [pc, #44]	; (80008b8 <UARTInit+0x4c>)
 800088a:	889b      	ldrh	r3, [r3, #4]
 800088c:	4619      	mov	r1, r3
 800088e:	2001      	movs	r0, #1
 8000890:	f002 fd8c 	bl	80033ac <calloc>
 8000894:	4603      	mov	r3, r0
 8000896:	461a      	mov	r2, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2200      	movs	r2, #0
 80008a0:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	2200      	movs	r2, #0
 80008a6:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2200      	movs	r2, #0
 80008ac:	81da      	strh	r2, [r3, #14]

}
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	2000008c 	.word	0x2000008c

080008bc <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	6818      	ldr	r0, [r3, #0]
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	6919      	ldr	r1, [r3, #16]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	88db      	ldrh	r3, [r3, #6]
 80008d0:	461a      	mov	r2, r3
 80008d2:	f001 fe43 	bl	800255c <HAL_UART_Receive_DMA>
}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <UARTGetRxHead>:
uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 80008de:	b480      	push	{r7}
 80008e0:	b083      	sub	sp, #12
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	88db      	ldrh	r3, [r3, #6]
 80008ea:	461a      	mov	r2, r3
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	1ad3      	subs	r3, r2, r3
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr

08000904 <UARTReadChar>:
int16_t UARTReadChar(UARTStucrture *uart)
{
 8000904:	b590      	push	{r4, r7, lr}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
	int16_t Result = -1; // -1 Mean no new data
 800090c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000910:	81fb      	strh	r3, [r7, #14]

	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	8a9b      	ldrh	r3, [r3, #20]
 8000916:	461c      	mov	r4, r3
 8000918:	6878      	ldr	r0, [r7, #4]
 800091a:	f7ff ffe0 	bl	80008de <UARTGetRxHead>
 800091e:	4603      	mov	r3, r0
 8000920:	429c      	cmp	r4, r3
 8000922:	d013      	beq.n	800094c <UARTReadChar+0x48>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	691b      	ldr	r3, [r3, #16]
 8000928:	687a      	ldr	r2, [r7, #4]
 800092a:	8a92      	ldrh	r2, [r2, #20]
 800092c:	4413      	add	r3, r2
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	8a9b      	ldrh	r3, [r3, #20]
 8000936:	3301      	adds	r3, #1
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	88d2      	ldrh	r2, [r2, #6]
 800093c:	fb93 f1f2 	sdiv	r1, r3, r2
 8000940:	fb02 f201 	mul.w	r2, r2, r1
 8000944:	1a9b      	subs	r3, r3, r2
 8000946:	b29a      	uxth	r2, r3
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	829a      	strh	r2, [r3, #20]

	}
	return Result;
 800094c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 8000950:	4618      	mov	r0, r3
 8000952:	3714      	adds	r7, #20
 8000954:	46bd      	mov	sp, r7
 8000956:	bd90      	pop	{r4, r7, pc}

08000958 <UARTTxDumpBuffer>:
void UARTTxDumpBuffer(UARTStucrture *uart)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
	static uint8_t MultiProcessBlocker = 0;

	if (uart->huart->gState == HAL_UART_STATE_READY && !MultiProcessBlocker)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000968:	b2db      	uxtb	r3, r3
 800096a:	2b20      	cmp	r3, #32
 800096c:	d13d      	bne.n	80009ea <UARTTxDumpBuffer+0x92>
 800096e:	4b21      	ldr	r3, [pc, #132]	; (80009f4 <UARTTxDumpBuffer+0x9c>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d139      	bne.n	80009ea <UARTTxDumpBuffer+0x92>
	{
		MultiProcessBlocker = 1;
 8000976:	4b1f      	ldr	r3, [pc, #124]	; (80009f4 <UARTTxDumpBuffer+0x9c>)
 8000978:	2201      	movs	r2, #1
 800097a:	701a      	strb	r2, [r3, #0]

		if (uart->TxHead != uart->TxTail)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	89da      	ldrh	r2, [r3, #14]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	899b      	ldrh	r3, [r3, #12]
 8000984:	429a      	cmp	r2, r3
 8000986:	d02d      	beq.n	80009e4 <UARTTxDumpBuffer+0x8c>
		{
			//find len of data in buffer (Circular buffer but do in one way)
			uint16_t sentingLen =
					uart->TxHead > uart->TxTail ?
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	89da      	ldrh	r2, [r3, #14]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8000990:	429a      	cmp	r2, r3
 8000992:	d906      	bls.n	80009a2 <UARTTxDumpBuffer+0x4a>
							uart->TxHead - uart->TxTail :
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	89da      	ldrh	r2, [r3, #14]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	b29b      	uxth	r3, r3
 80009a0:	e005      	b.n	80009ae <UARTTxDumpBuffer+0x56>
							uart->TxLen - uart->TxTail;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	889a      	ldrh	r2, [r3, #4]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 80009aa:	1ad3      	subs	r3, r2, r3
 80009ac:	b29b      	uxth	r3, r3
 80009ae:	81fb      	strh	r3, [r7, #14]

			//sent data via DMA
			HAL_UART_Transmit_DMA(uart->huart, &(uart->TxBuffer[uart->TxTail]),
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	6818      	ldr	r0, [r3, #0]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	689b      	ldr	r3, [r3, #8]
 80009b8:	687a      	ldr	r2, [r7, #4]
 80009ba:	8992      	ldrh	r2, [r2, #12]
 80009bc:	4413      	add	r3, r2
 80009be:	89fa      	ldrh	r2, [r7, #14]
 80009c0:	4619      	mov	r1, r3
 80009c2:	f001 fd5f 	bl	8002484 <HAL_UART_Transmit_DMA>
					sentingLen);
			//move tail to new position
			uart->TxTail = (uart->TxTail + sentingLen) % uart->TxLen;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	899b      	ldrh	r3, [r3, #12]
 80009ca:	461a      	mov	r2, r3
 80009cc:	89fb      	ldrh	r3, [r7, #14]
 80009ce:	4413      	add	r3, r2
 80009d0:	687a      	ldr	r2, [r7, #4]
 80009d2:	8892      	ldrh	r2, [r2, #4]
 80009d4:	fb93 f1f2 	sdiv	r1, r3, r2
 80009d8:	fb02 f201 	mul.w	r2, r2, r1
 80009dc:	1a9b      	subs	r3, r3, r2
 80009de:	b29a      	uxth	r2, r3
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	819a      	strh	r2, [r3, #12]

		}
		MultiProcessBlocker = 0;
 80009e4:	4b03      	ldr	r3, [pc, #12]	; (80009f4 <UARTTxDumpBuffer+0x9c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	701a      	strb	r2, [r3, #0]
	}
}
 80009ea:	bf00      	nop
 80009ec:	3710      	adds	r7, #16
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	200000a4 	.word	0x200000a4

080009f8 <UARTTxWrite>:
void UARTTxWrite(UARTStucrture *uart, uint8_t *pData, uint16_t len)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b086      	sub	sp, #24
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	4613      	mov	r3, r2
 8000a04:	80fb      	strh	r3, [r7, #6]
	//check data len is more than buffur?
	uint16_t lenAddBuffer = (len <= uart->TxLen) ? len : uart->TxLen;
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	889b      	ldrh	r3, [r3, #4]
 8000a0a:	88fa      	ldrh	r2, [r7, #6]
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	bf28      	it	cs
 8000a10:	4613      	movcs	r3, r2
 8000a12:	82fb      	strh	r3, [r7, #22]
	// find number of data before end of ring buffer
	uint16_t numberOfdataCanCopy =
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8000a14:	8afa      	ldrh	r2, [r7, #22]
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	889b      	ldrh	r3, [r3, #4]
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	89db      	ldrh	r3, [r3, #14]
 8000a20:	1acb      	subs	r3, r1, r3
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8000a22:	4293      	cmp	r3, r2
 8000a24:	bfa8      	it	ge
 8000a26:	4613      	movge	r3, r2
	uint16_t numberOfdataCanCopy =
 8000a28:	82bb      	strh	r3, [r7, #20]
	//copy data to the buffer
	memcpy(&(uart->TxBuffer[uart->TxHead]), pData, numberOfdataCanCopy);
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	689b      	ldr	r3, [r3, #8]
 8000a2e:	68fa      	ldr	r2, [r7, #12]
 8000a30:	89d2      	ldrh	r2, [r2, #14]
 8000a32:	4413      	add	r3, r2
 8000a34:	8aba      	ldrh	r2, [r7, #20]
 8000a36:	68b9      	ldr	r1, [r7, #8]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f002 fce9 	bl	8003410 <memcpy>

	//Move Head to new position

	uart->TxHead = (uart->TxHead + lenAddBuffer) % uart->TxLen;
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	89db      	ldrh	r3, [r3, #14]
 8000a42:	461a      	mov	r2, r3
 8000a44:	8afb      	ldrh	r3, [r7, #22]
 8000a46:	4413      	add	r3, r2
 8000a48:	68fa      	ldr	r2, [r7, #12]
 8000a4a:	8892      	ldrh	r2, [r2, #4]
 8000a4c:	fb93 f1f2 	sdiv	r1, r3, r2
 8000a50:	fb02 f201 	mul.w	r2, r2, r1
 8000a54:	1a9b      	subs	r3, r3, r2
 8000a56:	b29a      	uxth	r2, r3
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	81da      	strh	r2, [r3, #14]
	//Check that we copy all data That We can?
	if (lenAddBuffer != numberOfdataCanCopy)
 8000a5c:	8afa      	ldrh	r2, [r7, #22]
 8000a5e:	8abb      	ldrh	r3, [r7, #20]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d00a      	beq.n	8000a7a <UARTTxWrite+0x82>
	{
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	6898      	ldr	r0, [r3, #8]
 8000a68:	8abb      	ldrh	r3, [r7, #20]
 8000a6a:	68ba      	ldr	r2, [r7, #8]
 8000a6c:	18d1      	adds	r1, r2, r3
				lenAddBuffer - numberOfdataCanCopy);
 8000a6e:	8afa      	ldrh	r2, [r7, #22]
 8000a70:	8abb      	ldrh	r3, [r7, #20]
 8000a72:	1ad3      	subs	r3, r2, r3
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8000a74:	461a      	mov	r2, r3
 8000a76:	f002 fccb 	bl	8003410 <memcpy>
	}
	UARTTxDumpBuffer(uart);
 8000a7a:	68f8      	ldr	r0, [r7, #12]
 8000a7c:	f7ff ff6c 	bl	8000958 <UARTTxDumpBuffer>

}
 8000a80:	bf00      	nop
 8000a82:	3718      	adds	r7, #24
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}

08000a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a8c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a8e:	e7fe      	b.n	8000a8e <Error_Handler+0x6>

08000a90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	607b      	str	r3, [r7, #4]
 8000a9a:	4b10      	ldr	r3, [pc, #64]	; (8000adc <HAL_MspInit+0x4c>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9e:	4a0f      	ldr	r2, [pc, #60]	; (8000adc <HAL_MspInit+0x4c>)
 8000aa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8000aa6:	4b0d      	ldr	r3, [pc, #52]	; (8000adc <HAL_MspInit+0x4c>)
 8000aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	603b      	str	r3, [r7, #0]
 8000ab6:	4b09      	ldr	r3, [pc, #36]	; (8000adc <HAL_MspInit+0x4c>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aba:	4a08      	ldr	r2, [pc, #32]	; (8000adc <HAL_MspInit+0x4c>)
 8000abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ac2:	4b06      	ldr	r3, [pc, #24]	; (8000adc <HAL_MspInit+0x4c>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aca:	603b      	str	r3, [r7, #0]
 8000acc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ace:	2007      	movs	r0, #7
 8000ad0:	f000 faba 	bl	8001048 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad4:	bf00      	nop
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40023800 	.word	0x40023800

08000ae0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	; 0x28
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a4b      	ldr	r2, [pc, #300]	; (8000c2c <HAL_UART_MspInit+0x14c>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	f040 8090 	bne.w	8000c24 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b04:	2300      	movs	r3, #0
 8000b06:	613b      	str	r3, [r7, #16]
 8000b08:	4b49      	ldr	r3, [pc, #292]	; (8000c30 <HAL_UART_MspInit+0x150>)
 8000b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0c:	4a48      	ldr	r2, [pc, #288]	; (8000c30 <HAL_UART_MspInit+0x150>)
 8000b0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b12:	6413      	str	r3, [r2, #64]	; 0x40
 8000b14:	4b46      	ldr	r3, [pc, #280]	; (8000c30 <HAL_UART_MspInit+0x150>)
 8000b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b1c:	613b      	str	r3, [r7, #16]
 8000b1e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b20:	2300      	movs	r3, #0
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	4b42      	ldr	r3, [pc, #264]	; (8000c30 <HAL_UART_MspInit+0x150>)
 8000b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b28:	4a41      	ldr	r2, [pc, #260]	; (8000c30 <HAL_UART_MspInit+0x150>)
 8000b2a:	f043 0301 	orr.w	r3, r3, #1
 8000b2e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b30:	4b3f      	ldr	r3, [pc, #252]	; (8000c30 <HAL_UART_MspInit+0x150>)
 8000b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b34:	f003 0301 	and.w	r3, r3, #1
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b3c:	230c      	movs	r3, #12
 8000b3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b40:	2302      	movs	r3, #2
 8000b42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b4c:	2307      	movs	r3, #7
 8000b4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b50:	f107 0314 	add.w	r3, r7, #20
 8000b54:	4619      	mov	r1, r3
 8000b56:	4837      	ldr	r0, [pc, #220]	; (8000c34 <HAL_UART_MspInit+0x154>)
 8000b58:	f000 fe48 	bl	80017ec <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000b5c:	4b36      	ldr	r3, [pc, #216]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000b5e:	4a37      	ldr	r2, [pc, #220]	; (8000c3c <HAL_UART_MspInit+0x15c>)
 8000b60:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000b62:	4b35      	ldr	r3, [pc, #212]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000b64:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b68:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b6a:	4b33      	ldr	r3, [pc, #204]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b70:	4b31      	ldr	r3, [pc, #196]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b76:	4b30      	ldr	r3, [pc, #192]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000b78:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b7c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b7e:	4b2e      	ldr	r3, [pc, #184]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b84:	4b2c      	ldr	r3, [pc, #176]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000b8a:	4b2b      	ldr	r3, [pc, #172]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b90:	4b29      	ldr	r3, [pc, #164]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b96:	4b28      	ldr	r3, [pc, #160]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000b9c:	4826      	ldr	r0, [pc, #152]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000b9e:	f000 fa95 	bl	80010cc <HAL_DMA_Init>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8000ba8:	f7ff ff6e 	bl	8000a88 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	4a22      	ldr	r2, [pc, #136]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000bb0:	635a      	str	r2, [r3, #52]	; 0x34
 8000bb2:	4a21      	ldr	r2, [pc, #132]	; (8000c38 <HAL_UART_MspInit+0x158>)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8000bb8:	4b21      	ldr	r3, [pc, #132]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000bba:	4a22      	ldr	r2, [pc, #136]	; (8000c44 <HAL_UART_MspInit+0x164>)
 8000bbc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8000bbe:	4b20      	ldr	r3, [pc, #128]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000bc0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000bc4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000bc6:	4b1e      	ldr	r3, [pc, #120]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000bc8:	2240      	movs	r2, #64	; 0x40
 8000bca:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bcc:	4b1c      	ldr	r3, [pc, #112]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000bd2:	4b1b      	ldr	r3, [pc, #108]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000bd4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000bd8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bda:	4b19      	ldr	r3, [pc, #100]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000be0:	4b17      	ldr	r3, [pc, #92]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000be6:	4b16      	ldr	r3, [pc, #88]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000bec:	4b14      	ldr	r3, [pc, #80]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000bf2:	4b13      	ldr	r3, [pc, #76]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000bf8:	4811      	ldr	r0, [pc, #68]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000bfa:	f000 fa67 	bl	80010cc <HAL_DMA_Init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8000c04:	f7ff ff40 	bl	8000a88 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	4a0d      	ldr	r2, [pc, #52]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000c0c:	631a      	str	r2, [r3, #48]	; 0x30
 8000c0e:	4a0c      	ldr	r2, [pc, #48]	; (8000c40 <HAL_UART_MspInit+0x160>)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c14:	2200      	movs	r2, #0
 8000c16:	2100      	movs	r1, #0
 8000c18:	2026      	movs	r0, #38	; 0x26
 8000c1a:	f000 fa20 	bl	800105e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c1e:	2026      	movs	r0, #38	; 0x26
 8000c20:	f000 fa39 	bl	8001096 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c24:	bf00      	nop
 8000c26:	3728      	adds	r7, #40	; 0x28
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	40004400 	.word	0x40004400
 8000c30:	40023800 	.word	0x40023800
 8000c34:	40020000 	.word	0x40020000
 8000c38:	200000b4 	.word	0x200000b4
 8000c3c:	40026088 	.word	0x40026088
 8000c40:	20000114 	.word	0x20000114
 8000c44:	400260a0 	.word	0x400260a0

08000c48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c4c:	e7fe      	b.n	8000c4c <NMI_Handler+0x4>

08000c4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c52:	e7fe      	b.n	8000c52 <HardFault_Handler+0x4>

08000c54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c58:	e7fe      	b.n	8000c58 <MemManage_Handler+0x4>

08000c5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c5e:	e7fe      	b.n	8000c5e <BusFault_Handler+0x4>

08000c60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c64:	e7fe      	b.n	8000c64 <UsageFault_Handler+0x4>

08000c66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c66:	b480      	push	{r7}
 8000c68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c6a:	bf00      	nop
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr

08000c74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr

08000c82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c82:	b480      	push	{r7}
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c94:	f000 f8e8 	bl	8000e68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c98:	bf00      	nop
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000ca0:	4802      	ldr	r0, [pc, #8]	; (8000cac <DMA1_Stream5_IRQHandler+0x10>)
 8000ca2:	f000 fb3b 	bl	800131c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000ca6:	bf00      	nop
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	200000b4 	.word	0x200000b4

08000cb0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000cb4:	4802      	ldr	r0, [pc, #8]	; (8000cc0 <DMA1_Stream6_IRQHandler+0x10>)
 8000cb6:	f000 fb31 	bl	800131c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	20000114 	.word	0x20000114

08000cc4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000cc8:	4802      	ldr	r0, [pc, #8]	; (8000cd4 <USART2_IRQHandler+0x10>)
 8000cca:	f001 fcc7 	bl	800265c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	20000174 	.word	0x20000174

08000cd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ce0:	4a14      	ldr	r2, [pc, #80]	; (8000d34 <_sbrk+0x5c>)
 8000ce2:	4b15      	ldr	r3, [pc, #84]	; (8000d38 <_sbrk+0x60>)
 8000ce4:	1ad3      	subs	r3, r2, r3
 8000ce6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cec:	4b13      	ldr	r3, [pc, #76]	; (8000d3c <_sbrk+0x64>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d102      	bne.n	8000cfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cf4:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <_sbrk+0x64>)
 8000cf6:	4a12      	ldr	r2, [pc, #72]	; (8000d40 <_sbrk+0x68>)
 8000cf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cfa:	4b10      	ldr	r3, [pc, #64]	; (8000d3c <_sbrk+0x64>)
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4413      	add	r3, r2
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d207      	bcs.n	8000d18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d08:	f002 fb58 	bl	80033bc <__errno>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	230c      	movs	r3, #12
 8000d10:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000d12:	f04f 33ff 	mov.w	r3, #4294967295
 8000d16:	e009      	b.n	8000d2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d18:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <_sbrk+0x64>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d1e:	4b07      	ldr	r3, [pc, #28]	; (8000d3c <_sbrk+0x64>)
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	4413      	add	r3, r2
 8000d26:	4a05      	ldr	r2, [pc, #20]	; (8000d3c <_sbrk+0x64>)
 8000d28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d2a:	68fb      	ldr	r3, [r7, #12]
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3718      	adds	r7, #24
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	20020000 	.word	0x20020000
 8000d38:	00000400 	.word	0x00000400
 8000d3c:	200000a8 	.word	0x200000a8
 8000d40:	200001c0 	.word	0x200001c0

08000d44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d48:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <SystemInit+0x28>)
 8000d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d4e:	4a07      	ldr	r2, [pc, #28]	; (8000d6c <SystemInit+0x28>)
 8000d50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <SystemInit+0x28>)
 8000d5a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d5e:	609a      	str	r2, [r3, #8]
#endif
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000da8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000d74:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000d76:	e003      	b.n	8000d80 <LoopCopyDataInit>

08000d78 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000d78:	4b0c      	ldr	r3, [pc, #48]	; (8000dac <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000d7a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000d7c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000d7e:	3104      	adds	r1, #4

08000d80 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000d80:	480b      	ldr	r0, [pc, #44]	; (8000db0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000d82:	4b0c      	ldr	r3, [pc, #48]	; (8000db4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000d84:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000d86:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000d88:	d3f6      	bcc.n	8000d78 <CopyDataInit>
  ldr  r2, =_sbss
 8000d8a:	4a0b      	ldr	r2, [pc, #44]	; (8000db8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000d8c:	e002      	b.n	8000d94 <LoopFillZerobss>

08000d8e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000d8e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000d90:	f842 3b04 	str.w	r3, [r2], #4

08000d94 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000d94:	4b09      	ldr	r3, [pc, #36]	; (8000dbc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000d96:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000d98:	d3f9      	bcc.n	8000d8e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d9a:	f7ff ffd3 	bl	8000d44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d9e:	f002 fb13 	bl	80033c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000da2:	f7ff fbf5 	bl	8000590 <main>
  bx  lr    
 8000da6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000da8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000dac:	08003cd8 	.word	0x08003cd8
  ldr  r0, =_sdata
 8000db0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000db4:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000db8:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000dbc:	200001bc 	.word	0x200001bc

08000dc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dc0:	e7fe      	b.n	8000dc0 <ADC_IRQHandler>
	...

08000dc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dc8:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <HAL_Init+0x40>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a0d      	ldr	r2, [pc, #52]	; (8000e04 <HAL_Init+0x40>)
 8000dce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dd4:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <HAL_Init+0x40>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a0a      	ldr	r2, [pc, #40]	; (8000e04 <HAL_Init+0x40>)
 8000dda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de0:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <HAL_Init+0x40>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a07      	ldr	r2, [pc, #28]	; (8000e04 <HAL_Init+0x40>)
 8000de6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dec:	2003      	movs	r0, #3
 8000dee:	f000 f92b 	bl	8001048 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000df2:	2000      	movs	r0, #0
 8000df4:	f000 f808 	bl	8000e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000df8:	f7ff fe4a 	bl	8000a90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dfc:	2300      	movs	r3, #0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40023c00 	.word	0x40023c00

08000e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e10:	4b12      	ldr	r3, [pc, #72]	; (8000e5c <HAL_InitTick+0x54>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4b12      	ldr	r3, [pc, #72]	; (8000e60 <HAL_InitTick+0x58>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 f943 	bl	80010b2 <HAL_SYSTICK_Config>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	e00e      	b.n	8000e54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2b0f      	cmp	r3, #15
 8000e3a:	d80a      	bhi.n	8000e52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	6879      	ldr	r1, [r7, #4]
 8000e40:	f04f 30ff 	mov.w	r0, #4294967295
 8000e44:	f000 f90b 	bl	800105e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e48:	4a06      	ldr	r2, [pc, #24]	; (8000e64 <HAL_InitTick+0x5c>)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	e000      	b.n	8000e54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000000 	.word	0x20000000
 8000e60:	20000008 	.word	0x20000008
 8000e64:	20000004 	.word	0x20000004

08000e68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <HAL_IncTick+0x20>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <HAL_IncTick+0x24>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4413      	add	r3, r2
 8000e78:	4a04      	ldr	r2, [pc, #16]	; (8000e8c <HAL_IncTick+0x24>)
 8000e7a:	6013      	str	r3, [r2, #0]
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	20000008 	.word	0x20000008
 8000e8c:	200001b4 	.word	0x200001b4

08000e90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return uwTick;
 8000e94:	4b03      	ldr	r3, [pc, #12]	; (8000ea4 <HAL_GetTick+0x14>)
 8000e96:	681b      	ldr	r3, [r3, #0]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	200001b4 	.word	0x200001b4

08000ea8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f003 0307 	and.w	r3, r3, #7
 8000eb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eb8:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <__NVIC_SetPriorityGrouping+0x44>)
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ebe:	68ba      	ldr	r2, [r7, #8]
 8000ec0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ed0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ed4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ed8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eda:	4a04      	ldr	r2, [pc, #16]	; (8000eec <__NVIC_SetPriorityGrouping+0x44>)
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	60d3      	str	r3, [r2, #12]
}
 8000ee0:	bf00      	nop
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	e000ed00 	.word	0xe000ed00

08000ef0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ef4:	4b04      	ldr	r3, [pc, #16]	; (8000f08 <__NVIC_GetPriorityGrouping+0x18>)
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	0a1b      	lsrs	r3, r3, #8
 8000efa:	f003 0307 	and.w	r3, r3, #7
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	db0b      	blt.n	8000f36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	f003 021f 	and.w	r2, r3, #31
 8000f24:	4907      	ldr	r1, [pc, #28]	; (8000f44 <__NVIC_EnableIRQ+0x38>)
 8000f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2a:	095b      	lsrs	r3, r3, #5
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f36:	bf00      	nop
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	e000e100 	.word	0xe000e100

08000f48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	6039      	str	r1, [r7, #0]
 8000f52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	db0a      	blt.n	8000f72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	b2da      	uxtb	r2, r3
 8000f60:	490c      	ldr	r1, [pc, #48]	; (8000f94 <__NVIC_SetPriority+0x4c>)
 8000f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f66:	0112      	lsls	r2, r2, #4
 8000f68:	b2d2      	uxtb	r2, r2
 8000f6a:	440b      	add	r3, r1
 8000f6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f70:	e00a      	b.n	8000f88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	b2da      	uxtb	r2, r3
 8000f76:	4908      	ldr	r1, [pc, #32]	; (8000f98 <__NVIC_SetPriority+0x50>)
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	f003 030f 	and.w	r3, r3, #15
 8000f7e:	3b04      	subs	r3, #4
 8000f80:	0112      	lsls	r2, r2, #4
 8000f82:	b2d2      	uxtb	r2, r2
 8000f84:	440b      	add	r3, r1
 8000f86:	761a      	strb	r2, [r3, #24]
}
 8000f88:	bf00      	nop
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	e000e100 	.word	0xe000e100
 8000f98:	e000ed00 	.word	0xe000ed00

08000f9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b089      	sub	sp, #36	; 0x24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	f003 0307 	and.w	r3, r3, #7
 8000fae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	f1c3 0307 	rsb	r3, r3, #7
 8000fb6:	2b04      	cmp	r3, #4
 8000fb8:	bf28      	it	cs
 8000fba:	2304      	movcs	r3, #4
 8000fbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	3304      	adds	r3, #4
 8000fc2:	2b06      	cmp	r3, #6
 8000fc4:	d902      	bls.n	8000fcc <NVIC_EncodePriority+0x30>
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	3b03      	subs	r3, #3
 8000fca:	e000      	b.n	8000fce <NVIC_EncodePriority+0x32>
 8000fcc:	2300      	movs	r3, #0
 8000fce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fda:	43da      	mvns	r2, r3
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	401a      	ands	r2, r3
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fe4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	fa01 f303 	lsl.w	r3, r1, r3
 8000fee:	43d9      	mvns	r1, r3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff4:	4313      	orrs	r3, r2
         );
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3724      	adds	r7, #36	; 0x24
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
	...

08001004 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3b01      	subs	r3, #1
 8001010:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001014:	d301      	bcc.n	800101a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001016:	2301      	movs	r3, #1
 8001018:	e00f      	b.n	800103a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800101a:	4a0a      	ldr	r2, [pc, #40]	; (8001044 <SysTick_Config+0x40>)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	3b01      	subs	r3, #1
 8001020:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001022:	210f      	movs	r1, #15
 8001024:	f04f 30ff 	mov.w	r0, #4294967295
 8001028:	f7ff ff8e 	bl	8000f48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800102c:	4b05      	ldr	r3, [pc, #20]	; (8001044 <SysTick_Config+0x40>)
 800102e:	2200      	movs	r2, #0
 8001030:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001032:	4b04      	ldr	r3, [pc, #16]	; (8001044 <SysTick_Config+0x40>)
 8001034:	2207      	movs	r2, #7
 8001036:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	e000e010 	.word	0xe000e010

08001048 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff ff29 	bl	8000ea8 <__NVIC_SetPriorityGrouping>
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800105e:	b580      	push	{r7, lr}
 8001060:	b086      	sub	sp, #24
 8001062:	af00      	add	r7, sp, #0
 8001064:	4603      	mov	r3, r0
 8001066:	60b9      	str	r1, [r7, #8]
 8001068:	607a      	str	r2, [r7, #4]
 800106a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001070:	f7ff ff3e 	bl	8000ef0 <__NVIC_GetPriorityGrouping>
 8001074:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	68b9      	ldr	r1, [r7, #8]
 800107a:	6978      	ldr	r0, [r7, #20]
 800107c:	f7ff ff8e 	bl	8000f9c <NVIC_EncodePriority>
 8001080:	4602      	mov	r2, r0
 8001082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001086:	4611      	mov	r1, r2
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff ff5d 	bl	8000f48 <__NVIC_SetPriority>
}
 800108e:	bf00      	nop
 8001090:	3718      	adds	r7, #24
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b082      	sub	sp, #8
 800109a:	af00      	add	r7, sp, #0
 800109c:	4603      	mov	r3, r0
 800109e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ff31 	bl	8000f0c <__NVIC_EnableIRQ>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff ffa2 	bl	8001004 <SysTick_Config>
 80010c0:	4603      	mov	r3, r0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80010d8:	f7ff feda 	bl	8000e90 <HAL_GetTick>
 80010dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d101      	bne.n	80010e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e099      	b.n	800121c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2200      	movs	r2, #0
 80010ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2202      	movs	r2, #2
 80010f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f022 0201 	bic.w	r2, r2, #1
 8001106:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001108:	e00f      	b.n	800112a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800110a:	f7ff fec1 	bl	8000e90 <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b05      	cmp	r3, #5
 8001116:	d908      	bls.n	800112a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2220      	movs	r2, #32
 800111c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2203      	movs	r2, #3
 8001122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001126:	2303      	movs	r3, #3
 8001128:	e078      	b.n	800121c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f003 0301 	and.w	r3, r3, #1
 8001134:	2b00      	cmp	r3, #0
 8001136:	d1e8      	bne.n	800110a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001140:	697a      	ldr	r2, [r7, #20]
 8001142:	4b38      	ldr	r3, [pc, #224]	; (8001224 <HAL_DMA_Init+0x158>)
 8001144:	4013      	ands	r3, r2
 8001146:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685a      	ldr	r2, [r3, #4]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001156:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	691b      	ldr	r3, [r3, #16]
 800115c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001162:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800116e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	4313      	orrs	r3, r2
 800117a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001180:	2b04      	cmp	r3, #4
 8001182:	d107      	bne.n	8001194 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118c:	4313      	orrs	r3, r2
 800118e:	697a      	ldr	r2, [r7, #20]
 8001190:	4313      	orrs	r3, r2
 8001192:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	697a      	ldr	r2, [r7, #20]
 800119a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	695b      	ldr	r3, [r3, #20]
 80011a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	f023 0307 	bic.w	r3, r3, #7
 80011aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b0:	697a      	ldr	r2, [r7, #20]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	d117      	bne.n	80011ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011c2:	697a      	ldr	r2, [r7, #20]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d00e      	beq.n	80011ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f000 fa91 	bl	80016f8 <DMA_CheckFifoParam>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d008      	beq.n	80011ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2240      	movs	r2, #64	; 0x40
 80011e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2201      	movs	r2, #1
 80011e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80011ea:	2301      	movs	r3, #1
 80011ec:	e016      	b.n	800121c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	697a      	ldr	r2, [r7, #20]
 80011f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f000 fa48 	bl	800168c <DMA_CalcBaseAndBitshift>
 80011fc:	4603      	mov	r3, r0
 80011fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001204:	223f      	movs	r2, #63	; 0x3f
 8001206:	409a      	lsls	r2, r3
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2200      	movs	r2, #0
 8001210:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2201      	movs	r2, #1
 8001216:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800121a:	2300      	movs	r3, #0
}
 800121c:	4618      	mov	r0, r3
 800121e:	3718      	adds	r7, #24
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	f010803f 	.word	0xf010803f

08001228 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
 8001234:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001236:	2300      	movs	r3, #0
 8001238:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800123e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001246:	2b01      	cmp	r3, #1
 8001248:	d101      	bne.n	800124e <HAL_DMA_Start_IT+0x26>
 800124a:	2302      	movs	r3, #2
 800124c:	e040      	b.n	80012d0 <HAL_DMA_Start_IT+0xa8>
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2201      	movs	r2, #1
 8001252:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800125c:	b2db      	uxtb	r3, r3
 800125e:	2b01      	cmp	r3, #1
 8001260:	d12f      	bne.n	80012c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	2202      	movs	r2, #2
 8001266:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	2200      	movs	r2, #0
 800126e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	68b9      	ldr	r1, [r7, #8]
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f000 f9da 	bl	8001630 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001280:	223f      	movs	r2, #63	; 0x3f
 8001282:	409a      	lsls	r2, r3
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f042 0216 	orr.w	r2, r2, #22
 8001296:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129c:	2b00      	cmp	r3, #0
 800129e:	d007      	beq.n	80012b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f042 0208 	orr.w	r2, r2, #8
 80012ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f042 0201 	orr.w	r2, r2, #1
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	e005      	b.n	80012ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2200      	movs	r2, #0
 80012c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80012ca:	2302      	movs	r3, #2
 80012cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80012ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3718      	adds	r7, #24
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d004      	beq.n	80012f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2280      	movs	r2, #128	; 0x80
 80012f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e00c      	b.n	8001310 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2205      	movs	r2, #5
 80012fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f022 0201 	bic.w	r2, r2, #1
 800130c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800130e:	2300      	movs	r3, #0
}
 8001310:	4618      	mov	r0, r3
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001328:	4b92      	ldr	r3, [pc, #584]	; (8001574 <HAL_DMA_IRQHandler+0x258>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a92      	ldr	r2, [pc, #584]	; (8001578 <HAL_DMA_IRQHandler+0x25c>)
 800132e:	fba2 2303 	umull	r2, r3, r2, r3
 8001332:	0a9b      	lsrs	r3, r3, #10
 8001334:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800133a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001346:	2208      	movs	r2, #8
 8001348:	409a      	lsls	r2, r3
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	4013      	ands	r3, r2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d01a      	beq.n	8001388 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0304 	and.w	r3, r3, #4
 800135c:	2b00      	cmp	r3, #0
 800135e:	d013      	beq.n	8001388 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f022 0204 	bic.w	r2, r2, #4
 800136e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001374:	2208      	movs	r2, #8
 8001376:	409a      	lsls	r2, r3
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001380:	f043 0201 	orr.w	r2, r3, #1
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800138c:	2201      	movs	r2, #1
 800138e:	409a      	lsls	r2, r3
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4013      	ands	r3, r2
 8001394:	2b00      	cmp	r3, #0
 8001396:	d012      	beq.n	80013be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	695b      	ldr	r3, [r3, #20]
 800139e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d00b      	beq.n	80013be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013aa:	2201      	movs	r2, #1
 80013ac:	409a      	lsls	r2, r3
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013b6:	f043 0202 	orr.w	r2, r3, #2
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013c2:	2204      	movs	r2, #4
 80013c4:	409a      	lsls	r2, r3
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	4013      	ands	r3, r2
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d012      	beq.n	80013f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f003 0302 	and.w	r3, r3, #2
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d00b      	beq.n	80013f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013e0:	2204      	movs	r2, #4
 80013e2:	409a      	lsls	r2, r3
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013ec:	f043 0204 	orr.w	r2, r3, #4
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013f8:	2210      	movs	r2, #16
 80013fa:	409a      	lsls	r2, r3
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	4013      	ands	r3, r2
 8001400:	2b00      	cmp	r3, #0
 8001402:	d043      	beq.n	800148c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0308 	and.w	r3, r3, #8
 800140e:	2b00      	cmp	r3, #0
 8001410:	d03c      	beq.n	800148c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001416:	2210      	movs	r2, #16
 8001418:	409a      	lsls	r2, r3
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d018      	beq.n	800145e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d108      	bne.n	800144c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143e:	2b00      	cmp	r3, #0
 8001440:	d024      	beq.n	800148c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	4798      	blx	r3
 800144a:	e01f      	b.n	800148c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001450:	2b00      	cmp	r3, #0
 8001452:	d01b      	beq.n	800148c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	4798      	blx	r3
 800145c:	e016      	b.n	800148c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001468:	2b00      	cmp	r3, #0
 800146a:	d107      	bne.n	800147c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f022 0208 	bic.w	r2, r2, #8
 800147a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001480:	2b00      	cmp	r3, #0
 8001482:	d003      	beq.n	800148c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001490:	2220      	movs	r2, #32
 8001492:	409a      	lsls	r2, r3
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	4013      	ands	r3, r2
 8001498:	2b00      	cmp	r3, #0
 800149a:	f000 808e 	beq.w	80015ba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f003 0310 	and.w	r3, r3, #16
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	f000 8086 	beq.w	80015ba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014b2:	2220      	movs	r2, #32
 80014b4:	409a      	lsls	r2, r3
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b05      	cmp	r3, #5
 80014c4:	d136      	bne.n	8001534 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f022 0216 	bic.w	r2, r2, #22
 80014d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	695a      	ldr	r2, [r3, #20]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d103      	bne.n	80014f6 <HAL_DMA_IRQHandler+0x1da>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d007      	beq.n	8001506 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f022 0208 	bic.w	r2, r2, #8
 8001504:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800150a:	223f      	movs	r2, #63	; 0x3f
 800150c:	409a      	lsls	r2, r3
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2201      	movs	r2, #1
 800151e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001526:	2b00      	cmp	r3, #0
 8001528:	d07d      	beq.n	8001626 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	4798      	blx	r3
        }
        return;
 8001532:	e078      	b.n	8001626 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d01c      	beq.n	800157c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d108      	bne.n	8001562 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001554:	2b00      	cmp	r3, #0
 8001556:	d030      	beq.n	80015ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	4798      	blx	r3
 8001560:	e02b      	b.n	80015ba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001566:	2b00      	cmp	r3, #0
 8001568:	d027      	beq.n	80015ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	4798      	blx	r3
 8001572:	e022      	b.n	80015ba <HAL_DMA_IRQHandler+0x29e>
 8001574:	20000000 	.word	0x20000000
 8001578:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001586:	2b00      	cmp	r3, #0
 8001588:	d10f      	bne.n	80015aa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f022 0210 	bic.w	r2, r2, #16
 8001598:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2200      	movs	r2, #0
 800159e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2201      	movs	r2, #1
 80015a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d003      	beq.n	80015ba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d032      	beq.n	8001628 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d022      	beq.n	8001614 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2205      	movs	r2, #5
 80015d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f022 0201 	bic.w	r2, r2, #1
 80015e4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	3301      	adds	r3, #1
 80015ea:	60bb      	str	r3, [r7, #8]
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d307      	bcc.n	8001602 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d1f2      	bne.n	80015e6 <HAL_DMA_IRQHandler+0x2ca>
 8001600:	e000      	b.n	8001604 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001602:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2200      	movs	r2, #0
 8001608:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2201      	movs	r2, #1
 8001610:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001618:	2b00      	cmp	r3, #0
 800161a:	d005      	beq.n	8001628 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	4798      	blx	r3
 8001624:	e000      	b.n	8001628 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001626:	bf00      	nop
    }
  }
}
 8001628:	3718      	adds	r7, #24
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop

08001630 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
 800163c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800164c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	683a      	ldr	r2, [r7, #0]
 8001654:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	2b40      	cmp	r3, #64	; 0x40
 800165c:	d108      	bne.n	8001670 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	68ba      	ldr	r2, [r7, #8]
 800166c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800166e:	e007      	b.n	8001680 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	68ba      	ldr	r2, [r7, #8]
 8001676:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	60da      	str	r2, [r3, #12]
}
 8001680:	bf00      	nop
 8001682:	3714      	adds	r7, #20
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	b2db      	uxtb	r3, r3
 800169a:	3b10      	subs	r3, #16
 800169c:	4a14      	ldr	r2, [pc, #80]	; (80016f0 <DMA_CalcBaseAndBitshift+0x64>)
 800169e:	fba2 2303 	umull	r2, r3, r2, r3
 80016a2:	091b      	lsrs	r3, r3, #4
 80016a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80016a6:	4a13      	ldr	r2, [pc, #76]	; (80016f4 <DMA_CalcBaseAndBitshift+0x68>)
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	4413      	add	r3, r2
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	461a      	mov	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2b03      	cmp	r3, #3
 80016b8:	d909      	bls.n	80016ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80016c2:	f023 0303 	bic.w	r3, r3, #3
 80016c6:	1d1a      	adds	r2, r3, #4
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	659a      	str	r2, [r3, #88]	; 0x58
 80016cc:	e007      	b.n	80016de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80016d6:	f023 0303 	bic.w	r3, r3, #3
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3714      	adds	r7, #20
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	aaaaaaab 	.word	0xaaaaaaab
 80016f4:	08003c8c 	.word	0x08003c8c

080016f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001700:	2300      	movs	r3, #0
 8001702:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001708:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	699b      	ldr	r3, [r3, #24]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d11f      	bne.n	8001752 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	2b03      	cmp	r3, #3
 8001716:	d855      	bhi.n	80017c4 <DMA_CheckFifoParam+0xcc>
 8001718:	a201      	add	r2, pc, #4	; (adr r2, 8001720 <DMA_CheckFifoParam+0x28>)
 800171a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800171e:	bf00      	nop
 8001720:	08001731 	.word	0x08001731
 8001724:	08001743 	.word	0x08001743
 8001728:	08001731 	.word	0x08001731
 800172c:	080017c5 	.word	0x080017c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001734:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d045      	beq.n	80017c8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001740:	e042      	b.n	80017c8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001746:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800174a:	d13f      	bne.n	80017cc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001750:	e03c      	b.n	80017cc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	699b      	ldr	r3, [r3, #24]
 8001756:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800175a:	d121      	bne.n	80017a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	2b03      	cmp	r3, #3
 8001760:	d836      	bhi.n	80017d0 <DMA_CheckFifoParam+0xd8>
 8001762:	a201      	add	r2, pc, #4	; (adr r2, 8001768 <DMA_CheckFifoParam+0x70>)
 8001764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001768:	08001779 	.word	0x08001779
 800176c:	0800177f 	.word	0x0800177f
 8001770:	08001779 	.word	0x08001779
 8001774:	08001791 	.word	0x08001791
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	73fb      	strb	r3, [r7, #15]
      break;
 800177c:	e02f      	b.n	80017de <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001782:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d024      	beq.n	80017d4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800178e:	e021      	b.n	80017d4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001794:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001798:	d11e      	bne.n	80017d8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800179e:	e01b      	b.n	80017d8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d902      	bls.n	80017ac <DMA_CheckFifoParam+0xb4>
 80017a6:	2b03      	cmp	r3, #3
 80017a8:	d003      	beq.n	80017b2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80017aa:	e018      	b.n	80017de <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	73fb      	strb	r3, [r7, #15]
      break;
 80017b0:	e015      	b.n	80017de <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d00e      	beq.n	80017dc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	73fb      	strb	r3, [r7, #15]
      break;
 80017c2:	e00b      	b.n	80017dc <DMA_CheckFifoParam+0xe4>
      break;
 80017c4:	bf00      	nop
 80017c6:	e00a      	b.n	80017de <DMA_CheckFifoParam+0xe6>
      break;
 80017c8:	bf00      	nop
 80017ca:	e008      	b.n	80017de <DMA_CheckFifoParam+0xe6>
      break;
 80017cc:	bf00      	nop
 80017ce:	e006      	b.n	80017de <DMA_CheckFifoParam+0xe6>
      break;
 80017d0:	bf00      	nop
 80017d2:	e004      	b.n	80017de <DMA_CheckFifoParam+0xe6>
      break;
 80017d4:	bf00      	nop
 80017d6:	e002      	b.n	80017de <DMA_CheckFifoParam+0xe6>
      break;   
 80017d8:	bf00      	nop
 80017da:	e000      	b.n	80017de <DMA_CheckFifoParam+0xe6>
      break;
 80017dc:	bf00      	nop
    }
  } 
  
  return status; 
 80017de:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3714      	adds	r7, #20
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b089      	sub	sp, #36	; 0x24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017f6:	2300      	movs	r3, #0
 80017f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017fe:	2300      	movs	r3, #0
 8001800:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
 8001806:	e159      	b.n	8001abc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001808:	2201      	movs	r2, #1
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	697a      	ldr	r2, [r7, #20]
 8001818:	4013      	ands	r3, r2
 800181a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	429a      	cmp	r2, r3
 8001822:	f040 8148 	bne.w	8001ab6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d00b      	beq.n	8001846 <HAL_GPIO_Init+0x5a>
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b02      	cmp	r3, #2
 8001834:	d007      	beq.n	8001846 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800183a:	2b11      	cmp	r3, #17
 800183c:	d003      	beq.n	8001846 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	2b12      	cmp	r3, #18
 8001844:	d130      	bne.n	80018a8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	2203      	movs	r2, #3
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43db      	mvns	r3, r3
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	4013      	ands	r3, r2
 800185c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	68da      	ldr	r2, [r3, #12]
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	fa02 f303 	lsl.w	r3, r2, r3
 800186a:	69ba      	ldr	r2, [r7, #24]
 800186c:	4313      	orrs	r3, r2
 800186e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	69ba      	ldr	r2, [r7, #24]
 8001874:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800187c:	2201      	movs	r2, #1
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	43db      	mvns	r3, r3
 8001886:	69ba      	ldr	r2, [r7, #24]
 8001888:	4013      	ands	r3, r2
 800188a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	091b      	lsrs	r3, r3, #4
 8001892:	f003 0201 	and.w	r2, r3, #1
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	fa02 f303 	lsl.w	r3, r2, r3
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	4313      	orrs	r3, r2
 80018a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	69ba      	ldr	r2, [r7, #24]
 80018a6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	2203      	movs	r2, #3
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d003      	beq.n	80018e8 <HAL_GPIO_Init+0xfc>
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	2b12      	cmp	r3, #18
 80018e6:	d123      	bne.n	8001930 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	08da      	lsrs	r2, r3, #3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	3208      	adds	r2, #8
 80018f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	f003 0307 	and.w	r3, r3, #7
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	220f      	movs	r2, #15
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	4013      	ands	r3, r2
 800190a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	691a      	ldr	r2, [r3, #16]
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	4313      	orrs	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	08da      	lsrs	r2, r3, #3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	3208      	adds	r2, #8
 800192a:	69b9      	ldr	r1, [r7, #24]
 800192c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	2203      	movs	r2, #3
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	4013      	ands	r3, r2
 8001946:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f003 0203 	and.w	r2, r3, #3
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	4313      	orrs	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196c:	2b00      	cmp	r3, #0
 800196e:	f000 80a2 	beq.w	8001ab6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	4b56      	ldr	r3, [pc, #344]	; (8001ad0 <HAL_GPIO_Init+0x2e4>)
 8001978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197a:	4a55      	ldr	r2, [pc, #340]	; (8001ad0 <HAL_GPIO_Init+0x2e4>)
 800197c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001980:	6453      	str	r3, [r2, #68]	; 0x44
 8001982:	4b53      	ldr	r3, [pc, #332]	; (8001ad0 <HAL_GPIO_Init+0x2e4>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001986:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800198e:	4a51      	ldr	r2, [pc, #324]	; (8001ad4 <HAL_GPIO_Init+0x2e8>)
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	089b      	lsrs	r3, r3, #2
 8001994:	3302      	adds	r3, #2
 8001996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800199a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	f003 0303 	and.w	r3, r3, #3
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	220f      	movs	r2, #15
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	43db      	mvns	r3, r3
 80019ac:	69ba      	ldr	r2, [r7, #24]
 80019ae:	4013      	ands	r3, r2
 80019b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a48      	ldr	r2, [pc, #288]	; (8001ad8 <HAL_GPIO_Init+0x2ec>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d019      	beq.n	80019ee <HAL_GPIO_Init+0x202>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a47      	ldr	r2, [pc, #284]	; (8001adc <HAL_GPIO_Init+0x2f0>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d013      	beq.n	80019ea <HAL_GPIO_Init+0x1fe>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a46      	ldr	r2, [pc, #280]	; (8001ae0 <HAL_GPIO_Init+0x2f4>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d00d      	beq.n	80019e6 <HAL_GPIO_Init+0x1fa>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a45      	ldr	r2, [pc, #276]	; (8001ae4 <HAL_GPIO_Init+0x2f8>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d007      	beq.n	80019e2 <HAL_GPIO_Init+0x1f6>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a44      	ldr	r2, [pc, #272]	; (8001ae8 <HAL_GPIO_Init+0x2fc>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d101      	bne.n	80019de <HAL_GPIO_Init+0x1f2>
 80019da:	2304      	movs	r3, #4
 80019dc:	e008      	b.n	80019f0 <HAL_GPIO_Init+0x204>
 80019de:	2307      	movs	r3, #7
 80019e0:	e006      	b.n	80019f0 <HAL_GPIO_Init+0x204>
 80019e2:	2303      	movs	r3, #3
 80019e4:	e004      	b.n	80019f0 <HAL_GPIO_Init+0x204>
 80019e6:	2302      	movs	r3, #2
 80019e8:	e002      	b.n	80019f0 <HAL_GPIO_Init+0x204>
 80019ea:	2301      	movs	r3, #1
 80019ec:	e000      	b.n	80019f0 <HAL_GPIO_Init+0x204>
 80019ee:	2300      	movs	r3, #0
 80019f0:	69fa      	ldr	r2, [r7, #28]
 80019f2:	f002 0203 	and.w	r2, r2, #3
 80019f6:	0092      	lsls	r2, r2, #2
 80019f8:	4093      	lsls	r3, r2
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a00:	4934      	ldr	r1, [pc, #208]	; (8001ad4 <HAL_GPIO_Init+0x2e8>)
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	089b      	lsrs	r3, r3, #2
 8001a06:	3302      	adds	r3, #2
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a0e:	4b37      	ldr	r3, [pc, #220]	; (8001aec <HAL_GPIO_Init+0x300>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	43db      	mvns	r3, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d003      	beq.n	8001a32 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a32:	4a2e      	ldr	r2, [pc, #184]	; (8001aec <HAL_GPIO_Init+0x300>)
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a38:	4b2c      	ldr	r3, [pc, #176]	; (8001aec <HAL_GPIO_Init+0x300>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	43db      	mvns	r3, r3
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	4013      	ands	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d003      	beq.n	8001a5c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a5c:	4a23      	ldr	r2, [pc, #140]	; (8001aec <HAL_GPIO_Init+0x300>)
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a62:	4b22      	ldr	r3, [pc, #136]	; (8001aec <HAL_GPIO_Init+0x300>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	43db      	mvns	r3, r3
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d003      	beq.n	8001a86 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a86:	4a19      	ldr	r2, [pc, #100]	; (8001aec <HAL_GPIO_Init+0x300>)
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a8c:	4b17      	ldr	r3, [pc, #92]	; (8001aec <HAL_GPIO_Init+0x300>)
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	43db      	mvns	r3, r3
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d003      	beq.n	8001ab0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ab0:	4a0e      	ldr	r2, [pc, #56]	; (8001aec <HAL_GPIO_Init+0x300>)
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	61fb      	str	r3, [r7, #28]
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	2b0f      	cmp	r3, #15
 8001ac0:	f67f aea2 	bls.w	8001808 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ac4:	bf00      	nop
 8001ac6:	3724      	adds	r7, #36	; 0x24
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	40013800 	.word	0x40013800
 8001ad8:	40020000 	.word	0x40020000
 8001adc:	40020400 	.word	0x40020400
 8001ae0:	40020800 	.word	0x40020800
 8001ae4:	40020c00 	.word	0x40020c00
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	40013c00 	.word	0x40013c00

08001af0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	460b      	mov	r3, r1
 8001afa:	807b      	strh	r3, [r7, #2]
 8001afc:	4613      	mov	r3, r2
 8001afe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b00:	787b      	ldrb	r3, [r7, #1]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d003      	beq.n	8001b0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b06:	887a      	ldrh	r2, [r7, #2]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b0c:	e003      	b.n	8001b16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b0e:	887b      	ldrh	r3, [r7, #2]
 8001b10:	041a      	lsls	r2, r3, #16
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	619a      	str	r2, [r3, #24]
}
 8001b16:	bf00      	nop
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
	...

08001b24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e25b      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d075      	beq.n	8001c2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b42:	4ba3      	ldr	r3, [pc, #652]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f003 030c 	and.w	r3, r3, #12
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	d00c      	beq.n	8001b68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b4e:	4ba0      	ldr	r3, [pc, #640]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b56:	2b08      	cmp	r3, #8
 8001b58:	d112      	bne.n	8001b80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b5a:	4b9d      	ldr	r3, [pc, #628]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b66:	d10b      	bne.n	8001b80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b68:	4b99      	ldr	r3, [pc, #612]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d05b      	beq.n	8001c2c <HAL_RCC_OscConfig+0x108>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d157      	bne.n	8001c2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e236      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b88:	d106      	bne.n	8001b98 <HAL_RCC_OscConfig+0x74>
 8001b8a:	4b91      	ldr	r3, [pc, #580]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a90      	ldr	r2, [pc, #576]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001b90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	e01d      	b.n	8001bd4 <HAL_RCC_OscConfig+0xb0>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ba0:	d10c      	bne.n	8001bbc <HAL_RCC_OscConfig+0x98>
 8001ba2:	4b8b      	ldr	r3, [pc, #556]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a8a      	ldr	r2, [pc, #552]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001ba8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bac:	6013      	str	r3, [r2, #0]
 8001bae:	4b88      	ldr	r3, [pc, #544]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a87      	ldr	r2, [pc, #540]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	e00b      	b.n	8001bd4 <HAL_RCC_OscConfig+0xb0>
 8001bbc:	4b84      	ldr	r3, [pc, #528]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a83      	ldr	r2, [pc, #524]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001bc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bc6:	6013      	str	r3, [r2, #0]
 8001bc8:	4b81      	ldr	r3, [pc, #516]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a80      	ldr	r2, [pc, #512]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001bce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d013      	beq.n	8001c04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bdc:	f7ff f958 	bl	8000e90 <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001be4:	f7ff f954 	bl	8000e90 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b64      	cmp	r3, #100	; 0x64
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e1fb      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf6:	4b76      	ldr	r3, [pc, #472]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d0f0      	beq.n	8001be4 <HAL_RCC_OscConfig+0xc0>
 8001c02:	e014      	b.n	8001c2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c04:	f7ff f944 	bl	8000e90 <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c0c:	f7ff f940 	bl	8000e90 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b64      	cmp	r3, #100	; 0x64
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e1e7      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1e:	4b6c      	ldr	r3, [pc, #432]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1f0      	bne.n	8001c0c <HAL_RCC_OscConfig+0xe8>
 8001c2a:	e000      	b.n	8001c2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d063      	beq.n	8001d02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c3a:	4b65      	ldr	r3, [pc, #404]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f003 030c 	and.w	r3, r3, #12
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d00b      	beq.n	8001c5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c46:	4b62      	ldr	r3, [pc, #392]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c4e:	2b08      	cmp	r3, #8
 8001c50:	d11c      	bne.n	8001c8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c52:	4b5f      	ldr	r3, [pc, #380]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d116      	bne.n	8001c8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c5e:	4b5c      	ldr	r3, [pc, #368]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d005      	beq.n	8001c76 <HAL_RCC_OscConfig+0x152>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d001      	beq.n	8001c76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e1bb      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c76:	4b56      	ldr	r3, [pc, #344]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	4952      	ldr	r1, [pc, #328]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c8a:	e03a      	b.n	8001d02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d020      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c94:	4b4f      	ldr	r3, [pc, #316]	; (8001dd4 <HAL_RCC_OscConfig+0x2b0>)
 8001c96:	2201      	movs	r2, #1
 8001c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c9a:	f7ff f8f9 	bl	8000e90 <HAL_GetTick>
 8001c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca0:	e008      	b.n	8001cb4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ca2:	f7ff f8f5 	bl	8000e90 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e19c      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb4:	4b46      	ldr	r3, [pc, #280]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d0f0      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc0:	4b43      	ldr	r3, [pc, #268]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	4940      	ldr	r1, [pc, #256]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	600b      	str	r3, [r1, #0]
 8001cd4:	e015      	b.n	8001d02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cd6:	4b3f      	ldr	r3, [pc, #252]	; (8001dd4 <HAL_RCC_OscConfig+0x2b0>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cdc:	f7ff f8d8 	bl	8000e90 <HAL_GetTick>
 8001ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ce4:	f7ff f8d4 	bl	8000e90 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e17b      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf6:	4b36      	ldr	r3, [pc, #216]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1f0      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d030      	beq.n	8001d70 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d016      	beq.n	8001d44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d16:	4b30      	ldr	r3, [pc, #192]	; (8001dd8 <HAL_RCC_OscConfig+0x2b4>)
 8001d18:	2201      	movs	r2, #1
 8001d1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d1c:	f7ff f8b8 	bl	8000e90 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d24:	f7ff f8b4 	bl	8000e90 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e15b      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d36:	4b26      	ldr	r3, [pc, #152]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001d38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d0f0      	beq.n	8001d24 <HAL_RCC_OscConfig+0x200>
 8001d42:	e015      	b.n	8001d70 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d44:	4b24      	ldr	r3, [pc, #144]	; (8001dd8 <HAL_RCC_OscConfig+0x2b4>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d4a:	f7ff f8a1 	bl	8000e90 <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d50:	e008      	b.n	8001d64 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d52:	f7ff f89d 	bl	8000e90 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d901      	bls.n	8001d64 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e144      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d64:	4b1a      	ldr	r3, [pc, #104]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001d66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d68:	f003 0302 	and.w	r3, r3, #2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d1f0      	bne.n	8001d52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0304 	and.w	r3, r3, #4
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f000 80a0 	beq.w	8001ebe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d82:	4b13      	ldr	r3, [pc, #76]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d10f      	bne.n	8001dae <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60bb      	str	r3, [r7, #8]
 8001d92:	4b0f      	ldr	r3, [pc, #60]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	4a0e      	ldr	r2, [pc, #56]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9e:	4b0c      	ldr	r3, [pc, #48]	; (8001dd0 <HAL_RCC_OscConfig+0x2ac>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da6:	60bb      	str	r3, [r7, #8]
 8001da8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001daa:	2301      	movs	r3, #1
 8001dac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dae:	4b0b      	ldr	r3, [pc, #44]	; (8001ddc <HAL_RCC_OscConfig+0x2b8>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d121      	bne.n	8001dfe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dba:	4b08      	ldr	r3, [pc, #32]	; (8001ddc <HAL_RCC_OscConfig+0x2b8>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a07      	ldr	r2, [pc, #28]	; (8001ddc <HAL_RCC_OscConfig+0x2b8>)
 8001dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dc6:	f7ff f863 	bl	8000e90 <HAL_GetTick>
 8001dca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dcc:	e011      	b.n	8001df2 <HAL_RCC_OscConfig+0x2ce>
 8001dce:	bf00      	nop
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	42470000 	.word	0x42470000
 8001dd8:	42470e80 	.word	0x42470e80
 8001ddc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001de0:	f7ff f856 	bl	8000e90 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e0fd      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df2:	4b81      	ldr	r3, [pc, #516]	; (8001ff8 <HAL_RCC_OscConfig+0x4d4>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d0f0      	beq.n	8001de0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d106      	bne.n	8001e14 <HAL_RCC_OscConfig+0x2f0>
 8001e06:	4b7d      	ldr	r3, [pc, #500]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e0a:	4a7c      	ldr	r2, [pc, #496]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001e0c:	f043 0301 	orr.w	r3, r3, #1
 8001e10:	6713      	str	r3, [r2, #112]	; 0x70
 8001e12:	e01c      	b.n	8001e4e <HAL_RCC_OscConfig+0x32a>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	2b05      	cmp	r3, #5
 8001e1a:	d10c      	bne.n	8001e36 <HAL_RCC_OscConfig+0x312>
 8001e1c:	4b77      	ldr	r3, [pc, #476]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001e1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e20:	4a76      	ldr	r2, [pc, #472]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001e22:	f043 0304 	orr.w	r3, r3, #4
 8001e26:	6713      	str	r3, [r2, #112]	; 0x70
 8001e28:	4b74      	ldr	r3, [pc, #464]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001e2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e2c:	4a73      	ldr	r2, [pc, #460]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	6713      	str	r3, [r2, #112]	; 0x70
 8001e34:	e00b      	b.n	8001e4e <HAL_RCC_OscConfig+0x32a>
 8001e36:	4b71      	ldr	r3, [pc, #452]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001e38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e3a:	4a70      	ldr	r2, [pc, #448]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001e3c:	f023 0301 	bic.w	r3, r3, #1
 8001e40:	6713      	str	r3, [r2, #112]	; 0x70
 8001e42:	4b6e      	ldr	r3, [pc, #440]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001e44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e46:	4a6d      	ldr	r2, [pc, #436]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001e48:	f023 0304 	bic.w	r3, r3, #4
 8001e4c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d015      	beq.n	8001e82 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e56:	f7ff f81b 	bl	8000e90 <HAL_GetTick>
 8001e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e5c:	e00a      	b.n	8001e74 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e5e:	f7ff f817 	bl	8000e90 <HAL_GetTick>
 8001e62:	4602      	mov	r2, r0
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d901      	bls.n	8001e74 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001e70:	2303      	movs	r3, #3
 8001e72:	e0bc      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e74:	4b61      	ldr	r3, [pc, #388]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001e76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e78:	f003 0302 	and.w	r3, r3, #2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d0ee      	beq.n	8001e5e <HAL_RCC_OscConfig+0x33a>
 8001e80:	e014      	b.n	8001eac <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e82:	f7ff f805 	bl	8000e90 <HAL_GetTick>
 8001e86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e88:	e00a      	b.n	8001ea0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e8a:	f7ff f801 	bl	8000e90 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e0a6      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ea0:	4b56      	ldr	r3, [pc, #344]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001ea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ea4:	f003 0302 	and.w	r3, r3, #2
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d1ee      	bne.n	8001e8a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001eac:	7dfb      	ldrb	r3, [r7, #23]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d105      	bne.n	8001ebe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eb2:	4b52      	ldr	r3, [pc, #328]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb6:	4a51      	ldr	r2, [pc, #324]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001eb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ebc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f000 8092 	beq.w	8001fec <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ec8:	4b4c      	ldr	r3, [pc, #304]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f003 030c 	and.w	r3, r3, #12
 8001ed0:	2b08      	cmp	r3, #8
 8001ed2:	d05c      	beq.n	8001f8e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d141      	bne.n	8001f60 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001edc:	4b48      	ldr	r3, [pc, #288]	; (8002000 <HAL_RCC_OscConfig+0x4dc>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee2:	f7fe ffd5 	bl	8000e90 <HAL_GetTick>
 8001ee6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ee8:	e008      	b.n	8001efc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eea:	f7fe ffd1 	bl	8000e90 <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e078      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001efc:	4b3f      	ldr	r3, [pc, #252]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d1f0      	bne.n	8001eea <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	69da      	ldr	r2, [r3, #28]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a1b      	ldr	r3, [r3, #32]
 8001f10:	431a      	orrs	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f16:	019b      	lsls	r3, r3, #6
 8001f18:	431a      	orrs	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f1e:	085b      	lsrs	r3, r3, #1
 8001f20:	3b01      	subs	r3, #1
 8001f22:	041b      	lsls	r3, r3, #16
 8001f24:	431a      	orrs	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f2a:	061b      	lsls	r3, r3, #24
 8001f2c:	4933      	ldr	r1, [pc, #204]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f32:	4b33      	ldr	r3, [pc, #204]	; (8002000 <HAL_RCC_OscConfig+0x4dc>)
 8001f34:	2201      	movs	r2, #1
 8001f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f38:	f7fe ffaa 	bl	8000e90 <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f40:	f7fe ffa6 	bl	8000e90 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e04d      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f52:	4b2a      	ldr	r3, [pc, #168]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d0f0      	beq.n	8001f40 <HAL_RCC_OscConfig+0x41c>
 8001f5e:	e045      	b.n	8001fec <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f60:	4b27      	ldr	r3, [pc, #156]	; (8002000 <HAL_RCC_OscConfig+0x4dc>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f66:	f7fe ff93 	bl	8000e90 <HAL_GetTick>
 8001f6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6c:	e008      	b.n	8001f80 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f6e:	f7fe ff8f 	bl	8000e90 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e036      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f80:	4b1e      	ldr	r3, [pc, #120]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d1f0      	bne.n	8001f6e <HAL_RCC_OscConfig+0x44a>
 8001f8c:	e02e      	b.n	8001fec <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	699b      	ldr	r3, [r3, #24]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d101      	bne.n	8001f9a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e029      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f9a:	4b18      	ldr	r3, [pc, #96]	; (8001ffc <HAL_RCC_OscConfig+0x4d8>)
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	69db      	ldr	r3, [r3, #28]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d11c      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d115      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d10d      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d106      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d001      	beq.n	8001fec <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e000      	b.n	8001fee <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40007000 	.word	0x40007000
 8001ffc:	40023800 	.word	0x40023800
 8002000:	42470060 	.word	0x42470060

08002004 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d101      	bne.n	8002018 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e0cc      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002018:	4b68      	ldr	r3, [pc, #416]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 030f 	and.w	r3, r3, #15
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	429a      	cmp	r2, r3
 8002024:	d90c      	bls.n	8002040 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002026:	4b65      	ldr	r3, [pc, #404]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 8002028:	683a      	ldr	r2, [r7, #0]
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800202e:	4b63      	ldr	r3, [pc, #396]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 030f 	and.w	r3, r3, #15
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d001      	beq.n	8002040 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e0b8      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d020      	beq.n	800208e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0304 	and.w	r3, r3, #4
 8002054:	2b00      	cmp	r3, #0
 8002056:	d005      	beq.n	8002064 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002058:	4b59      	ldr	r3, [pc, #356]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	4a58      	ldr	r2, [pc, #352]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800205e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002062:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0308 	and.w	r3, r3, #8
 800206c:	2b00      	cmp	r3, #0
 800206e:	d005      	beq.n	800207c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002070:	4b53      	ldr	r3, [pc, #332]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	4a52      	ldr	r2, [pc, #328]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002076:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800207a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800207c:	4b50      	ldr	r3, [pc, #320]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	494d      	ldr	r1, [pc, #308]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800208a:	4313      	orrs	r3, r2
 800208c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d044      	beq.n	8002124 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d107      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a2:	4b47      	ldr	r3, [pc, #284]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d119      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e07f      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d003      	beq.n	80020c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020be:	2b03      	cmp	r3, #3
 80020c0:	d107      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020c2:	4b3f      	ldr	r3, [pc, #252]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d109      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e06f      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d2:	4b3b      	ldr	r3, [pc, #236]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d101      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e067      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020e2:	4b37      	ldr	r3, [pc, #220]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f023 0203 	bic.w	r2, r3, #3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	4934      	ldr	r1, [pc, #208]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020f0:	4313      	orrs	r3, r2
 80020f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020f4:	f7fe fecc 	bl	8000e90 <HAL_GetTick>
 80020f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fa:	e00a      	b.n	8002112 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020fc:	f7fe fec8 	bl	8000e90 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	f241 3288 	movw	r2, #5000	; 0x1388
 800210a:	4293      	cmp	r3, r2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e04f      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002112:	4b2b      	ldr	r3, [pc, #172]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 020c 	and.w	r2, r3, #12
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	429a      	cmp	r2, r3
 8002122:	d1eb      	bne.n	80020fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002124:	4b25      	ldr	r3, [pc, #148]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 030f 	and.w	r3, r3, #15
 800212c:	683a      	ldr	r2, [r7, #0]
 800212e:	429a      	cmp	r2, r3
 8002130:	d20c      	bcs.n	800214c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002132:	4b22      	ldr	r3, [pc, #136]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	b2d2      	uxtb	r2, r2
 8002138:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800213a:	4b20      	ldr	r3, [pc, #128]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 030f 	and.w	r3, r3, #15
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d001      	beq.n	800214c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e032      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0304 	and.w	r3, r3, #4
 8002154:	2b00      	cmp	r3, #0
 8002156:	d008      	beq.n	800216a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002158:	4b19      	ldr	r3, [pc, #100]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	4916      	ldr	r1, [pc, #88]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002166:	4313      	orrs	r3, r2
 8002168:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0308 	and.w	r3, r3, #8
 8002172:	2b00      	cmp	r3, #0
 8002174:	d009      	beq.n	800218a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002176:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	490e      	ldr	r1, [pc, #56]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002186:	4313      	orrs	r3, r2
 8002188:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800218a:	f000 f821 	bl	80021d0 <HAL_RCC_GetSysClockFreq>
 800218e:	4601      	mov	r1, r0
 8002190:	4b0b      	ldr	r3, [pc, #44]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	091b      	lsrs	r3, r3, #4
 8002196:	f003 030f 	and.w	r3, r3, #15
 800219a:	4a0a      	ldr	r2, [pc, #40]	; (80021c4 <HAL_RCC_ClockConfig+0x1c0>)
 800219c:	5cd3      	ldrb	r3, [r2, r3]
 800219e:	fa21 f303 	lsr.w	r3, r1, r3
 80021a2:	4a09      	ldr	r2, [pc, #36]	; (80021c8 <HAL_RCC_ClockConfig+0x1c4>)
 80021a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80021a6:	4b09      	ldr	r3, [pc, #36]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe fe2c 	bl	8000e08 <HAL_InitTick>

  return HAL_OK;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40023c00 	.word	0x40023c00
 80021c0:	40023800 	.word	0x40023800
 80021c4:	08003c74 	.word	0x08003c74
 80021c8:	20000000 	.word	0x20000000
 80021cc:	20000004 	.word	0x20000004

080021d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80021d6:	2300      	movs	r3, #0
 80021d8:	607b      	str	r3, [r7, #4]
 80021da:	2300      	movs	r3, #0
 80021dc:	60fb      	str	r3, [r7, #12]
 80021de:	2300      	movs	r3, #0
 80021e0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021e6:	4b63      	ldr	r3, [pc, #396]	; (8002374 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f003 030c 	and.w	r3, r3, #12
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	d007      	beq.n	8002202 <HAL_RCC_GetSysClockFreq+0x32>
 80021f2:	2b08      	cmp	r3, #8
 80021f4:	d008      	beq.n	8002208 <HAL_RCC_GetSysClockFreq+0x38>
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f040 80b4 	bne.w	8002364 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021fc:	4b5e      	ldr	r3, [pc, #376]	; (8002378 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80021fe:	60bb      	str	r3, [r7, #8]
       break;
 8002200:	e0b3      	b.n	800236a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002202:	4b5e      	ldr	r3, [pc, #376]	; (800237c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002204:	60bb      	str	r3, [r7, #8]
      break;
 8002206:	e0b0      	b.n	800236a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002208:	4b5a      	ldr	r3, [pc, #360]	; (8002374 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002210:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002212:	4b58      	ldr	r3, [pc, #352]	; (8002374 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d04a      	beq.n	80022b4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800221e:	4b55      	ldr	r3, [pc, #340]	; (8002374 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	099b      	lsrs	r3, r3, #6
 8002224:	f04f 0400 	mov.w	r4, #0
 8002228:	f240 11ff 	movw	r1, #511	; 0x1ff
 800222c:	f04f 0200 	mov.w	r2, #0
 8002230:	ea03 0501 	and.w	r5, r3, r1
 8002234:	ea04 0602 	and.w	r6, r4, r2
 8002238:	4629      	mov	r1, r5
 800223a:	4632      	mov	r2, r6
 800223c:	f04f 0300 	mov.w	r3, #0
 8002240:	f04f 0400 	mov.w	r4, #0
 8002244:	0154      	lsls	r4, r2, #5
 8002246:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800224a:	014b      	lsls	r3, r1, #5
 800224c:	4619      	mov	r1, r3
 800224e:	4622      	mov	r2, r4
 8002250:	1b49      	subs	r1, r1, r5
 8002252:	eb62 0206 	sbc.w	r2, r2, r6
 8002256:	f04f 0300 	mov.w	r3, #0
 800225a:	f04f 0400 	mov.w	r4, #0
 800225e:	0194      	lsls	r4, r2, #6
 8002260:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002264:	018b      	lsls	r3, r1, #6
 8002266:	1a5b      	subs	r3, r3, r1
 8002268:	eb64 0402 	sbc.w	r4, r4, r2
 800226c:	f04f 0100 	mov.w	r1, #0
 8002270:	f04f 0200 	mov.w	r2, #0
 8002274:	00e2      	lsls	r2, r4, #3
 8002276:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800227a:	00d9      	lsls	r1, r3, #3
 800227c:	460b      	mov	r3, r1
 800227e:	4614      	mov	r4, r2
 8002280:	195b      	adds	r3, r3, r5
 8002282:	eb44 0406 	adc.w	r4, r4, r6
 8002286:	f04f 0100 	mov.w	r1, #0
 800228a:	f04f 0200 	mov.w	r2, #0
 800228e:	0262      	lsls	r2, r4, #9
 8002290:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002294:	0259      	lsls	r1, r3, #9
 8002296:	460b      	mov	r3, r1
 8002298:	4614      	mov	r4, r2
 800229a:	4618      	mov	r0, r3
 800229c:	4621      	mov	r1, r4
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f04f 0400 	mov.w	r4, #0
 80022a4:	461a      	mov	r2, r3
 80022a6:	4623      	mov	r3, r4
 80022a8:	f7fd fff2 	bl	8000290 <__aeabi_uldivmod>
 80022ac:	4603      	mov	r3, r0
 80022ae:	460c      	mov	r4, r1
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	e049      	b.n	8002348 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022b4:	4b2f      	ldr	r3, [pc, #188]	; (8002374 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	099b      	lsrs	r3, r3, #6
 80022ba:	f04f 0400 	mov.w	r4, #0
 80022be:	f240 11ff 	movw	r1, #511	; 0x1ff
 80022c2:	f04f 0200 	mov.w	r2, #0
 80022c6:	ea03 0501 	and.w	r5, r3, r1
 80022ca:	ea04 0602 	and.w	r6, r4, r2
 80022ce:	4629      	mov	r1, r5
 80022d0:	4632      	mov	r2, r6
 80022d2:	f04f 0300 	mov.w	r3, #0
 80022d6:	f04f 0400 	mov.w	r4, #0
 80022da:	0154      	lsls	r4, r2, #5
 80022dc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80022e0:	014b      	lsls	r3, r1, #5
 80022e2:	4619      	mov	r1, r3
 80022e4:	4622      	mov	r2, r4
 80022e6:	1b49      	subs	r1, r1, r5
 80022e8:	eb62 0206 	sbc.w	r2, r2, r6
 80022ec:	f04f 0300 	mov.w	r3, #0
 80022f0:	f04f 0400 	mov.w	r4, #0
 80022f4:	0194      	lsls	r4, r2, #6
 80022f6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80022fa:	018b      	lsls	r3, r1, #6
 80022fc:	1a5b      	subs	r3, r3, r1
 80022fe:	eb64 0402 	sbc.w	r4, r4, r2
 8002302:	f04f 0100 	mov.w	r1, #0
 8002306:	f04f 0200 	mov.w	r2, #0
 800230a:	00e2      	lsls	r2, r4, #3
 800230c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002310:	00d9      	lsls	r1, r3, #3
 8002312:	460b      	mov	r3, r1
 8002314:	4614      	mov	r4, r2
 8002316:	195b      	adds	r3, r3, r5
 8002318:	eb44 0406 	adc.w	r4, r4, r6
 800231c:	f04f 0100 	mov.w	r1, #0
 8002320:	f04f 0200 	mov.w	r2, #0
 8002324:	02a2      	lsls	r2, r4, #10
 8002326:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800232a:	0299      	lsls	r1, r3, #10
 800232c:	460b      	mov	r3, r1
 800232e:	4614      	mov	r4, r2
 8002330:	4618      	mov	r0, r3
 8002332:	4621      	mov	r1, r4
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f04f 0400 	mov.w	r4, #0
 800233a:	461a      	mov	r2, r3
 800233c:	4623      	mov	r3, r4
 800233e:	f7fd ffa7 	bl	8000290 <__aeabi_uldivmod>
 8002342:	4603      	mov	r3, r0
 8002344:	460c      	mov	r4, r1
 8002346:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002348:	4b0a      	ldr	r3, [pc, #40]	; (8002374 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	0c1b      	lsrs	r3, r3, #16
 800234e:	f003 0303 	and.w	r3, r3, #3
 8002352:	3301      	adds	r3, #1
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002358:	68fa      	ldr	r2, [r7, #12]
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002360:	60bb      	str	r3, [r7, #8]
      break;
 8002362:	e002      	b.n	800236a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002364:	4b04      	ldr	r3, [pc, #16]	; (8002378 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002366:	60bb      	str	r3, [r7, #8]
      break;
 8002368:	bf00      	nop
    }
  }
  return sysclockfreq;
 800236a:	68bb      	ldr	r3, [r7, #8]
}
 800236c:	4618      	mov	r0, r3
 800236e:	3714      	adds	r7, #20
 8002370:	46bd      	mov	sp, r7
 8002372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002374:	40023800 	.word	0x40023800
 8002378:	00f42400 	.word	0x00f42400
 800237c:	007a1200 	.word	0x007a1200

08002380 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002384:	4b03      	ldr	r3, [pc, #12]	; (8002394 <HAL_RCC_GetHCLKFreq+0x14>)
 8002386:	681b      	ldr	r3, [r3, #0]
}
 8002388:	4618      	mov	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	20000000 	.word	0x20000000

08002398 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800239c:	f7ff fff0 	bl	8002380 <HAL_RCC_GetHCLKFreq>
 80023a0:	4601      	mov	r1, r0
 80023a2:	4b05      	ldr	r3, [pc, #20]	; (80023b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	0a9b      	lsrs	r3, r3, #10
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	4a03      	ldr	r2, [pc, #12]	; (80023bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80023ae:	5cd3      	ldrb	r3, [r2, r3]
 80023b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	40023800 	.word	0x40023800
 80023bc:	08003c84 	.word	0x08003c84

080023c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023c4:	f7ff ffdc 	bl	8002380 <HAL_RCC_GetHCLKFreq>
 80023c8:	4601      	mov	r1, r0
 80023ca:	4b05      	ldr	r3, [pc, #20]	; (80023e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	0b5b      	lsrs	r3, r3, #13
 80023d0:	f003 0307 	and.w	r3, r3, #7
 80023d4:	4a03      	ldr	r2, [pc, #12]	; (80023e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023d6:	5cd3      	ldrb	r3, [r2, r3]
 80023d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80023dc:	4618      	mov	r0, r3
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	40023800 	.word	0x40023800
 80023e4:	08003c84 	.word	0x08003c84

080023e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e03f      	b.n	800247a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d106      	bne.n	8002414 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f7fe fb66 	bl	8000ae0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2224      	movs	r2, #36	; 0x24
 8002418:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68da      	ldr	r2, [r3, #12]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800242a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 fc41 	bl	8002cb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	691a      	ldr	r2, [r3, #16]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002440:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	695a      	ldr	r2, [r3, #20]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002450:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68da      	ldr	r2, [r3, #12]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002460:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2220      	movs	r2, #32
 800246c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2220      	movs	r2, #32
 8002474:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	4613      	mov	r3, r2
 8002490:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b20      	cmp	r3, #32
 800249c:	d153      	bne.n	8002546 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d002      	beq.n	80024aa <HAL_UART_Transmit_DMA+0x26>
 80024a4:	88fb      	ldrh	r3, [r7, #6]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e04c      	b.n	8002548 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d101      	bne.n	80024bc <HAL_UART_Transmit_DMA+0x38>
 80024b8:	2302      	movs	r3, #2
 80024ba:	e045      	b.n	8002548 <HAL_UART_Transmit_DMA+0xc4>
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80024c4:	68ba      	ldr	r2, [r7, #8]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	88fa      	ldrh	r2, [r7, #6]
 80024ce:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	88fa      	ldrh	r2, [r7, #6]
 80024d4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2200      	movs	r2, #0
 80024da:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2221      	movs	r2, #33	; 0x21
 80024e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e8:	4a19      	ldr	r2, [pc, #100]	; (8002550 <HAL_UART_Transmit_DMA+0xcc>)
 80024ea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f0:	4a18      	ldr	r2, [pc, #96]	; (8002554 <HAL_UART_Transmit_DMA+0xd0>)
 80024f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f8:	4a17      	ldr	r2, [pc, #92]	; (8002558 <HAL_UART_Transmit_DMA+0xd4>)
 80024fa:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002500:	2200      	movs	r2, #0
 8002502:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8002504:	f107 0308 	add.w	r3, r7, #8
 8002508:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	6819      	ldr	r1, [r3, #0]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	3304      	adds	r3, #4
 8002518:	461a      	mov	r2, r3
 800251a:	88fb      	ldrh	r3, [r7, #6]
 800251c:	f7fe fe84 	bl	8001228 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002528:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2200      	movs	r2, #0
 800252e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	695a      	ldr	r2, [r3, #20]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002540:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8002542:	2300      	movs	r3, #0
 8002544:	e000      	b.n	8002548 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8002546:	2302      	movs	r3, #2
  }
}
 8002548:	4618      	mov	r0, r3
 800254a:	3718      	adds	r7, #24
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	080028c1 	.word	0x080028c1
 8002554:	08002913 	.word	0x08002913
 8002558:	080029b3 	.word	0x080029b3

0800255c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	4613      	mov	r3, r2
 8002568:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b20      	cmp	r3, #32
 8002574:	d166      	bne.n	8002644 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d002      	beq.n	8002582 <HAL_UART_Receive_DMA+0x26>
 800257c:	88fb      	ldrh	r3, [r7, #6]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e05f      	b.n	8002646 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800258c:	2b01      	cmp	r3, #1
 800258e:	d101      	bne.n	8002594 <HAL_UART_Receive_DMA+0x38>
 8002590:	2302      	movs	r3, #2
 8002592:	e058      	b.n	8002646 <HAL_UART_Receive_DMA+0xea>
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2201      	movs	r2, #1
 8002598:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800259c:	68ba      	ldr	r2, [r7, #8]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	88fa      	ldrh	r2, [r7, #6]
 80025a6:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2200      	movs	r2, #0
 80025ac:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2222      	movs	r2, #34	; 0x22
 80025b2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ba:	4a25      	ldr	r2, [pc, #148]	; (8002650 <HAL_UART_Receive_DMA+0xf4>)
 80025bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025c2:	4a24      	ldr	r2, [pc, #144]	; (8002654 <HAL_UART_Receive_DMA+0xf8>)
 80025c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ca:	4a23      	ldr	r2, [pc, #140]	; (8002658 <HAL_UART_Receive_DMA+0xfc>)
 80025cc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025d2:	2200      	movs	r2, #0
 80025d4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80025d6:	f107 0308 	add.w	r3, r7, #8
 80025da:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	3304      	adds	r3, #4
 80025e6:	4619      	mov	r1, r3
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	88fb      	ldrh	r3, [r7, #6]
 80025ee:	f7fe fe1b 	bl	8001228 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	613b      	str	r3, [r7, #16]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	613b      	str	r3, [r7, #16]
 8002606:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68da      	ldr	r2, [r3, #12]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800261e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	695a      	ldr	r2, [r3, #20]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 0201 	orr.w	r2, r2, #1
 800262e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	695a      	ldr	r2, [r3, #20]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800263e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8002640:	2300      	movs	r3, #0
 8002642:	e000      	b.n	8002646 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8002644:	2302      	movs	r3, #2
  }
}
 8002646:	4618      	mov	r0, r3
 8002648:	3718      	adds	r7, #24
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	0800292f 	.word	0x0800292f
 8002654:	08002997 	.word	0x08002997
 8002658:	080029b3 	.word	0x080029b3

0800265c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b088      	sub	sp, #32
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	695b      	ldr	r3, [r3, #20]
 800267a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800267c:	2300      	movs	r3, #0
 800267e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002680:	2300      	movs	r3, #0
 8002682:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d10d      	bne.n	80026ae <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	f003 0320 	and.w	r3, r3, #32
 8002698:	2b00      	cmp	r3, #0
 800269a:	d008      	beq.n	80026ae <HAL_UART_IRQHandler+0x52>
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	f003 0320 	and.w	r3, r3, #32
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d003      	beq.n	80026ae <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 fa83 	bl	8002bb2 <UART_Receive_IT>
      return;
 80026ac:	e0d1      	b.n	8002852 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	f000 80b0 	beq.w	8002816 <HAL_UART_IRQHandler+0x1ba>
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f003 0301 	and.w	r3, r3, #1
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d105      	bne.n	80026cc <HAL_UART_IRQHandler+0x70>
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	f000 80a5 	beq.w	8002816 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00a      	beq.n	80026ec <HAL_UART_IRQHandler+0x90>
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d005      	beq.n	80026ec <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e4:	f043 0201 	orr.w	r2, r3, #1
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	f003 0304 	and.w	r3, r3, #4
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00a      	beq.n	800270c <HAL_UART_IRQHandler+0xb0>
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d005      	beq.n	800270c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002704:	f043 0202 	orr.w	r2, r3, #2
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d00a      	beq.n	800272c <HAL_UART_IRQHandler+0xd0>
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	2b00      	cmp	r3, #0
 800271e:	d005      	beq.n	800272c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002724:	f043 0204 	orr.w	r2, r3, #4
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	f003 0308 	and.w	r3, r3, #8
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00f      	beq.n	8002756 <HAL_UART_IRQHandler+0xfa>
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	f003 0320 	and.w	r3, r3, #32
 800273c:	2b00      	cmp	r3, #0
 800273e:	d104      	bne.n	800274a <HAL_UART_IRQHandler+0xee>
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b00      	cmp	r3, #0
 8002748:	d005      	beq.n	8002756 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800274e:	f043 0208 	orr.w	r2, r3, #8
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800275a:	2b00      	cmp	r3, #0
 800275c:	d078      	beq.n	8002850 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	f003 0320 	and.w	r3, r3, #32
 8002764:	2b00      	cmp	r3, #0
 8002766:	d007      	beq.n	8002778 <HAL_UART_IRQHandler+0x11c>
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	f003 0320 	and.w	r3, r3, #32
 800276e:	2b00      	cmp	r3, #0
 8002770:	d002      	beq.n	8002778 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 fa1d 	bl	8002bb2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002782:	2b40      	cmp	r3, #64	; 0x40
 8002784:	bf0c      	ite	eq
 8002786:	2301      	moveq	r3, #1
 8002788:	2300      	movne	r3, #0
 800278a:	b2db      	uxtb	r3, r3
 800278c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002792:	f003 0308 	and.w	r3, r3, #8
 8002796:	2b00      	cmp	r3, #0
 8002798:	d102      	bne.n	80027a0 <HAL_UART_IRQHandler+0x144>
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d031      	beq.n	8002804 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f000 f966 	bl	8002a72 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	695b      	ldr	r3, [r3, #20]
 80027ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027b0:	2b40      	cmp	r3, #64	; 0x40
 80027b2:	d123      	bne.n	80027fc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	695a      	ldr	r2, [r3, #20]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027c2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d013      	beq.n	80027f4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027d0:	4a21      	ldr	r2, [pc, #132]	; (8002858 <HAL_UART_IRQHandler+0x1fc>)
 80027d2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027d8:	4618      	mov	r0, r3
 80027da:	f7fe fd7d 	bl	80012d8 <HAL_DMA_Abort_IT>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d016      	beq.n	8002812 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027ee:	4610      	mov	r0, r2
 80027f0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027f2:	e00e      	b.n	8002812 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f000 f859 	bl	80028ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027fa:	e00a      	b.n	8002812 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f000 f855 	bl	80028ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002802:	e006      	b.n	8002812 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f000 f851 	bl	80028ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002810:	e01e      	b.n	8002850 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002812:	bf00      	nop
    return;
 8002814:	e01c      	b.n	8002850 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800281c:	2b00      	cmp	r3, #0
 800281e:	d008      	beq.n	8002832 <HAL_UART_IRQHandler+0x1d6>
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002826:	2b00      	cmp	r3, #0
 8002828:	d003      	beq.n	8002832 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f953 	bl	8002ad6 <UART_Transmit_IT>
    return;
 8002830:	e00f      	b.n	8002852 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002838:	2b00      	cmp	r3, #0
 800283a:	d00a      	beq.n	8002852 <HAL_UART_IRQHandler+0x1f6>
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002842:	2b00      	cmp	r3, #0
 8002844:	d005      	beq.n	8002852 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f000 f99b 	bl	8002b82 <UART_EndTransmit_IT>
    return;
 800284c:	bf00      	nop
 800284e:	e000      	b.n	8002852 <HAL_UART_IRQHandler+0x1f6>
    return;
 8002850:	bf00      	nop
  }
}
 8002852:	3720      	adds	r7, #32
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	08002aaf 	.word	0x08002aaf

0800285c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002864:	bf00      	nop
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028cc:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d113      	bne.n	8002904 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	695a      	ldr	r2, [r3, #20]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028f0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68da      	ldr	r2, [r3, #12]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002900:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002902:	e002      	b.n	800290a <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8002904:	68f8      	ldr	r0, [r7, #12]
 8002906:	f7ff ffa9 	bl	800285c <HAL_UART_TxCpltCallback>
}
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b084      	sub	sp, #16
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800291e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002920:	68f8      	ldr	r0, [r7, #12]
 8002922:	f7ff ffa5 	bl	8002870 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002926:	bf00      	nop
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800292e:	b580      	push	{r7, lr}
 8002930:	b084      	sub	sp, #16
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800293a:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002946:	2b00      	cmp	r3, #0
 8002948:	d11e      	bne.n	8002988 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68da      	ldr	r2, [r3, #12]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800295e:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	695a      	ldr	r2, [r3, #20]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f022 0201 	bic.w	r2, r2, #1
 800296e:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	695a      	ldr	r2, [r3, #20]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800297e:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2220      	movs	r2, #32
 8002984:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8002988:	68f8      	ldr	r0, [r7, #12]
 800298a:	f7ff ff7b 	bl	8002884 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800298e:	bf00      	nop
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b084      	sub	sp, #16
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029a2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f7ff ff77 	bl	8002898 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80029aa:	bf00      	nop
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b084      	sub	sp, #16
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80029ba:	2300      	movs	r3, #0
 80029bc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029c2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	695b      	ldr	r3, [r3, #20]
 80029ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ce:	2b80      	cmp	r3, #128	; 0x80
 80029d0:	bf0c      	ite	eq
 80029d2:	2301      	moveq	r3, #1
 80029d4:	2300      	movne	r3, #0
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b21      	cmp	r3, #33	; 0x21
 80029e4:	d108      	bne.n	80029f8 <UART_DMAError+0x46>
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d005      	beq.n	80029f8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	2200      	movs	r2, #0
 80029f0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80029f2:	68b8      	ldr	r0, [r7, #8]
 80029f4:	f000 f827 	bl	8002a46 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a02:	2b40      	cmp	r3, #64	; 0x40
 8002a04:	bf0c      	ite	eq
 8002a06:	2301      	moveq	r3, #1
 8002a08:	2300      	movne	r3, #0
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	2b22      	cmp	r3, #34	; 0x22
 8002a18:	d108      	bne.n	8002a2c <UART_DMAError+0x7a>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d005      	beq.n	8002a2c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	2200      	movs	r2, #0
 8002a24:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002a26:	68b8      	ldr	r0, [r7, #8]
 8002a28:	f000 f823 	bl	8002a72 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a30:	f043 0210 	orr.w	r2, r3, #16
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002a38:	68b8      	ldr	r0, [r7, #8]
 8002a3a:	f7ff ff37 	bl	80028ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002a3e:	bf00      	nop
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002a46:	b480      	push	{r7}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68da      	ldr	r2, [r3, #12]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002a5c:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2220      	movs	r2, #32
 8002a62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8002a66:	bf00      	nop
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr

08002a72 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b083      	sub	sp, #12
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68da      	ldr	r2, [r3, #12]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002a88:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	695a      	ldr	r2, [r3, #20]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 0201 	bic.w	r2, r2, #1
 8002a98:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr

08002aae <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b084      	sub	sp, #16
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f7ff feef 	bl	80028ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002ace:	bf00      	nop
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b085      	sub	sp, #20
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b21      	cmp	r3, #33	; 0x21
 8002ae8:	d144      	bne.n	8002b74 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002af2:	d11a      	bne.n	8002b2a <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	881b      	ldrh	r3, [r3, #0]
 8002afe:	461a      	mov	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b08:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	691b      	ldr	r3, [r3, #16]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d105      	bne.n	8002b1e <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	1c9a      	adds	r2, r3, #2
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	621a      	str	r2, [r3, #32]
 8002b1c:	e00e      	b.n	8002b3c <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	1c5a      	adds	r2, r3, #1
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	621a      	str	r2, [r3, #32]
 8002b28:	e008      	b.n	8002b3c <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a1b      	ldr	r3, [r3, #32]
 8002b2e:	1c59      	adds	r1, r3, #1
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	6211      	str	r1, [r2, #32]
 8002b34:	781a      	ldrb	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	3b01      	subs	r3, #1
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	4619      	mov	r1, r3
 8002b4a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10f      	bne.n	8002b70 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68da      	ldr	r2, [r3, #12]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68da      	ldr	r2, [r3, #12]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b70:	2300      	movs	r3, #0
 8002b72:	e000      	b.n	8002b76 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002b74:	2302      	movs	r3, #2
  }
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3714      	adds	r7, #20
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68da      	ldr	r2, [r3, #12]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b98:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2220      	movs	r2, #32
 8002b9e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f7ff fe5a 	bl	800285c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3708      	adds	r7, #8
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b084      	sub	sp, #16
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	2b22      	cmp	r3, #34	; 0x22
 8002bc4:	d171      	bne.n	8002caa <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bce:	d123      	bne.n	8002c18 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd4:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	691b      	ldr	r3, [r3, #16]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d10e      	bne.n	8002bfc <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf4:	1c9a      	adds	r2, r3, #2
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	629a      	str	r2, [r3, #40]	; 0x28
 8002bfa:	e029      	b.n	8002c50 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c10:	1c5a      	adds	r2, r3, #1
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	629a      	str	r2, [r3, #40]	; 0x28
 8002c16:	e01b      	b.n	8002c50 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10a      	bne.n	8002c36 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	6858      	ldr	r0, [r3, #4]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c2a:	1c59      	adds	r1, r3, #1
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	6291      	str	r1, [r2, #40]	; 0x28
 8002c30:	b2c2      	uxtb	r2, r0
 8002c32:	701a      	strb	r2, [r3, #0]
 8002c34:	e00c      	b.n	8002c50 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	b2da      	uxtb	r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c42:	1c58      	adds	r0, r3, #1
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	6288      	str	r0, [r1, #40]	; 0x28
 8002c48:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c4c:	b2d2      	uxtb	r2, r2
 8002c4e:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	3b01      	subs	r3, #1
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d120      	bne.n	8002ca6 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	68da      	ldr	r2, [r3, #12]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 0220 	bic.w	r2, r2, #32
 8002c72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68da      	ldr	r2, [r3, #12]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	695a      	ldr	r2, [r3, #20]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 0201 	bic.w	r2, r2, #1
 8002c92:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2220      	movs	r2, #32
 8002c98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f7ff fdf1 	bl	8002884 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	e002      	b.n	8002cac <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	e000      	b.n	8002cac <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002caa:	2302      	movs	r3, #2
  }
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cb8:	b085      	sub	sp, #20
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	691b      	ldr	r3, [r3, #16]
 8002cc4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68da      	ldr	r2, [r3, #12]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689a      	ldr	r2, [r3, #8]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	69db      	ldr	r3, [r3, #28]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002cf6:	f023 030c 	bic.w	r3, r3, #12
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6812      	ldr	r2, [r2, #0]
 8002cfe:	68f9      	ldr	r1, [r7, #12]
 8002d00:	430b      	orrs	r3, r1
 8002d02:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699a      	ldr	r2, [r3, #24]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	430a      	orrs	r2, r1
 8002d18:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d22:	f040 818b 	bne.w	800303c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4ac1      	ldr	r2, [pc, #772]	; (8003030 <UART_SetConfig+0x37c>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d005      	beq.n	8002d3c <UART_SetConfig+0x88>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4abf      	ldr	r2, [pc, #764]	; (8003034 <UART_SetConfig+0x380>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	f040 80bd 	bne.w	8002eb6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d3c:	f7ff fb40 	bl	80023c0 <HAL_RCC_GetPCLK2Freq>
 8002d40:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	461d      	mov	r5, r3
 8002d46:	f04f 0600 	mov.w	r6, #0
 8002d4a:	46a8      	mov	r8, r5
 8002d4c:	46b1      	mov	r9, r6
 8002d4e:	eb18 0308 	adds.w	r3, r8, r8
 8002d52:	eb49 0409 	adc.w	r4, r9, r9
 8002d56:	4698      	mov	r8, r3
 8002d58:	46a1      	mov	r9, r4
 8002d5a:	eb18 0805 	adds.w	r8, r8, r5
 8002d5e:	eb49 0906 	adc.w	r9, r9, r6
 8002d62:	f04f 0100 	mov.w	r1, #0
 8002d66:	f04f 0200 	mov.w	r2, #0
 8002d6a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002d6e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002d72:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002d76:	4688      	mov	r8, r1
 8002d78:	4691      	mov	r9, r2
 8002d7a:	eb18 0005 	adds.w	r0, r8, r5
 8002d7e:	eb49 0106 	adc.w	r1, r9, r6
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	461d      	mov	r5, r3
 8002d88:	f04f 0600 	mov.w	r6, #0
 8002d8c:	196b      	adds	r3, r5, r5
 8002d8e:	eb46 0406 	adc.w	r4, r6, r6
 8002d92:	461a      	mov	r2, r3
 8002d94:	4623      	mov	r3, r4
 8002d96:	f7fd fa7b 	bl	8000290 <__aeabi_uldivmod>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	460c      	mov	r4, r1
 8002d9e:	461a      	mov	r2, r3
 8002da0:	4ba5      	ldr	r3, [pc, #660]	; (8003038 <UART_SetConfig+0x384>)
 8002da2:	fba3 2302 	umull	r2, r3, r3, r2
 8002da6:	095b      	lsrs	r3, r3, #5
 8002da8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	461d      	mov	r5, r3
 8002db0:	f04f 0600 	mov.w	r6, #0
 8002db4:	46a9      	mov	r9, r5
 8002db6:	46b2      	mov	sl, r6
 8002db8:	eb19 0309 	adds.w	r3, r9, r9
 8002dbc:	eb4a 040a 	adc.w	r4, sl, sl
 8002dc0:	4699      	mov	r9, r3
 8002dc2:	46a2      	mov	sl, r4
 8002dc4:	eb19 0905 	adds.w	r9, r9, r5
 8002dc8:	eb4a 0a06 	adc.w	sl, sl, r6
 8002dcc:	f04f 0100 	mov.w	r1, #0
 8002dd0:	f04f 0200 	mov.w	r2, #0
 8002dd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002dd8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002ddc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002de0:	4689      	mov	r9, r1
 8002de2:	4692      	mov	sl, r2
 8002de4:	eb19 0005 	adds.w	r0, r9, r5
 8002de8:	eb4a 0106 	adc.w	r1, sl, r6
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	461d      	mov	r5, r3
 8002df2:	f04f 0600 	mov.w	r6, #0
 8002df6:	196b      	adds	r3, r5, r5
 8002df8:	eb46 0406 	adc.w	r4, r6, r6
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4623      	mov	r3, r4
 8002e00:	f7fd fa46 	bl	8000290 <__aeabi_uldivmod>
 8002e04:	4603      	mov	r3, r0
 8002e06:	460c      	mov	r4, r1
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4b8b      	ldr	r3, [pc, #556]	; (8003038 <UART_SetConfig+0x384>)
 8002e0c:	fba3 1302 	umull	r1, r3, r3, r2
 8002e10:	095b      	lsrs	r3, r3, #5
 8002e12:	2164      	movs	r1, #100	; 0x64
 8002e14:	fb01 f303 	mul.w	r3, r1, r3
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	3332      	adds	r3, #50	; 0x32
 8002e1e:	4a86      	ldr	r2, [pc, #536]	; (8003038 <UART_SetConfig+0x384>)
 8002e20:	fba2 2303 	umull	r2, r3, r2, r3
 8002e24:	095b      	lsrs	r3, r3, #5
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002e2c:	4498      	add	r8, r3
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	461d      	mov	r5, r3
 8002e32:	f04f 0600 	mov.w	r6, #0
 8002e36:	46a9      	mov	r9, r5
 8002e38:	46b2      	mov	sl, r6
 8002e3a:	eb19 0309 	adds.w	r3, r9, r9
 8002e3e:	eb4a 040a 	adc.w	r4, sl, sl
 8002e42:	4699      	mov	r9, r3
 8002e44:	46a2      	mov	sl, r4
 8002e46:	eb19 0905 	adds.w	r9, r9, r5
 8002e4a:	eb4a 0a06 	adc.w	sl, sl, r6
 8002e4e:	f04f 0100 	mov.w	r1, #0
 8002e52:	f04f 0200 	mov.w	r2, #0
 8002e56:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e5a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e5e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e62:	4689      	mov	r9, r1
 8002e64:	4692      	mov	sl, r2
 8002e66:	eb19 0005 	adds.w	r0, r9, r5
 8002e6a:	eb4a 0106 	adc.w	r1, sl, r6
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	461d      	mov	r5, r3
 8002e74:	f04f 0600 	mov.w	r6, #0
 8002e78:	196b      	adds	r3, r5, r5
 8002e7a:	eb46 0406 	adc.w	r4, r6, r6
 8002e7e:	461a      	mov	r2, r3
 8002e80:	4623      	mov	r3, r4
 8002e82:	f7fd fa05 	bl	8000290 <__aeabi_uldivmod>
 8002e86:	4603      	mov	r3, r0
 8002e88:	460c      	mov	r4, r1
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	4b6a      	ldr	r3, [pc, #424]	; (8003038 <UART_SetConfig+0x384>)
 8002e8e:	fba3 1302 	umull	r1, r3, r3, r2
 8002e92:	095b      	lsrs	r3, r3, #5
 8002e94:	2164      	movs	r1, #100	; 0x64
 8002e96:	fb01 f303 	mul.w	r3, r1, r3
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	00db      	lsls	r3, r3, #3
 8002e9e:	3332      	adds	r3, #50	; 0x32
 8002ea0:	4a65      	ldr	r2, [pc, #404]	; (8003038 <UART_SetConfig+0x384>)
 8002ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea6:	095b      	lsrs	r3, r3, #5
 8002ea8:	f003 0207 	and.w	r2, r3, #7
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4442      	add	r2, r8
 8002eb2:	609a      	str	r2, [r3, #8]
 8002eb4:	e26f      	b.n	8003396 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002eb6:	f7ff fa6f 	bl	8002398 <HAL_RCC_GetPCLK1Freq>
 8002eba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	461d      	mov	r5, r3
 8002ec0:	f04f 0600 	mov.w	r6, #0
 8002ec4:	46a8      	mov	r8, r5
 8002ec6:	46b1      	mov	r9, r6
 8002ec8:	eb18 0308 	adds.w	r3, r8, r8
 8002ecc:	eb49 0409 	adc.w	r4, r9, r9
 8002ed0:	4698      	mov	r8, r3
 8002ed2:	46a1      	mov	r9, r4
 8002ed4:	eb18 0805 	adds.w	r8, r8, r5
 8002ed8:	eb49 0906 	adc.w	r9, r9, r6
 8002edc:	f04f 0100 	mov.w	r1, #0
 8002ee0:	f04f 0200 	mov.w	r2, #0
 8002ee4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002ee8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002eec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002ef0:	4688      	mov	r8, r1
 8002ef2:	4691      	mov	r9, r2
 8002ef4:	eb18 0005 	adds.w	r0, r8, r5
 8002ef8:	eb49 0106 	adc.w	r1, r9, r6
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	461d      	mov	r5, r3
 8002f02:	f04f 0600 	mov.w	r6, #0
 8002f06:	196b      	adds	r3, r5, r5
 8002f08:	eb46 0406 	adc.w	r4, r6, r6
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	4623      	mov	r3, r4
 8002f10:	f7fd f9be 	bl	8000290 <__aeabi_uldivmod>
 8002f14:	4603      	mov	r3, r0
 8002f16:	460c      	mov	r4, r1
 8002f18:	461a      	mov	r2, r3
 8002f1a:	4b47      	ldr	r3, [pc, #284]	; (8003038 <UART_SetConfig+0x384>)
 8002f1c:	fba3 2302 	umull	r2, r3, r3, r2
 8002f20:	095b      	lsrs	r3, r3, #5
 8002f22:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	461d      	mov	r5, r3
 8002f2a:	f04f 0600 	mov.w	r6, #0
 8002f2e:	46a9      	mov	r9, r5
 8002f30:	46b2      	mov	sl, r6
 8002f32:	eb19 0309 	adds.w	r3, r9, r9
 8002f36:	eb4a 040a 	adc.w	r4, sl, sl
 8002f3a:	4699      	mov	r9, r3
 8002f3c:	46a2      	mov	sl, r4
 8002f3e:	eb19 0905 	adds.w	r9, r9, r5
 8002f42:	eb4a 0a06 	adc.w	sl, sl, r6
 8002f46:	f04f 0100 	mov.w	r1, #0
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f52:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f56:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f5a:	4689      	mov	r9, r1
 8002f5c:	4692      	mov	sl, r2
 8002f5e:	eb19 0005 	adds.w	r0, r9, r5
 8002f62:	eb4a 0106 	adc.w	r1, sl, r6
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	461d      	mov	r5, r3
 8002f6c:	f04f 0600 	mov.w	r6, #0
 8002f70:	196b      	adds	r3, r5, r5
 8002f72:	eb46 0406 	adc.w	r4, r6, r6
 8002f76:	461a      	mov	r2, r3
 8002f78:	4623      	mov	r3, r4
 8002f7a:	f7fd f989 	bl	8000290 <__aeabi_uldivmod>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	460c      	mov	r4, r1
 8002f82:	461a      	mov	r2, r3
 8002f84:	4b2c      	ldr	r3, [pc, #176]	; (8003038 <UART_SetConfig+0x384>)
 8002f86:	fba3 1302 	umull	r1, r3, r3, r2
 8002f8a:	095b      	lsrs	r3, r3, #5
 8002f8c:	2164      	movs	r1, #100	; 0x64
 8002f8e:	fb01 f303 	mul.w	r3, r1, r3
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	00db      	lsls	r3, r3, #3
 8002f96:	3332      	adds	r3, #50	; 0x32
 8002f98:	4a27      	ldr	r2, [pc, #156]	; (8003038 <UART_SetConfig+0x384>)
 8002f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9e:	095b      	lsrs	r3, r3, #5
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002fa6:	4498      	add	r8, r3
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	461d      	mov	r5, r3
 8002fac:	f04f 0600 	mov.w	r6, #0
 8002fb0:	46a9      	mov	r9, r5
 8002fb2:	46b2      	mov	sl, r6
 8002fb4:	eb19 0309 	adds.w	r3, r9, r9
 8002fb8:	eb4a 040a 	adc.w	r4, sl, sl
 8002fbc:	4699      	mov	r9, r3
 8002fbe:	46a2      	mov	sl, r4
 8002fc0:	eb19 0905 	adds.w	r9, r9, r5
 8002fc4:	eb4a 0a06 	adc.w	sl, sl, r6
 8002fc8:	f04f 0100 	mov.w	r1, #0
 8002fcc:	f04f 0200 	mov.w	r2, #0
 8002fd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fd4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002fd8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002fdc:	4689      	mov	r9, r1
 8002fde:	4692      	mov	sl, r2
 8002fe0:	eb19 0005 	adds.w	r0, r9, r5
 8002fe4:	eb4a 0106 	adc.w	r1, sl, r6
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	461d      	mov	r5, r3
 8002fee:	f04f 0600 	mov.w	r6, #0
 8002ff2:	196b      	adds	r3, r5, r5
 8002ff4:	eb46 0406 	adc.w	r4, r6, r6
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	4623      	mov	r3, r4
 8002ffc:	f7fd f948 	bl	8000290 <__aeabi_uldivmod>
 8003000:	4603      	mov	r3, r0
 8003002:	460c      	mov	r4, r1
 8003004:	461a      	mov	r2, r3
 8003006:	4b0c      	ldr	r3, [pc, #48]	; (8003038 <UART_SetConfig+0x384>)
 8003008:	fba3 1302 	umull	r1, r3, r3, r2
 800300c:	095b      	lsrs	r3, r3, #5
 800300e:	2164      	movs	r1, #100	; 0x64
 8003010:	fb01 f303 	mul.w	r3, r1, r3
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	00db      	lsls	r3, r3, #3
 8003018:	3332      	adds	r3, #50	; 0x32
 800301a:	4a07      	ldr	r2, [pc, #28]	; (8003038 <UART_SetConfig+0x384>)
 800301c:	fba2 2303 	umull	r2, r3, r2, r3
 8003020:	095b      	lsrs	r3, r3, #5
 8003022:	f003 0207 	and.w	r2, r3, #7
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4442      	add	r2, r8
 800302c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800302e:	e1b2      	b.n	8003396 <UART_SetConfig+0x6e2>
 8003030:	40011000 	.word	0x40011000
 8003034:	40011400 	.word	0x40011400
 8003038:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4ad7      	ldr	r2, [pc, #860]	; (80033a0 <UART_SetConfig+0x6ec>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d005      	beq.n	8003052 <UART_SetConfig+0x39e>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4ad6      	ldr	r2, [pc, #856]	; (80033a4 <UART_SetConfig+0x6f0>)
 800304c:	4293      	cmp	r3, r2
 800304e:	f040 80d1 	bne.w	80031f4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003052:	f7ff f9b5 	bl	80023c0 <HAL_RCC_GetPCLK2Freq>
 8003056:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	469a      	mov	sl, r3
 800305c:	f04f 0b00 	mov.w	fp, #0
 8003060:	46d0      	mov	r8, sl
 8003062:	46d9      	mov	r9, fp
 8003064:	eb18 0308 	adds.w	r3, r8, r8
 8003068:	eb49 0409 	adc.w	r4, r9, r9
 800306c:	4698      	mov	r8, r3
 800306e:	46a1      	mov	r9, r4
 8003070:	eb18 080a 	adds.w	r8, r8, sl
 8003074:	eb49 090b 	adc.w	r9, r9, fp
 8003078:	f04f 0100 	mov.w	r1, #0
 800307c:	f04f 0200 	mov.w	r2, #0
 8003080:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003084:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003088:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800308c:	4688      	mov	r8, r1
 800308e:	4691      	mov	r9, r2
 8003090:	eb1a 0508 	adds.w	r5, sl, r8
 8003094:	eb4b 0609 	adc.w	r6, fp, r9
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	4619      	mov	r1, r3
 800309e:	f04f 0200 	mov.w	r2, #0
 80030a2:	f04f 0300 	mov.w	r3, #0
 80030a6:	f04f 0400 	mov.w	r4, #0
 80030aa:	0094      	lsls	r4, r2, #2
 80030ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80030b0:	008b      	lsls	r3, r1, #2
 80030b2:	461a      	mov	r2, r3
 80030b4:	4623      	mov	r3, r4
 80030b6:	4628      	mov	r0, r5
 80030b8:	4631      	mov	r1, r6
 80030ba:	f7fd f8e9 	bl	8000290 <__aeabi_uldivmod>
 80030be:	4603      	mov	r3, r0
 80030c0:	460c      	mov	r4, r1
 80030c2:	461a      	mov	r2, r3
 80030c4:	4bb8      	ldr	r3, [pc, #736]	; (80033a8 <UART_SetConfig+0x6f4>)
 80030c6:	fba3 2302 	umull	r2, r3, r3, r2
 80030ca:	095b      	lsrs	r3, r3, #5
 80030cc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	469b      	mov	fp, r3
 80030d4:	f04f 0c00 	mov.w	ip, #0
 80030d8:	46d9      	mov	r9, fp
 80030da:	46e2      	mov	sl, ip
 80030dc:	eb19 0309 	adds.w	r3, r9, r9
 80030e0:	eb4a 040a 	adc.w	r4, sl, sl
 80030e4:	4699      	mov	r9, r3
 80030e6:	46a2      	mov	sl, r4
 80030e8:	eb19 090b 	adds.w	r9, r9, fp
 80030ec:	eb4a 0a0c 	adc.w	sl, sl, ip
 80030f0:	f04f 0100 	mov.w	r1, #0
 80030f4:	f04f 0200 	mov.w	r2, #0
 80030f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003100:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003104:	4689      	mov	r9, r1
 8003106:	4692      	mov	sl, r2
 8003108:	eb1b 0509 	adds.w	r5, fp, r9
 800310c:	eb4c 060a 	adc.w	r6, ip, sl
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	4619      	mov	r1, r3
 8003116:	f04f 0200 	mov.w	r2, #0
 800311a:	f04f 0300 	mov.w	r3, #0
 800311e:	f04f 0400 	mov.w	r4, #0
 8003122:	0094      	lsls	r4, r2, #2
 8003124:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003128:	008b      	lsls	r3, r1, #2
 800312a:	461a      	mov	r2, r3
 800312c:	4623      	mov	r3, r4
 800312e:	4628      	mov	r0, r5
 8003130:	4631      	mov	r1, r6
 8003132:	f7fd f8ad 	bl	8000290 <__aeabi_uldivmod>
 8003136:	4603      	mov	r3, r0
 8003138:	460c      	mov	r4, r1
 800313a:	461a      	mov	r2, r3
 800313c:	4b9a      	ldr	r3, [pc, #616]	; (80033a8 <UART_SetConfig+0x6f4>)
 800313e:	fba3 1302 	umull	r1, r3, r3, r2
 8003142:	095b      	lsrs	r3, r3, #5
 8003144:	2164      	movs	r1, #100	; 0x64
 8003146:	fb01 f303 	mul.w	r3, r1, r3
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	011b      	lsls	r3, r3, #4
 800314e:	3332      	adds	r3, #50	; 0x32
 8003150:	4a95      	ldr	r2, [pc, #596]	; (80033a8 <UART_SetConfig+0x6f4>)
 8003152:	fba2 2303 	umull	r2, r3, r2, r3
 8003156:	095b      	lsrs	r3, r3, #5
 8003158:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800315c:	4498      	add	r8, r3
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	469b      	mov	fp, r3
 8003162:	f04f 0c00 	mov.w	ip, #0
 8003166:	46d9      	mov	r9, fp
 8003168:	46e2      	mov	sl, ip
 800316a:	eb19 0309 	adds.w	r3, r9, r9
 800316e:	eb4a 040a 	adc.w	r4, sl, sl
 8003172:	4699      	mov	r9, r3
 8003174:	46a2      	mov	sl, r4
 8003176:	eb19 090b 	adds.w	r9, r9, fp
 800317a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800317e:	f04f 0100 	mov.w	r1, #0
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800318a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800318e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003192:	4689      	mov	r9, r1
 8003194:	4692      	mov	sl, r2
 8003196:	eb1b 0509 	adds.w	r5, fp, r9
 800319a:	eb4c 060a 	adc.w	r6, ip, sl
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	4619      	mov	r1, r3
 80031a4:	f04f 0200 	mov.w	r2, #0
 80031a8:	f04f 0300 	mov.w	r3, #0
 80031ac:	f04f 0400 	mov.w	r4, #0
 80031b0:	0094      	lsls	r4, r2, #2
 80031b2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80031b6:	008b      	lsls	r3, r1, #2
 80031b8:	461a      	mov	r2, r3
 80031ba:	4623      	mov	r3, r4
 80031bc:	4628      	mov	r0, r5
 80031be:	4631      	mov	r1, r6
 80031c0:	f7fd f866 	bl	8000290 <__aeabi_uldivmod>
 80031c4:	4603      	mov	r3, r0
 80031c6:	460c      	mov	r4, r1
 80031c8:	461a      	mov	r2, r3
 80031ca:	4b77      	ldr	r3, [pc, #476]	; (80033a8 <UART_SetConfig+0x6f4>)
 80031cc:	fba3 1302 	umull	r1, r3, r3, r2
 80031d0:	095b      	lsrs	r3, r3, #5
 80031d2:	2164      	movs	r1, #100	; 0x64
 80031d4:	fb01 f303 	mul.w	r3, r1, r3
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	011b      	lsls	r3, r3, #4
 80031dc:	3332      	adds	r3, #50	; 0x32
 80031de:	4a72      	ldr	r2, [pc, #456]	; (80033a8 <UART_SetConfig+0x6f4>)
 80031e0:	fba2 2303 	umull	r2, r3, r2, r3
 80031e4:	095b      	lsrs	r3, r3, #5
 80031e6:	f003 020f 	and.w	r2, r3, #15
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4442      	add	r2, r8
 80031f0:	609a      	str	r2, [r3, #8]
 80031f2:	e0d0      	b.n	8003396 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80031f4:	f7ff f8d0 	bl	8002398 <HAL_RCC_GetPCLK1Freq>
 80031f8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	469a      	mov	sl, r3
 80031fe:	f04f 0b00 	mov.w	fp, #0
 8003202:	46d0      	mov	r8, sl
 8003204:	46d9      	mov	r9, fp
 8003206:	eb18 0308 	adds.w	r3, r8, r8
 800320a:	eb49 0409 	adc.w	r4, r9, r9
 800320e:	4698      	mov	r8, r3
 8003210:	46a1      	mov	r9, r4
 8003212:	eb18 080a 	adds.w	r8, r8, sl
 8003216:	eb49 090b 	adc.w	r9, r9, fp
 800321a:	f04f 0100 	mov.w	r1, #0
 800321e:	f04f 0200 	mov.w	r2, #0
 8003222:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003226:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800322a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800322e:	4688      	mov	r8, r1
 8003230:	4691      	mov	r9, r2
 8003232:	eb1a 0508 	adds.w	r5, sl, r8
 8003236:	eb4b 0609 	adc.w	r6, fp, r9
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	4619      	mov	r1, r3
 8003240:	f04f 0200 	mov.w	r2, #0
 8003244:	f04f 0300 	mov.w	r3, #0
 8003248:	f04f 0400 	mov.w	r4, #0
 800324c:	0094      	lsls	r4, r2, #2
 800324e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003252:	008b      	lsls	r3, r1, #2
 8003254:	461a      	mov	r2, r3
 8003256:	4623      	mov	r3, r4
 8003258:	4628      	mov	r0, r5
 800325a:	4631      	mov	r1, r6
 800325c:	f7fd f818 	bl	8000290 <__aeabi_uldivmod>
 8003260:	4603      	mov	r3, r0
 8003262:	460c      	mov	r4, r1
 8003264:	461a      	mov	r2, r3
 8003266:	4b50      	ldr	r3, [pc, #320]	; (80033a8 <UART_SetConfig+0x6f4>)
 8003268:	fba3 2302 	umull	r2, r3, r3, r2
 800326c:	095b      	lsrs	r3, r3, #5
 800326e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	469b      	mov	fp, r3
 8003276:	f04f 0c00 	mov.w	ip, #0
 800327a:	46d9      	mov	r9, fp
 800327c:	46e2      	mov	sl, ip
 800327e:	eb19 0309 	adds.w	r3, r9, r9
 8003282:	eb4a 040a 	adc.w	r4, sl, sl
 8003286:	4699      	mov	r9, r3
 8003288:	46a2      	mov	sl, r4
 800328a:	eb19 090b 	adds.w	r9, r9, fp
 800328e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003292:	f04f 0100 	mov.w	r1, #0
 8003296:	f04f 0200 	mov.w	r2, #0
 800329a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800329e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80032a2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80032a6:	4689      	mov	r9, r1
 80032a8:	4692      	mov	sl, r2
 80032aa:	eb1b 0509 	adds.w	r5, fp, r9
 80032ae:	eb4c 060a 	adc.w	r6, ip, sl
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	4619      	mov	r1, r3
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	f04f 0300 	mov.w	r3, #0
 80032c0:	f04f 0400 	mov.w	r4, #0
 80032c4:	0094      	lsls	r4, r2, #2
 80032c6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80032ca:	008b      	lsls	r3, r1, #2
 80032cc:	461a      	mov	r2, r3
 80032ce:	4623      	mov	r3, r4
 80032d0:	4628      	mov	r0, r5
 80032d2:	4631      	mov	r1, r6
 80032d4:	f7fc ffdc 	bl	8000290 <__aeabi_uldivmod>
 80032d8:	4603      	mov	r3, r0
 80032da:	460c      	mov	r4, r1
 80032dc:	461a      	mov	r2, r3
 80032de:	4b32      	ldr	r3, [pc, #200]	; (80033a8 <UART_SetConfig+0x6f4>)
 80032e0:	fba3 1302 	umull	r1, r3, r3, r2
 80032e4:	095b      	lsrs	r3, r3, #5
 80032e6:	2164      	movs	r1, #100	; 0x64
 80032e8:	fb01 f303 	mul.w	r3, r1, r3
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	011b      	lsls	r3, r3, #4
 80032f0:	3332      	adds	r3, #50	; 0x32
 80032f2:	4a2d      	ldr	r2, [pc, #180]	; (80033a8 <UART_SetConfig+0x6f4>)
 80032f4:	fba2 2303 	umull	r2, r3, r2, r3
 80032f8:	095b      	lsrs	r3, r3, #5
 80032fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032fe:	4498      	add	r8, r3
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	469b      	mov	fp, r3
 8003304:	f04f 0c00 	mov.w	ip, #0
 8003308:	46d9      	mov	r9, fp
 800330a:	46e2      	mov	sl, ip
 800330c:	eb19 0309 	adds.w	r3, r9, r9
 8003310:	eb4a 040a 	adc.w	r4, sl, sl
 8003314:	4699      	mov	r9, r3
 8003316:	46a2      	mov	sl, r4
 8003318:	eb19 090b 	adds.w	r9, r9, fp
 800331c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003320:	f04f 0100 	mov.w	r1, #0
 8003324:	f04f 0200 	mov.w	r2, #0
 8003328:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800332c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003330:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003334:	4689      	mov	r9, r1
 8003336:	4692      	mov	sl, r2
 8003338:	eb1b 0509 	adds.w	r5, fp, r9
 800333c:	eb4c 060a 	adc.w	r6, ip, sl
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	4619      	mov	r1, r3
 8003346:	f04f 0200 	mov.w	r2, #0
 800334a:	f04f 0300 	mov.w	r3, #0
 800334e:	f04f 0400 	mov.w	r4, #0
 8003352:	0094      	lsls	r4, r2, #2
 8003354:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003358:	008b      	lsls	r3, r1, #2
 800335a:	461a      	mov	r2, r3
 800335c:	4623      	mov	r3, r4
 800335e:	4628      	mov	r0, r5
 8003360:	4631      	mov	r1, r6
 8003362:	f7fc ff95 	bl	8000290 <__aeabi_uldivmod>
 8003366:	4603      	mov	r3, r0
 8003368:	460c      	mov	r4, r1
 800336a:	461a      	mov	r2, r3
 800336c:	4b0e      	ldr	r3, [pc, #56]	; (80033a8 <UART_SetConfig+0x6f4>)
 800336e:	fba3 1302 	umull	r1, r3, r3, r2
 8003372:	095b      	lsrs	r3, r3, #5
 8003374:	2164      	movs	r1, #100	; 0x64
 8003376:	fb01 f303 	mul.w	r3, r1, r3
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	3332      	adds	r3, #50	; 0x32
 8003380:	4a09      	ldr	r2, [pc, #36]	; (80033a8 <UART_SetConfig+0x6f4>)
 8003382:	fba2 2303 	umull	r2, r3, r2, r3
 8003386:	095b      	lsrs	r3, r3, #5
 8003388:	f003 020f 	and.w	r2, r3, #15
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4442      	add	r2, r8
 8003392:	609a      	str	r2, [r3, #8]
}
 8003394:	e7ff      	b.n	8003396 <UART_SetConfig+0x6e2>
 8003396:	bf00      	nop
 8003398:	3714      	adds	r7, #20
 800339a:	46bd      	mov	sp, r7
 800339c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033a0:	40011000 	.word	0x40011000
 80033a4:	40011400 	.word	0x40011400
 80033a8:	51eb851f 	.word	0x51eb851f

080033ac <calloc>:
 80033ac:	4b02      	ldr	r3, [pc, #8]	; (80033b8 <calloc+0xc>)
 80033ae:	460a      	mov	r2, r1
 80033b0:	4601      	mov	r1, r0
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	f000 b83f 	b.w	8003436 <_calloc_r>
 80033b8:	2000000c 	.word	0x2000000c

080033bc <__errno>:
 80033bc:	4b01      	ldr	r3, [pc, #4]	; (80033c4 <__errno+0x8>)
 80033be:	6818      	ldr	r0, [r3, #0]
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	2000000c 	.word	0x2000000c

080033c8 <__libc_init_array>:
 80033c8:	b570      	push	{r4, r5, r6, lr}
 80033ca:	4e0d      	ldr	r6, [pc, #52]	; (8003400 <__libc_init_array+0x38>)
 80033cc:	4c0d      	ldr	r4, [pc, #52]	; (8003404 <__libc_init_array+0x3c>)
 80033ce:	1ba4      	subs	r4, r4, r6
 80033d0:	10a4      	asrs	r4, r4, #2
 80033d2:	2500      	movs	r5, #0
 80033d4:	42a5      	cmp	r5, r4
 80033d6:	d109      	bne.n	80033ec <__libc_init_array+0x24>
 80033d8:	4e0b      	ldr	r6, [pc, #44]	; (8003408 <__libc_init_array+0x40>)
 80033da:	4c0c      	ldr	r4, [pc, #48]	; (800340c <__libc_init_array+0x44>)
 80033dc:	f000 fc36 	bl	8003c4c <_init>
 80033e0:	1ba4      	subs	r4, r4, r6
 80033e2:	10a4      	asrs	r4, r4, #2
 80033e4:	2500      	movs	r5, #0
 80033e6:	42a5      	cmp	r5, r4
 80033e8:	d105      	bne.n	80033f6 <__libc_init_array+0x2e>
 80033ea:	bd70      	pop	{r4, r5, r6, pc}
 80033ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033f0:	4798      	blx	r3
 80033f2:	3501      	adds	r5, #1
 80033f4:	e7ee      	b.n	80033d4 <__libc_init_array+0xc>
 80033f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033fa:	4798      	blx	r3
 80033fc:	3501      	adds	r5, #1
 80033fe:	e7f2      	b.n	80033e6 <__libc_init_array+0x1e>
 8003400:	08003cd0 	.word	0x08003cd0
 8003404:	08003cd0 	.word	0x08003cd0
 8003408:	08003cd0 	.word	0x08003cd0
 800340c:	08003cd4 	.word	0x08003cd4

08003410 <memcpy>:
 8003410:	b510      	push	{r4, lr}
 8003412:	1e43      	subs	r3, r0, #1
 8003414:	440a      	add	r2, r1
 8003416:	4291      	cmp	r1, r2
 8003418:	d100      	bne.n	800341c <memcpy+0xc>
 800341a:	bd10      	pop	{r4, pc}
 800341c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003420:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003424:	e7f7      	b.n	8003416 <memcpy+0x6>

08003426 <memset>:
 8003426:	4402      	add	r2, r0
 8003428:	4603      	mov	r3, r0
 800342a:	4293      	cmp	r3, r2
 800342c:	d100      	bne.n	8003430 <memset+0xa>
 800342e:	4770      	bx	lr
 8003430:	f803 1b01 	strb.w	r1, [r3], #1
 8003434:	e7f9      	b.n	800342a <memset+0x4>

08003436 <_calloc_r>:
 8003436:	b538      	push	{r3, r4, r5, lr}
 8003438:	fb02 f401 	mul.w	r4, r2, r1
 800343c:	4621      	mov	r1, r4
 800343e:	f000 f809 	bl	8003454 <_malloc_r>
 8003442:	4605      	mov	r5, r0
 8003444:	b118      	cbz	r0, 800344e <_calloc_r+0x18>
 8003446:	4622      	mov	r2, r4
 8003448:	2100      	movs	r1, #0
 800344a:	f7ff ffec 	bl	8003426 <memset>
 800344e:	4628      	mov	r0, r5
 8003450:	bd38      	pop	{r3, r4, r5, pc}
	...

08003454 <_malloc_r>:
 8003454:	b570      	push	{r4, r5, r6, lr}
 8003456:	1ccd      	adds	r5, r1, #3
 8003458:	f025 0503 	bic.w	r5, r5, #3
 800345c:	3508      	adds	r5, #8
 800345e:	2d0c      	cmp	r5, #12
 8003460:	bf38      	it	cc
 8003462:	250c      	movcc	r5, #12
 8003464:	2d00      	cmp	r5, #0
 8003466:	4606      	mov	r6, r0
 8003468:	db01      	blt.n	800346e <_malloc_r+0x1a>
 800346a:	42a9      	cmp	r1, r5
 800346c:	d903      	bls.n	8003476 <_malloc_r+0x22>
 800346e:	230c      	movs	r3, #12
 8003470:	6033      	str	r3, [r6, #0]
 8003472:	2000      	movs	r0, #0
 8003474:	bd70      	pop	{r4, r5, r6, pc}
 8003476:	f000 f877 	bl	8003568 <__malloc_lock>
 800347a:	4a21      	ldr	r2, [pc, #132]	; (8003500 <_malloc_r+0xac>)
 800347c:	6814      	ldr	r4, [r2, #0]
 800347e:	4621      	mov	r1, r4
 8003480:	b991      	cbnz	r1, 80034a8 <_malloc_r+0x54>
 8003482:	4c20      	ldr	r4, [pc, #128]	; (8003504 <_malloc_r+0xb0>)
 8003484:	6823      	ldr	r3, [r4, #0]
 8003486:	b91b      	cbnz	r3, 8003490 <_malloc_r+0x3c>
 8003488:	4630      	mov	r0, r6
 800348a:	f000 f83d 	bl	8003508 <_sbrk_r>
 800348e:	6020      	str	r0, [r4, #0]
 8003490:	4629      	mov	r1, r5
 8003492:	4630      	mov	r0, r6
 8003494:	f000 f838 	bl	8003508 <_sbrk_r>
 8003498:	1c43      	adds	r3, r0, #1
 800349a:	d124      	bne.n	80034e6 <_malloc_r+0x92>
 800349c:	230c      	movs	r3, #12
 800349e:	6033      	str	r3, [r6, #0]
 80034a0:	4630      	mov	r0, r6
 80034a2:	f000 f862 	bl	800356a <__malloc_unlock>
 80034a6:	e7e4      	b.n	8003472 <_malloc_r+0x1e>
 80034a8:	680b      	ldr	r3, [r1, #0]
 80034aa:	1b5b      	subs	r3, r3, r5
 80034ac:	d418      	bmi.n	80034e0 <_malloc_r+0x8c>
 80034ae:	2b0b      	cmp	r3, #11
 80034b0:	d90f      	bls.n	80034d2 <_malloc_r+0x7e>
 80034b2:	600b      	str	r3, [r1, #0]
 80034b4:	50cd      	str	r5, [r1, r3]
 80034b6:	18cc      	adds	r4, r1, r3
 80034b8:	4630      	mov	r0, r6
 80034ba:	f000 f856 	bl	800356a <__malloc_unlock>
 80034be:	f104 000b 	add.w	r0, r4, #11
 80034c2:	1d23      	adds	r3, r4, #4
 80034c4:	f020 0007 	bic.w	r0, r0, #7
 80034c8:	1ac3      	subs	r3, r0, r3
 80034ca:	d0d3      	beq.n	8003474 <_malloc_r+0x20>
 80034cc:	425a      	negs	r2, r3
 80034ce:	50e2      	str	r2, [r4, r3]
 80034d0:	e7d0      	b.n	8003474 <_malloc_r+0x20>
 80034d2:	428c      	cmp	r4, r1
 80034d4:	684b      	ldr	r3, [r1, #4]
 80034d6:	bf16      	itet	ne
 80034d8:	6063      	strne	r3, [r4, #4]
 80034da:	6013      	streq	r3, [r2, #0]
 80034dc:	460c      	movne	r4, r1
 80034de:	e7eb      	b.n	80034b8 <_malloc_r+0x64>
 80034e0:	460c      	mov	r4, r1
 80034e2:	6849      	ldr	r1, [r1, #4]
 80034e4:	e7cc      	b.n	8003480 <_malloc_r+0x2c>
 80034e6:	1cc4      	adds	r4, r0, #3
 80034e8:	f024 0403 	bic.w	r4, r4, #3
 80034ec:	42a0      	cmp	r0, r4
 80034ee:	d005      	beq.n	80034fc <_malloc_r+0xa8>
 80034f0:	1a21      	subs	r1, r4, r0
 80034f2:	4630      	mov	r0, r6
 80034f4:	f000 f808 	bl	8003508 <_sbrk_r>
 80034f8:	3001      	adds	r0, #1
 80034fa:	d0cf      	beq.n	800349c <_malloc_r+0x48>
 80034fc:	6025      	str	r5, [r4, #0]
 80034fe:	e7db      	b.n	80034b8 <_malloc_r+0x64>
 8003500:	200000ac 	.word	0x200000ac
 8003504:	200000b0 	.word	0x200000b0

08003508 <_sbrk_r>:
 8003508:	b538      	push	{r3, r4, r5, lr}
 800350a:	4c06      	ldr	r4, [pc, #24]	; (8003524 <_sbrk_r+0x1c>)
 800350c:	2300      	movs	r3, #0
 800350e:	4605      	mov	r5, r0
 8003510:	4608      	mov	r0, r1
 8003512:	6023      	str	r3, [r4, #0]
 8003514:	f7fd fbe0 	bl	8000cd8 <_sbrk>
 8003518:	1c43      	adds	r3, r0, #1
 800351a:	d102      	bne.n	8003522 <_sbrk_r+0x1a>
 800351c:	6823      	ldr	r3, [r4, #0]
 800351e:	b103      	cbz	r3, 8003522 <_sbrk_r+0x1a>
 8003520:	602b      	str	r3, [r5, #0]
 8003522:	bd38      	pop	{r3, r4, r5, pc}
 8003524:	200001b8 	.word	0x200001b8

08003528 <siprintf>:
 8003528:	b40e      	push	{r1, r2, r3}
 800352a:	b500      	push	{lr}
 800352c:	b09c      	sub	sp, #112	; 0x70
 800352e:	ab1d      	add	r3, sp, #116	; 0x74
 8003530:	9002      	str	r0, [sp, #8]
 8003532:	9006      	str	r0, [sp, #24]
 8003534:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003538:	4809      	ldr	r0, [pc, #36]	; (8003560 <siprintf+0x38>)
 800353a:	9107      	str	r1, [sp, #28]
 800353c:	9104      	str	r1, [sp, #16]
 800353e:	4909      	ldr	r1, [pc, #36]	; (8003564 <siprintf+0x3c>)
 8003540:	f853 2b04 	ldr.w	r2, [r3], #4
 8003544:	9105      	str	r1, [sp, #20]
 8003546:	6800      	ldr	r0, [r0, #0]
 8003548:	9301      	str	r3, [sp, #4]
 800354a:	a902      	add	r1, sp, #8
 800354c:	f000 f868 	bl	8003620 <_svfiprintf_r>
 8003550:	9b02      	ldr	r3, [sp, #8]
 8003552:	2200      	movs	r2, #0
 8003554:	701a      	strb	r2, [r3, #0]
 8003556:	b01c      	add	sp, #112	; 0x70
 8003558:	f85d eb04 	ldr.w	lr, [sp], #4
 800355c:	b003      	add	sp, #12
 800355e:	4770      	bx	lr
 8003560:	2000000c 	.word	0x2000000c
 8003564:	ffff0208 	.word	0xffff0208

08003568 <__malloc_lock>:
 8003568:	4770      	bx	lr

0800356a <__malloc_unlock>:
 800356a:	4770      	bx	lr

0800356c <__ssputs_r>:
 800356c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003570:	688e      	ldr	r6, [r1, #8]
 8003572:	429e      	cmp	r6, r3
 8003574:	4682      	mov	sl, r0
 8003576:	460c      	mov	r4, r1
 8003578:	4690      	mov	r8, r2
 800357a:	4699      	mov	r9, r3
 800357c:	d837      	bhi.n	80035ee <__ssputs_r+0x82>
 800357e:	898a      	ldrh	r2, [r1, #12]
 8003580:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003584:	d031      	beq.n	80035ea <__ssputs_r+0x7e>
 8003586:	6825      	ldr	r5, [r4, #0]
 8003588:	6909      	ldr	r1, [r1, #16]
 800358a:	1a6f      	subs	r7, r5, r1
 800358c:	6965      	ldr	r5, [r4, #20]
 800358e:	2302      	movs	r3, #2
 8003590:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003594:	fb95 f5f3 	sdiv	r5, r5, r3
 8003598:	f109 0301 	add.w	r3, r9, #1
 800359c:	443b      	add	r3, r7
 800359e:	429d      	cmp	r5, r3
 80035a0:	bf38      	it	cc
 80035a2:	461d      	movcc	r5, r3
 80035a4:	0553      	lsls	r3, r2, #21
 80035a6:	d530      	bpl.n	800360a <__ssputs_r+0x9e>
 80035a8:	4629      	mov	r1, r5
 80035aa:	f7ff ff53 	bl	8003454 <_malloc_r>
 80035ae:	4606      	mov	r6, r0
 80035b0:	b950      	cbnz	r0, 80035c8 <__ssputs_r+0x5c>
 80035b2:	230c      	movs	r3, #12
 80035b4:	f8ca 3000 	str.w	r3, [sl]
 80035b8:	89a3      	ldrh	r3, [r4, #12]
 80035ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035be:	81a3      	strh	r3, [r4, #12]
 80035c0:	f04f 30ff 	mov.w	r0, #4294967295
 80035c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035c8:	463a      	mov	r2, r7
 80035ca:	6921      	ldr	r1, [r4, #16]
 80035cc:	f7ff ff20 	bl	8003410 <memcpy>
 80035d0:	89a3      	ldrh	r3, [r4, #12]
 80035d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80035d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035da:	81a3      	strh	r3, [r4, #12]
 80035dc:	6126      	str	r6, [r4, #16]
 80035de:	6165      	str	r5, [r4, #20]
 80035e0:	443e      	add	r6, r7
 80035e2:	1bed      	subs	r5, r5, r7
 80035e4:	6026      	str	r6, [r4, #0]
 80035e6:	60a5      	str	r5, [r4, #8]
 80035e8:	464e      	mov	r6, r9
 80035ea:	454e      	cmp	r6, r9
 80035ec:	d900      	bls.n	80035f0 <__ssputs_r+0x84>
 80035ee:	464e      	mov	r6, r9
 80035f0:	4632      	mov	r2, r6
 80035f2:	4641      	mov	r1, r8
 80035f4:	6820      	ldr	r0, [r4, #0]
 80035f6:	f000 fa93 	bl	8003b20 <memmove>
 80035fa:	68a3      	ldr	r3, [r4, #8]
 80035fc:	1b9b      	subs	r3, r3, r6
 80035fe:	60a3      	str	r3, [r4, #8]
 8003600:	6823      	ldr	r3, [r4, #0]
 8003602:	441e      	add	r6, r3
 8003604:	6026      	str	r6, [r4, #0]
 8003606:	2000      	movs	r0, #0
 8003608:	e7dc      	b.n	80035c4 <__ssputs_r+0x58>
 800360a:	462a      	mov	r2, r5
 800360c:	f000 faf0 	bl	8003bf0 <_realloc_r>
 8003610:	4606      	mov	r6, r0
 8003612:	2800      	cmp	r0, #0
 8003614:	d1e2      	bne.n	80035dc <__ssputs_r+0x70>
 8003616:	6921      	ldr	r1, [r4, #16]
 8003618:	4650      	mov	r0, sl
 800361a:	f000 fa9b 	bl	8003b54 <_free_r>
 800361e:	e7c8      	b.n	80035b2 <__ssputs_r+0x46>

08003620 <_svfiprintf_r>:
 8003620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003624:	461d      	mov	r5, r3
 8003626:	898b      	ldrh	r3, [r1, #12]
 8003628:	061f      	lsls	r7, r3, #24
 800362a:	b09d      	sub	sp, #116	; 0x74
 800362c:	4680      	mov	r8, r0
 800362e:	460c      	mov	r4, r1
 8003630:	4616      	mov	r6, r2
 8003632:	d50f      	bpl.n	8003654 <_svfiprintf_r+0x34>
 8003634:	690b      	ldr	r3, [r1, #16]
 8003636:	b96b      	cbnz	r3, 8003654 <_svfiprintf_r+0x34>
 8003638:	2140      	movs	r1, #64	; 0x40
 800363a:	f7ff ff0b 	bl	8003454 <_malloc_r>
 800363e:	6020      	str	r0, [r4, #0]
 8003640:	6120      	str	r0, [r4, #16]
 8003642:	b928      	cbnz	r0, 8003650 <_svfiprintf_r+0x30>
 8003644:	230c      	movs	r3, #12
 8003646:	f8c8 3000 	str.w	r3, [r8]
 800364a:	f04f 30ff 	mov.w	r0, #4294967295
 800364e:	e0c8      	b.n	80037e2 <_svfiprintf_r+0x1c2>
 8003650:	2340      	movs	r3, #64	; 0x40
 8003652:	6163      	str	r3, [r4, #20]
 8003654:	2300      	movs	r3, #0
 8003656:	9309      	str	r3, [sp, #36]	; 0x24
 8003658:	2320      	movs	r3, #32
 800365a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800365e:	2330      	movs	r3, #48	; 0x30
 8003660:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003664:	9503      	str	r5, [sp, #12]
 8003666:	f04f 0b01 	mov.w	fp, #1
 800366a:	4637      	mov	r7, r6
 800366c:	463d      	mov	r5, r7
 800366e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003672:	b10b      	cbz	r3, 8003678 <_svfiprintf_r+0x58>
 8003674:	2b25      	cmp	r3, #37	; 0x25
 8003676:	d13e      	bne.n	80036f6 <_svfiprintf_r+0xd6>
 8003678:	ebb7 0a06 	subs.w	sl, r7, r6
 800367c:	d00b      	beq.n	8003696 <_svfiprintf_r+0x76>
 800367e:	4653      	mov	r3, sl
 8003680:	4632      	mov	r2, r6
 8003682:	4621      	mov	r1, r4
 8003684:	4640      	mov	r0, r8
 8003686:	f7ff ff71 	bl	800356c <__ssputs_r>
 800368a:	3001      	adds	r0, #1
 800368c:	f000 80a4 	beq.w	80037d8 <_svfiprintf_r+0x1b8>
 8003690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003692:	4453      	add	r3, sl
 8003694:	9309      	str	r3, [sp, #36]	; 0x24
 8003696:	783b      	ldrb	r3, [r7, #0]
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 809d 	beq.w	80037d8 <_svfiprintf_r+0x1b8>
 800369e:	2300      	movs	r3, #0
 80036a0:	f04f 32ff 	mov.w	r2, #4294967295
 80036a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036a8:	9304      	str	r3, [sp, #16]
 80036aa:	9307      	str	r3, [sp, #28]
 80036ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80036b0:	931a      	str	r3, [sp, #104]	; 0x68
 80036b2:	462f      	mov	r7, r5
 80036b4:	2205      	movs	r2, #5
 80036b6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80036ba:	4850      	ldr	r0, [pc, #320]	; (80037fc <_svfiprintf_r+0x1dc>)
 80036bc:	f7fc fd98 	bl	80001f0 <memchr>
 80036c0:	9b04      	ldr	r3, [sp, #16]
 80036c2:	b9d0      	cbnz	r0, 80036fa <_svfiprintf_r+0xda>
 80036c4:	06d9      	lsls	r1, r3, #27
 80036c6:	bf44      	itt	mi
 80036c8:	2220      	movmi	r2, #32
 80036ca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80036ce:	071a      	lsls	r2, r3, #28
 80036d0:	bf44      	itt	mi
 80036d2:	222b      	movmi	r2, #43	; 0x2b
 80036d4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80036d8:	782a      	ldrb	r2, [r5, #0]
 80036da:	2a2a      	cmp	r2, #42	; 0x2a
 80036dc:	d015      	beq.n	800370a <_svfiprintf_r+0xea>
 80036de:	9a07      	ldr	r2, [sp, #28]
 80036e0:	462f      	mov	r7, r5
 80036e2:	2000      	movs	r0, #0
 80036e4:	250a      	movs	r5, #10
 80036e6:	4639      	mov	r1, r7
 80036e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036ec:	3b30      	subs	r3, #48	; 0x30
 80036ee:	2b09      	cmp	r3, #9
 80036f0:	d94d      	bls.n	800378e <_svfiprintf_r+0x16e>
 80036f2:	b1b8      	cbz	r0, 8003724 <_svfiprintf_r+0x104>
 80036f4:	e00f      	b.n	8003716 <_svfiprintf_r+0xf6>
 80036f6:	462f      	mov	r7, r5
 80036f8:	e7b8      	b.n	800366c <_svfiprintf_r+0x4c>
 80036fa:	4a40      	ldr	r2, [pc, #256]	; (80037fc <_svfiprintf_r+0x1dc>)
 80036fc:	1a80      	subs	r0, r0, r2
 80036fe:	fa0b f000 	lsl.w	r0, fp, r0
 8003702:	4318      	orrs	r0, r3
 8003704:	9004      	str	r0, [sp, #16]
 8003706:	463d      	mov	r5, r7
 8003708:	e7d3      	b.n	80036b2 <_svfiprintf_r+0x92>
 800370a:	9a03      	ldr	r2, [sp, #12]
 800370c:	1d11      	adds	r1, r2, #4
 800370e:	6812      	ldr	r2, [r2, #0]
 8003710:	9103      	str	r1, [sp, #12]
 8003712:	2a00      	cmp	r2, #0
 8003714:	db01      	blt.n	800371a <_svfiprintf_r+0xfa>
 8003716:	9207      	str	r2, [sp, #28]
 8003718:	e004      	b.n	8003724 <_svfiprintf_r+0x104>
 800371a:	4252      	negs	r2, r2
 800371c:	f043 0302 	orr.w	r3, r3, #2
 8003720:	9207      	str	r2, [sp, #28]
 8003722:	9304      	str	r3, [sp, #16]
 8003724:	783b      	ldrb	r3, [r7, #0]
 8003726:	2b2e      	cmp	r3, #46	; 0x2e
 8003728:	d10c      	bne.n	8003744 <_svfiprintf_r+0x124>
 800372a:	787b      	ldrb	r3, [r7, #1]
 800372c:	2b2a      	cmp	r3, #42	; 0x2a
 800372e:	d133      	bne.n	8003798 <_svfiprintf_r+0x178>
 8003730:	9b03      	ldr	r3, [sp, #12]
 8003732:	1d1a      	adds	r2, r3, #4
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	9203      	str	r2, [sp, #12]
 8003738:	2b00      	cmp	r3, #0
 800373a:	bfb8      	it	lt
 800373c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003740:	3702      	adds	r7, #2
 8003742:	9305      	str	r3, [sp, #20]
 8003744:	4d2e      	ldr	r5, [pc, #184]	; (8003800 <_svfiprintf_r+0x1e0>)
 8003746:	7839      	ldrb	r1, [r7, #0]
 8003748:	2203      	movs	r2, #3
 800374a:	4628      	mov	r0, r5
 800374c:	f7fc fd50 	bl	80001f0 <memchr>
 8003750:	b138      	cbz	r0, 8003762 <_svfiprintf_r+0x142>
 8003752:	2340      	movs	r3, #64	; 0x40
 8003754:	1b40      	subs	r0, r0, r5
 8003756:	fa03 f000 	lsl.w	r0, r3, r0
 800375a:	9b04      	ldr	r3, [sp, #16]
 800375c:	4303      	orrs	r3, r0
 800375e:	3701      	adds	r7, #1
 8003760:	9304      	str	r3, [sp, #16]
 8003762:	7839      	ldrb	r1, [r7, #0]
 8003764:	4827      	ldr	r0, [pc, #156]	; (8003804 <_svfiprintf_r+0x1e4>)
 8003766:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800376a:	2206      	movs	r2, #6
 800376c:	1c7e      	adds	r6, r7, #1
 800376e:	f7fc fd3f 	bl	80001f0 <memchr>
 8003772:	2800      	cmp	r0, #0
 8003774:	d038      	beq.n	80037e8 <_svfiprintf_r+0x1c8>
 8003776:	4b24      	ldr	r3, [pc, #144]	; (8003808 <_svfiprintf_r+0x1e8>)
 8003778:	bb13      	cbnz	r3, 80037c0 <_svfiprintf_r+0x1a0>
 800377a:	9b03      	ldr	r3, [sp, #12]
 800377c:	3307      	adds	r3, #7
 800377e:	f023 0307 	bic.w	r3, r3, #7
 8003782:	3308      	adds	r3, #8
 8003784:	9303      	str	r3, [sp, #12]
 8003786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003788:	444b      	add	r3, r9
 800378a:	9309      	str	r3, [sp, #36]	; 0x24
 800378c:	e76d      	b.n	800366a <_svfiprintf_r+0x4a>
 800378e:	fb05 3202 	mla	r2, r5, r2, r3
 8003792:	2001      	movs	r0, #1
 8003794:	460f      	mov	r7, r1
 8003796:	e7a6      	b.n	80036e6 <_svfiprintf_r+0xc6>
 8003798:	2300      	movs	r3, #0
 800379a:	3701      	adds	r7, #1
 800379c:	9305      	str	r3, [sp, #20]
 800379e:	4619      	mov	r1, r3
 80037a0:	250a      	movs	r5, #10
 80037a2:	4638      	mov	r0, r7
 80037a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037a8:	3a30      	subs	r2, #48	; 0x30
 80037aa:	2a09      	cmp	r2, #9
 80037ac:	d903      	bls.n	80037b6 <_svfiprintf_r+0x196>
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d0c8      	beq.n	8003744 <_svfiprintf_r+0x124>
 80037b2:	9105      	str	r1, [sp, #20]
 80037b4:	e7c6      	b.n	8003744 <_svfiprintf_r+0x124>
 80037b6:	fb05 2101 	mla	r1, r5, r1, r2
 80037ba:	2301      	movs	r3, #1
 80037bc:	4607      	mov	r7, r0
 80037be:	e7f0      	b.n	80037a2 <_svfiprintf_r+0x182>
 80037c0:	ab03      	add	r3, sp, #12
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	4622      	mov	r2, r4
 80037c6:	4b11      	ldr	r3, [pc, #68]	; (800380c <_svfiprintf_r+0x1ec>)
 80037c8:	a904      	add	r1, sp, #16
 80037ca:	4640      	mov	r0, r8
 80037cc:	f3af 8000 	nop.w
 80037d0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80037d4:	4681      	mov	r9, r0
 80037d6:	d1d6      	bne.n	8003786 <_svfiprintf_r+0x166>
 80037d8:	89a3      	ldrh	r3, [r4, #12]
 80037da:	065b      	lsls	r3, r3, #25
 80037dc:	f53f af35 	bmi.w	800364a <_svfiprintf_r+0x2a>
 80037e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80037e2:	b01d      	add	sp, #116	; 0x74
 80037e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037e8:	ab03      	add	r3, sp, #12
 80037ea:	9300      	str	r3, [sp, #0]
 80037ec:	4622      	mov	r2, r4
 80037ee:	4b07      	ldr	r3, [pc, #28]	; (800380c <_svfiprintf_r+0x1ec>)
 80037f0:	a904      	add	r1, sp, #16
 80037f2:	4640      	mov	r0, r8
 80037f4:	f000 f882 	bl	80038fc <_printf_i>
 80037f8:	e7ea      	b.n	80037d0 <_svfiprintf_r+0x1b0>
 80037fa:	bf00      	nop
 80037fc:	08003c94 	.word	0x08003c94
 8003800:	08003c9a 	.word	0x08003c9a
 8003804:	08003c9e 	.word	0x08003c9e
 8003808:	00000000 	.word	0x00000000
 800380c:	0800356d 	.word	0x0800356d

08003810 <_printf_common>:
 8003810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003814:	4691      	mov	r9, r2
 8003816:	461f      	mov	r7, r3
 8003818:	688a      	ldr	r2, [r1, #8]
 800381a:	690b      	ldr	r3, [r1, #16]
 800381c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003820:	4293      	cmp	r3, r2
 8003822:	bfb8      	it	lt
 8003824:	4613      	movlt	r3, r2
 8003826:	f8c9 3000 	str.w	r3, [r9]
 800382a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800382e:	4606      	mov	r6, r0
 8003830:	460c      	mov	r4, r1
 8003832:	b112      	cbz	r2, 800383a <_printf_common+0x2a>
 8003834:	3301      	adds	r3, #1
 8003836:	f8c9 3000 	str.w	r3, [r9]
 800383a:	6823      	ldr	r3, [r4, #0]
 800383c:	0699      	lsls	r1, r3, #26
 800383e:	bf42      	ittt	mi
 8003840:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003844:	3302      	addmi	r3, #2
 8003846:	f8c9 3000 	strmi.w	r3, [r9]
 800384a:	6825      	ldr	r5, [r4, #0]
 800384c:	f015 0506 	ands.w	r5, r5, #6
 8003850:	d107      	bne.n	8003862 <_printf_common+0x52>
 8003852:	f104 0a19 	add.w	sl, r4, #25
 8003856:	68e3      	ldr	r3, [r4, #12]
 8003858:	f8d9 2000 	ldr.w	r2, [r9]
 800385c:	1a9b      	subs	r3, r3, r2
 800385e:	42ab      	cmp	r3, r5
 8003860:	dc28      	bgt.n	80038b4 <_printf_common+0xa4>
 8003862:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003866:	6822      	ldr	r2, [r4, #0]
 8003868:	3300      	adds	r3, #0
 800386a:	bf18      	it	ne
 800386c:	2301      	movne	r3, #1
 800386e:	0692      	lsls	r2, r2, #26
 8003870:	d42d      	bmi.n	80038ce <_printf_common+0xbe>
 8003872:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003876:	4639      	mov	r1, r7
 8003878:	4630      	mov	r0, r6
 800387a:	47c0      	blx	r8
 800387c:	3001      	adds	r0, #1
 800387e:	d020      	beq.n	80038c2 <_printf_common+0xb2>
 8003880:	6823      	ldr	r3, [r4, #0]
 8003882:	68e5      	ldr	r5, [r4, #12]
 8003884:	f8d9 2000 	ldr.w	r2, [r9]
 8003888:	f003 0306 	and.w	r3, r3, #6
 800388c:	2b04      	cmp	r3, #4
 800388e:	bf08      	it	eq
 8003890:	1aad      	subeq	r5, r5, r2
 8003892:	68a3      	ldr	r3, [r4, #8]
 8003894:	6922      	ldr	r2, [r4, #16]
 8003896:	bf0c      	ite	eq
 8003898:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800389c:	2500      	movne	r5, #0
 800389e:	4293      	cmp	r3, r2
 80038a0:	bfc4      	itt	gt
 80038a2:	1a9b      	subgt	r3, r3, r2
 80038a4:	18ed      	addgt	r5, r5, r3
 80038a6:	f04f 0900 	mov.w	r9, #0
 80038aa:	341a      	adds	r4, #26
 80038ac:	454d      	cmp	r5, r9
 80038ae:	d11a      	bne.n	80038e6 <_printf_common+0xd6>
 80038b0:	2000      	movs	r0, #0
 80038b2:	e008      	b.n	80038c6 <_printf_common+0xb6>
 80038b4:	2301      	movs	r3, #1
 80038b6:	4652      	mov	r2, sl
 80038b8:	4639      	mov	r1, r7
 80038ba:	4630      	mov	r0, r6
 80038bc:	47c0      	blx	r8
 80038be:	3001      	adds	r0, #1
 80038c0:	d103      	bne.n	80038ca <_printf_common+0xba>
 80038c2:	f04f 30ff 	mov.w	r0, #4294967295
 80038c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038ca:	3501      	adds	r5, #1
 80038cc:	e7c3      	b.n	8003856 <_printf_common+0x46>
 80038ce:	18e1      	adds	r1, r4, r3
 80038d0:	1c5a      	adds	r2, r3, #1
 80038d2:	2030      	movs	r0, #48	; 0x30
 80038d4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80038d8:	4422      	add	r2, r4
 80038da:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80038de:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80038e2:	3302      	adds	r3, #2
 80038e4:	e7c5      	b.n	8003872 <_printf_common+0x62>
 80038e6:	2301      	movs	r3, #1
 80038e8:	4622      	mov	r2, r4
 80038ea:	4639      	mov	r1, r7
 80038ec:	4630      	mov	r0, r6
 80038ee:	47c0      	blx	r8
 80038f0:	3001      	adds	r0, #1
 80038f2:	d0e6      	beq.n	80038c2 <_printf_common+0xb2>
 80038f4:	f109 0901 	add.w	r9, r9, #1
 80038f8:	e7d8      	b.n	80038ac <_printf_common+0x9c>
	...

080038fc <_printf_i>:
 80038fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003900:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003904:	460c      	mov	r4, r1
 8003906:	7e09      	ldrb	r1, [r1, #24]
 8003908:	b085      	sub	sp, #20
 800390a:	296e      	cmp	r1, #110	; 0x6e
 800390c:	4617      	mov	r7, r2
 800390e:	4606      	mov	r6, r0
 8003910:	4698      	mov	r8, r3
 8003912:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003914:	f000 80b3 	beq.w	8003a7e <_printf_i+0x182>
 8003918:	d822      	bhi.n	8003960 <_printf_i+0x64>
 800391a:	2963      	cmp	r1, #99	; 0x63
 800391c:	d036      	beq.n	800398c <_printf_i+0x90>
 800391e:	d80a      	bhi.n	8003936 <_printf_i+0x3a>
 8003920:	2900      	cmp	r1, #0
 8003922:	f000 80b9 	beq.w	8003a98 <_printf_i+0x19c>
 8003926:	2958      	cmp	r1, #88	; 0x58
 8003928:	f000 8083 	beq.w	8003a32 <_printf_i+0x136>
 800392c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003930:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003934:	e032      	b.n	800399c <_printf_i+0xa0>
 8003936:	2964      	cmp	r1, #100	; 0x64
 8003938:	d001      	beq.n	800393e <_printf_i+0x42>
 800393a:	2969      	cmp	r1, #105	; 0x69
 800393c:	d1f6      	bne.n	800392c <_printf_i+0x30>
 800393e:	6820      	ldr	r0, [r4, #0]
 8003940:	6813      	ldr	r3, [r2, #0]
 8003942:	0605      	lsls	r5, r0, #24
 8003944:	f103 0104 	add.w	r1, r3, #4
 8003948:	d52a      	bpl.n	80039a0 <_printf_i+0xa4>
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6011      	str	r1, [r2, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	da03      	bge.n	800395a <_printf_i+0x5e>
 8003952:	222d      	movs	r2, #45	; 0x2d
 8003954:	425b      	negs	r3, r3
 8003956:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800395a:	486f      	ldr	r0, [pc, #444]	; (8003b18 <_printf_i+0x21c>)
 800395c:	220a      	movs	r2, #10
 800395e:	e039      	b.n	80039d4 <_printf_i+0xd8>
 8003960:	2973      	cmp	r1, #115	; 0x73
 8003962:	f000 809d 	beq.w	8003aa0 <_printf_i+0x1a4>
 8003966:	d808      	bhi.n	800397a <_printf_i+0x7e>
 8003968:	296f      	cmp	r1, #111	; 0x6f
 800396a:	d020      	beq.n	80039ae <_printf_i+0xb2>
 800396c:	2970      	cmp	r1, #112	; 0x70
 800396e:	d1dd      	bne.n	800392c <_printf_i+0x30>
 8003970:	6823      	ldr	r3, [r4, #0]
 8003972:	f043 0320 	orr.w	r3, r3, #32
 8003976:	6023      	str	r3, [r4, #0]
 8003978:	e003      	b.n	8003982 <_printf_i+0x86>
 800397a:	2975      	cmp	r1, #117	; 0x75
 800397c:	d017      	beq.n	80039ae <_printf_i+0xb2>
 800397e:	2978      	cmp	r1, #120	; 0x78
 8003980:	d1d4      	bne.n	800392c <_printf_i+0x30>
 8003982:	2378      	movs	r3, #120	; 0x78
 8003984:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003988:	4864      	ldr	r0, [pc, #400]	; (8003b1c <_printf_i+0x220>)
 800398a:	e055      	b.n	8003a38 <_printf_i+0x13c>
 800398c:	6813      	ldr	r3, [r2, #0]
 800398e:	1d19      	adds	r1, r3, #4
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	6011      	str	r1, [r2, #0]
 8003994:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003998:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800399c:	2301      	movs	r3, #1
 800399e:	e08c      	b.n	8003aba <_printf_i+0x1be>
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	6011      	str	r1, [r2, #0]
 80039a4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80039a8:	bf18      	it	ne
 80039aa:	b21b      	sxthne	r3, r3
 80039ac:	e7cf      	b.n	800394e <_printf_i+0x52>
 80039ae:	6813      	ldr	r3, [r2, #0]
 80039b0:	6825      	ldr	r5, [r4, #0]
 80039b2:	1d18      	adds	r0, r3, #4
 80039b4:	6010      	str	r0, [r2, #0]
 80039b6:	0628      	lsls	r0, r5, #24
 80039b8:	d501      	bpl.n	80039be <_printf_i+0xc2>
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	e002      	b.n	80039c4 <_printf_i+0xc8>
 80039be:	0668      	lsls	r0, r5, #25
 80039c0:	d5fb      	bpl.n	80039ba <_printf_i+0xbe>
 80039c2:	881b      	ldrh	r3, [r3, #0]
 80039c4:	4854      	ldr	r0, [pc, #336]	; (8003b18 <_printf_i+0x21c>)
 80039c6:	296f      	cmp	r1, #111	; 0x6f
 80039c8:	bf14      	ite	ne
 80039ca:	220a      	movne	r2, #10
 80039cc:	2208      	moveq	r2, #8
 80039ce:	2100      	movs	r1, #0
 80039d0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80039d4:	6865      	ldr	r5, [r4, #4]
 80039d6:	60a5      	str	r5, [r4, #8]
 80039d8:	2d00      	cmp	r5, #0
 80039da:	f2c0 8095 	blt.w	8003b08 <_printf_i+0x20c>
 80039de:	6821      	ldr	r1, [r4, #0]
 80039e0:	f021 0104 	bic.w	r1, r1, #4
 80039e4:	6021      	str	r1, [r4, #0]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d13d      	bne.n	8003a66 <_printf_i+0x16a>
 80039ea:	2d00      	cmp	r5, #0
 80039ec:	f040 808e 	bne.w	8003b0c <_printf_i+0x210>
 80039f0:	4665      	mov	r5, ip
 80039f2:	2a08      	cmp	r2, #8
 80039f4:	d10b      	bne.n	8003a0e <_printf_i+0x112>
 80039f6:	6823      	ldr	r3, [r4, #0]
 80039f8:	07db      	lsls	r3, r3, #31
 80039fa:	d508      	bpl.n	8003a0e <_printf_i+0x112>
 80039fc:	6923      	ldr	r3, [r4, #16]
 80039fe:	6862      	ldr	r2, [r4, #4]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	bfde      	ittt	le
 8003a04:	2330      	movle	r3, #48	; 0x30
 8003a06:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003a0a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003a0e:	ebac 0305 	sub.w	r3, ip, r5
 8003a12:	6123      	str	r3, [r4, #16]
 8003a14:	f8cd 8000 	str.w	r8, [sp]
 8003a18:	463b      	mov	r3, r7
 8003a1a:	aa03      	add	r2, sp, #12
 8003a1c:	4621      	mov	r1, r4
 8003a1e:	4630      	mov	r0, r6
 8003a20:	f7ff fef6 	bl	8003810 <_printf_common>
 8003a24:	3001      	adds	r0, #1
 8003a26:	d14d      	bne.n	8003ac4 <_printf_i+0x1c8>
 8003a28:	f04f 30ff 	mov.w	r0, #4294967295
 8003a2c:	b005      	add	sp, #20
 8003a2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003a32:	4839      	ldr	r0, [pc, #228]	; (8003b18 <_printf_i+0x21c>)
 8003a34:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003a38:	6813      	ldr	r3, [r2, #0]
 8003a3a:	6821      	ldr	r1, [r4, #0]
 8003a3c:	1d1d      	adds	r5, r3, #4
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	6015      	str	r5, [r2, #0]
 8003a42:	060a      	lsls	r2, r1, #24
 8003a44:	d50b      	bpl.n	8003a5e <_printf_i+0x162>
 8003a46:	07ca      	lsls	r2, r1, #31
 8003a48:	bf44      	itt	mi
 8003a4a:	f041 0120 	orrmi.w	r1, r1, #32
 8003a4e:	6021      	strmi	r1, [r4, #0]
 8003a50:	b91b      	cbnz	r3, 8003a5a <_printf_i+0x15e>
 8003a52:	6822      	ldr	r2, [r4, #0]
 8003a54:	f022 0220 	bic.w	r2, r2, #32
 8003a58:	6022      	str	r2, [r4, #0]
 8003a5a:	2210      	movs	r2, #16
 8003a5c:	e7b7      	b.n	80039ce <_printf_i+0xd2>
 8003a5e:	064d      	lsls	r5, r1, #25
 8003a60:	bf48      	it	mi
 8003a62:	b29b      	uxthmi	r3, r3
 8003a64:	e7ef      	b.n	8003a46 <_printf_i+0x14a>
 8003a66:	4665      	mov	r5, ip
 8003a68:	fbb3 f1f2 	udiv	r1, r3, r2
 8003a6c:	fb02 3311 	mls	r3, r2, r1, r3
 8003a70:	5cc3      	ldrb	r3, [r0, r3]
 8003a72:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003a76:	460b      	mov	r3, r1
 8003a78:	2900      	cmp	r1, #0
 8003a7a:	d1f5      	bne.n	8003a68 <_printf_i+0x16c>
 8003a7c:	e7b9      	b.n	80039f2 <_printf_i+0xf6>
 8003a7e:	6813      	ldr	r3, [r2, #0]
 8003a80:	6825      	ldr	r5, [r4, #0]
 8003a82:	6961      	ldr	r1, [r4, #20]
 8003a84:	1d18      	adds	r0, r3, #4
 8003a86:	6010      	str	r0, [r2, #0]
 8003a88:	0628      	lsls	r0, r5, #24
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	d501      	bpl.n	8003a92 <_printf_i+0x196>
 8003a8e:	6019      	str	r1, [r3, #0]
 8003a90:	e002      	b.n	8003a98 <_printf_i+0x19c>
 8003a92:	066a      	lsls	r2, r5, #25
 8003a94:	d5fb      	bpl.n	8003a8e <_printf_i+0x192>
 8003a96:	8019      	strh	r1, [r3, #0]
 8003a98:	2300      	movs	r3, #0
 8003a9a:	6123      	str	r3, [r4, #16]
 8003a9c:	4665      	mov	r5, ip
 8003a9e:	e7b9      	b.n	8003a14 <_printf_i+0x118>
 8003aa0:	6813      	ldr	r3, [r2, #0]
 8003aa2:	1d19      	adds	r1, r3, #4
 8003aa4:	6011      	str	r1, [r2, #0]
 8003aa6:	681d      	ldr	r5, [r3, #0]
 8003aa8:	6862      	ldr	r2, [r4, #4]
 8003aaa:	2100      	movs	r1, #0
 8003aac:	4628      	mov	r0, r5
 8003aae:	f7fc fb9f 	bl	80001f0 <memchr>
 8003ab2:	b108      	cbz	r0, 8003ab8 <_printf_i+0x1bc>
 8003ab4:	1b40      	subs	r0, r0, r5
 8003ab6:	6060      	str	r0, [r4, #4]
 8003ab8:	6863      	ldr	r3, [r4, #4]
 8003aba:	6123      	str	r3, [r4, #16]
 8003abc:	2300      	movs	r3, #0
 8003abe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ac2:	e7a7      	b.n	8003a14 <_printf_i+0x118>
 8003ac4:	6923      	ldr	r3, [r4, #16]
 8003ac6:	462a      	mov	r2, r5
 8003ac8:	4639      	mov	r1, r7
 8003aca:	4630      	mov	r0, r6
 8003acc:	47c0      	blx	r8
 8003ace:	3001      	adds	r0, #1
 8003ad0:	d0aa      	beq.n	8003a28 <_printf_i+0x12c>
 8003ad2:	6823      	ldr	r3, [r4, #0]
 8003ad4:	079b      	lsls	r3, r3, #30
 8003ad6:	d413      	bmi.n	8003b00 <_printf_i+0x204>
 8003ad8:	68e0      	ldr	r0, [r4, #12]
 8003ada:	9b03      	ldr	r3, [sp, #12]
 8003adc:	4298      	cmp	r0, r3
 8003ade:	bfb8      	it	lt
 8003ae0:	4618      	movlt	r0, r3
 8003ae2:	e7a3      	b.n	8003a2c <_printf_i+0x130>
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	464a      	mov	r2, r9
 8003ae8:	4639      	mov	r1, r7
 8003aea:	4630      	mov	r0, r6
 8003aec:	47c0      	blx	r8
 8003aee:	3001      	adds	r0, #1
 8003af0:	d09a      	beq.n	8003a28 <_printf_i+0x12c>
 8003af2:	3501      	adds	r5, #1
 8003af4:	68e3      	ldr	r3, [r4, #12]
 8003af6:	9a03      	ldr	r2, [sp, #12]
 8003af8:	1a9b      	subs	r3, r3, r2
 8003afa:	42ab      	cmp	r3, r5
 8003afc:	dcf2      	bgt.n	8003ae4 <_printf_i+0x1e8>
 8003afe:	e7eb      	b.n	8003ad8 <_printf_i+0x1dc>
 8003b00:	2500      	movs	r5, #0
 8003b02:	f104 0919 	add.w	r9, r4, #25
 8003b06:	e7f5      	b.n	8003af4 <_printf_i+0x1f8>
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1ac      	bne.n	8003a66 <_printf_i+0x16a>
 8003b0c:	7803      	ldrb	r3, [r0, #0]
 8003b0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b12:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b16:	e76c      	b.n	80039f2 <_printf_i+0xf6>
 8003b18:	08003ca5 	.word	0x08003ca5
 8003b1c:	08003cb6 	.word	0x08003cb6

08003b20 <memmove>:
 8003b20:	4288      	cmp	r0, r1
 8003b22:	b510      	push	{r4, lr}
 8003b24:	eb01 0302 	add.w	r3, r1, r2
 8003b28:	d807      	bhi.n	8003b3a <memmove+0x1a>
 8003b2a:	1e42      	subs	r2, r0, #1
 8003b2c:	4299      	cmp	r1, r3
 8003b2e:	d00a      	beq.n	8003b46 <memmove+0x26>
 8003b30:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b34:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003b38:	e7f8      	b.n	8003b2c <memmove+0xc>
 8003b3a:	4283      	cmp	r3, r0
 8003b3c:	d9f5      	bls.n	8003b2a <memmove+0xa>
 8003b3e:	1881      	adds	r1, r0, r2
 8003b40:	1ad2      	subs	r2, r2, r3
 8003b42:	42d3      	cmn	r3, r2
 8003b44:	d100      	bne.n	8003b48 <memmove+0x28>
 8003b46:	bd10      	pop	{r4, pc}
 8003b48:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b4c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003b50:	e7f7      	b.n	8003b42 <memmove+0x22>
	...

08003b54 <_free_r>:
 8003b54:	b538      	push	{r3, r4, r5, lr}
 8003b56:	4605      	mov	r5, r0
 8003b58:	2900      	cmp	r1, #0
 8003b5a:	d045      	beq.n	8003be8 <_free_r+0x94>
 8003b5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b60:	1f0c      	subs	r4, r1, #4
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	bfb8      	it	lt
 8003b66:	18e4      	addlt	r4, r4, r3
 8003b68:	f7ff fcfe 	bl	8003568 <__malloc_lock>
 8003b6c:	4a1f      	ldr	r2, [pc, #124]	; (8003bec <_free_r+0x98>)
 8003b6e:	6813      	ldr	r3, [r2, #0]
 8003b70:	4610      	mov	r0, r2
 8003b72:	b933      	cbnz	r3, 8003b82 <_free_r+0x2e>
 8003b74:	6063      	str	r3, [r4, #4]
 8003b76:	6014      	str	r4, [r2, #0]
 8003b78:	4628      	mov	r0, r5
 8003b7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b7e:	f7ff bcf4 	b.w	800356a <__malloc_unlock>
 8003b82:	42a3      	cmp	r3, r4
 8003b84:	d90c      	bls.n	8003ba0 <_free_r+0x4c>
 8003b86:	6821      	ldr	r1, [r4, #0]
 8003b88:	1862      	adds	r2, r4, r1
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	bf04      	itt	eq
 8003b8e:	681a      	ldreq	r2, [r3, #0]
 8003b90:	685b      	ldreq	r3, [r3, #4]
 8003b92:	6063      	str	r3, [r4, #4]
 8003b94:	bf04      	itt	eq
 8003b96:	1852      	addeq	r2, r2, r1
 8003b98:	6022      	streq	r2, [r4, #0]
 8003b9a:	6004      	str	r4, [r0, #0]
 8003b9c:	e7ec      	b.n	8003b78 <_free_r+0x24>
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	685a      	ldr	r2, [r3, #4]
 8003ba2:	b10a      	cbz	r2, 8003ba8 <_free_r+0x54>
 8003ba4:	42a2      	cmp	r2, r4
 8003ba6:	d9fa      	bls.n	8003b9e <_free_r+0x4a>
 8003ba8:	6819      	ldr	r1, [r3, #0]
 8003baa:	1858      	adds	r0, r3, r1
 8003bac:	42a0      	cmp	r0, r4
 8003bae:	d10b      	bne.n	8003bc8 <_free_r+0x74>
 8003bb0:	6820      	ldr	r0, [r4, #0]
 8003bb2:	4401      	add	r1, r0
 8003bb4:	1858      	adds	r0, r3, r1
 8003bb6:	4282      	cmp	r2, r0
 8003bb8:	6019      	str	r1, [r3, #0]
 8003bba:	d1dd      	bne.n	8003b78 <_free_r+0x24>
 8003bbc:	6810      	ldr	r0, [r2, #0]
 8003bbe:	6852      	ldr	r2, [r2, #4]
 8003bc0:	605a      	str	r2, [r3, #4]
 8003bc2:	4401      	add	r1, r0
 8003bc4:	6019      	str	r1, [r3, #0]
 8003bc6:	e7d7      	b.n	8003b78 <_free_r+0x24>
 8003bc8:	d902      	bls.n	8003bd0 <_free_r+0x7c>
 8003bca:	230c      	movs	r3, #12
 8003bcc:	602b      	str	r3, [r5, #0]
 8003bce:	e7d3      	b.n	8003b78 <_free_r+0x24>
 8003bd0:	6820      	ldr	r0, [r4, #0]
 8003bd2:	1821      	adds	r1, r4, r0
 8003bd4:	428a      	cmp	r2, r1
 8003bd6:	bf04      	itt	eq
 8003bd8:	6811      	ldreq	r1, [r2, #0]
 8003bda:	6852      	ldreq	r2, [r2, #4]
 8003bdc:	6062      	str	r2, [r4, #4]
 8003bde:	bf04      	itt	eq
 8003be0:	1809      	addeq	r1, r1, r0
 8003be2:	6021      	streq	r1, [r4, #0]
 8003be4:	605c      	str	r4, [r3, #4]
 8003be6:	e7c7      	b.n	8003b78 <_free_r+0x24>
 8003be8:	bd38      	pop	{r3, r4, r5, pc}
 8003bea:	bf00      	nop
 8003bec:	200000ac 	.word	0x200000ac

08003bf0 <_realloc_r>:
 8003bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf2:	4607      	mov	r7, r0
 8003bf4:	4614      	mov	r4, r2
 8003bf6:	460e      	mov	r6, r1
 8003bf8:	b921      	cbnz	r1, 8003c04 <_realloc_r+0x14>
 8003bfa:	4611      	mov	r1, r2
 8003bfc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003c00:	f7ff bc28 	b.w	8003454 <_malloc_r>
 8003c04:	b922      	cbnz	r2, 8003c10 <_realloc_r+0x20>
 8003c06:	f7ff ffa5 	bl	8003b54 <_free_r>
 8003c0a:	4625      	mov	r5, r4
 8003c0c:	4628      	mov	r0, r5
 8003c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c10:	f000 f814 	bl	8003c3c <_malloc_usable_size_r>
 8003c14:	42a0      	cmp	r0, r4
 8003c16:	d20f      	bcs.n	8003c38 <_realloc_r+0x48>
 8003c18:	4621      	mov	r1, r4
 8003c1a:	4638      	mov	r0, r7
 8003c1c:	f7ff fc1a 	bl	8003454 <_malloc_r>
 8003c20:	4605      	mov	r5, r0
 8003c22:	2800      	cmp	r0, #0
 8003c24:	d0f2      	beq.n	8003c0c <_realloc_r+0x1c>
 8003c26:	4631      	mov	r1, r6
 8003c28:	4622      	mov	r2, r4
 8003c2a:	f7ff fbf1 	bl	8003410 <memcpy>
 8003c2e:	4631      	mov	r1, r6
 8003c30:	4638      	mov	r0, r7
 8003c32:	f7ff ff8f 	bl	8003b54 <_free_r>
 8003c36:	e7e9      	b.n	8003c0c <_realloc_r+0x1c>
 8003c38:	4635      	mov	r5, r6
 8003c3a:	e7e7      	b.n	8003c0c <_realloc_r+0x1c>

08003c3c <_malloc_usable_size_r>:
 8003c3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c40:	1f18      	subs	r0, r3, #4
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	bfbc      	itt	lt
 8003c46:	580b      	ldrlt	r3, [r1, r0]
 8003c48:	18c0      	addlt	r0, r0, r3
 8003c4a:	4770      	bx	lr

08003c4c <_init>:
 8003c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4e:	bf00      	nop
 8003c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c52:	bc08      	pop	{r3}
 8003c54:	469e      	mov	lr, r3
 8003c56:	4770      	bx	lr

08003c58 <_fini>:
 8003c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c5a:	bf00      	nop
 8003c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c5e:	bc08      	pop	{r3}
 8003c60:	469e      	mov	lr, r3
 8003c62:	4770      	bx	lr
