
---------- Begin Simulation Statistics ----------
final_tick                                 6433104500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63069                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886184                       # Number of bytes of host memory used
host_op_rate                                   123257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   158.56                       # Real time elapsed on the host
host_tick_rate                               40572763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      19543333                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006433                       # Number of seconds simulated
sim_ticks                                  6433104500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11662236                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7180225                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      19543333                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.286621                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.286621                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1069130                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   520748                       # number of floating regfile writes
system.cpu.idleCycles                          475229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121142                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2222140                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.752722                       # Inst execution rate
system.cpu.iew.exec_refs                      4292262                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1660075                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  881331                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2804794                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                455                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12156                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1808922                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24230099                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2632187                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            217599                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22550886                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6532                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                607570                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 110288                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                616755                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            961                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        70928                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          50214                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  27086313                       # num instructions consuming a value
system.cpu.iew.wb_count                      22387669                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.598845                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16220496                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.740036                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22484491                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32811693                       # number of integer regfile reads
system.cpu.int_regfile_writes                17851688                       # number of integer regfile writes
system.cpu.ipc                               0.777230                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.777230                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            430693      1.89%      1.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17515547     76.93%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                58123      0.26%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40808      0.18%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               22388      0.10%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                15247      0.07%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               153438      0.67%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                69804      0.31%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               94591      0.42%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               7865      0.03%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             108      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2470091     10.85%     91.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1338851      5.88%     97.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          207197      0.91%     98.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         343519      1.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22768488                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  985628                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1918405                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       900499                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1334647                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      490247                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021532                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  398351     81.26%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13136      2.68%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    327      0.07%     84.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   799      0.16%     84.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  167      0.03%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17200      3.51%     87.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19385      3.95%     91.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             23815      4.86%     96.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            17061      3.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21842414                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           56545285                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21487170                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          27583085                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24225507                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22768488                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4592                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4686713                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             45489                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3609                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5910530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12390981                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.837505                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.418964                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6703202     54.10%     54.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              743829      6.00%     60.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              842531      6.80%     66.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              894897      7.22%     74.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              882463      7.12%     81.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              772242      6.23%     87.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              846104      6.83%     94.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              458484      3.70%     98.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              247229      2.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12390981                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.769634                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            116840                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           173458                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2804794                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1808922                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8944784                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12866210                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114600                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          529                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       105878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1261                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       212793                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1262                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2735295                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2030469                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            112220                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1277294                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1185849                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.840724                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  216926                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 43                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          139601                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              89858                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            49743                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         9703                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4516041                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            103580                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11757648                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.662180                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.658156                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6978197     59.35%     59.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1063554      9.05%     68.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          737234      6.27%     74.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          899708      7.65%     82.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          313255      2.66%     84.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          190262      1.62%     86.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          189931      1.62%     88.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          121785      1.04%     89.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1263722     10.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11757648                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543333                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620363                       # Number of memory references committed
system.cpu.commit.loads                       2209546                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027361                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     683007                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974905                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170739                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292571      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211791     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18839      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135123      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           48      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62266      0.32%     81.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89986      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3687      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103869     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170769      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105677      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240048      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543333                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1263722                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3467836                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3467836                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3488993                       # number of overall hits
system.cpu.dcache.overall_hits::total         3488993                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       169471                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169471                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       170174                       # number of overall misses
system.cpu.dcache.overall_misses::total        170174                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9593955994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9593955994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9593955994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9593955994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3637307                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3637307                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3659167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3659167                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046592                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046592                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046506                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046506                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56611.195980                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56611.195980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56377.331402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56377.331402                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       136734                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          322                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2655                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.500565                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47080                       # number of writebacks
system.cpu.dcache.writebacks::total             47080                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99664                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99664                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99664                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        70191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        70191                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4268257494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4268257494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4279497494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4279497494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019192                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019192                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019182                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019182                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61143.688942                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61143.688942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60969.319343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60969.319343                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69669                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2089765                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2089765                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       132597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6937847000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6937847000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2222362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2222362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52322.805192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52322.805192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99563                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99563                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33034                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33034                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1655402500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1655402500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50112.081492                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50112.081492                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378071                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378071                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2656108994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2656108994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72032.027824                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72032.027824                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2612854994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2612854994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71053.626139                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71053.626139                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        21157                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         21157                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          703                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          703                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        21860                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21860                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.032159                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.032159                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11240000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11240000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.017566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.017566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29270.833333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29270.833333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.514506                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3559184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             70181                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.714353                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.514506                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7388515                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7388515                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2364428                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6092218                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3470468                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                353579                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 110288                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1147862                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  9971                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25587130                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 47553                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2632657                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1664287                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          6069                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6688                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2834565                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13706816                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2735295                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1492633                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9425364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239994                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        659                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1132                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          9180                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1923007                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 39109                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           12390981                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.148991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.263456                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8127549     65.59%     65.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   218124      1.76%     67.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   255427      2.06%     69.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   262560      2.12%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   338756      2.73%     74.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   291689      2.35%     76.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   314758      2.54%     79.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   247514      2.00%     81.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2334604     18.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12390981                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212595                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.065334                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1881563                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1881563                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1881563                       # number of overall hits
system.cpu.icache.overall_hits::total         1881563                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41444                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41444                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41444                       # number of overall misses
system.cpu.icache.overall_misses::total         41444                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1138101497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1138101497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1138101497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1138101497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1923007                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1923007                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1923007                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1923007                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021552                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021552                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021552                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021552                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27461.188519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27461.188519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27461.188519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27461.188519                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1438                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.294118                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        36205                       # number of writebacks
system.cpu.icache.writebacks::total             36205                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4716                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4716                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4716                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4716                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        36728                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        36728                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        36728                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        36728                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    955087499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    955087499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    955087499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    955087499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019099                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019099                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019099                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019099                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26004.342709                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26004.342709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26004.342709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26004.342709                       # average overall mshr miss latency
system.cpu.icache.replacements                  36205                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1881563                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1881563                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41444                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41444                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1138101497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1138101497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1923007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1923007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021552                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021552                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27461.188519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27461.188519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        36728                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        36728                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    955087499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    955087499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26004.342709                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26004.342709                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.787671                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1918291                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             36728                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.229661                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.787671                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3882742                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3882742                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1924389                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2209                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      386205                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  595244                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1236                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 961                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 398103                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1039                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1966                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6433104500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 110288                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2548047                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1854601                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3344                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3614089                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4260612                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               25077510                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 24611                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 222992                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16444                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3951781                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28784511                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    62238959                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 37284556                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1235445                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422389                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6362014                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      80                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1609867                       # count of insts added to the skid buffer
system.cpu.rob.reads                         34476353                       # The number of ROB reads
system.cpu.rob.writes                        48755062                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543333                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                29134                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16352                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45486                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               29134                       # number of overall hits
system.l2.overall_hits::.cpu.data               16352                       # number of overall hits
system.l2.overall_hits::total                   45486                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53829                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61408                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7579                       # number of overall misses
system.l2.overall_misses::.cpu.data             53829                       # number of overall misses
system.l2.overall_misses::total                 61408                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    590832000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3998374000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4589206000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    590832000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3998374000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4589206000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            36713                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            70181                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106894                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           36713                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           70181                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106894                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.206439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.767002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.574476                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.206439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.767002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.574476                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77956.458636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74279.180367                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74733.031527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77956.458636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74279.180367                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74733.031527                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31969                       # number of writebacks
system.l2.writebacks::total                     31969                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61397                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61397                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    512684500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3448559500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3961244000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    512684500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3448559500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3961244000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.206140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.767002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.574373                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.206140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.767002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.574373                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67743.723573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64065.085734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64518.526964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67743.723573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64065.085734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64518.526964                       # average overall mshr miss latency
system.l2.replacements                          54448                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47080                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47080                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        35811                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            35811                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        35811                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        35811                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.100000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.100000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              1583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1583                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35186                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2539796000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2539796000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36769                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36769                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.956947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72182.004206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72182.004206                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2180182000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2180182000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.956947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61961.632467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61961.632467                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          29134                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29134                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    590832000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    590832000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        36713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          36713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.206439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.206439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77956.458636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77956.458636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    512684500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    512684500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.206140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.206140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67743.723573                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67743.723573                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14769                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14769                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1458578000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1458578000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33412                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33412                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.557973                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557973                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78237.300864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78237.300864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18643                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18643                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1268377500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1268377500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.557973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.557973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68035.053371                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68035.053371                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7961.065698                       # Cycle average of tags in use
system.l2.tags.total_refs                      212316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62640                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.389464                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     216.899215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1198.713795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6545.452688                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.146327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.799005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971810                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5743                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1761304                       # Number of tag accesses
system.l2.tags.data_accesses                  1761304                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000438357250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1939                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1939                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152252                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30031                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61397                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31969                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61397                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31969                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61397                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31969                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.651882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.989313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.101535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1936     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1939                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.470861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.446590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.921900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1509     77.82%     77.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      1.08%     78.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              355     18.31%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      1.96%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.67%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1939                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3929408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2046016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    610.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    318.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6405863500                       # Total gap between requests
system.mem_ctrls.avgGap                      68610.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       484352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3444608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2043968                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 75290553.728763461113                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 535450341.277683258057                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 317726534.676997721195                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7568                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53829                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31969                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    262917750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1672238750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 145472455750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34740.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31065.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4550422.46                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       484352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3445056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3929408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       484352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       484352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2046016                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2046016                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7568                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53829                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61397                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31969                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31969                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     75290554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    535519981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        610810535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     75290554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     75290554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    318044888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       318044888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    318044888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     75290554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    535519981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       928855423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61390                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31937                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1825                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               784094000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             306950000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1935156500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12772.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31522.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47472                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21886                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.33                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.53                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23969                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   249.193875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.274745                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.990429                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10403     43.40%     43.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6352     26.50%     69.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2290      9.55%     79.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1152      4.81%     84.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          739      3.08%     87.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          475      1.98%     89.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          319      1.33%     90.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          243      1.01%     91.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1996      8.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23969                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3928960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2043968                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              610.740895                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              317.726535                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.25                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        91120680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48431790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224338800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87200100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 507692640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2356540170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    485857440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3801181620                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   590.878264                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1235600250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    214760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4982744250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        80017980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42530565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      213985800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79511040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 507692640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2258149620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    568712640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3750600285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   583.015601                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1449524500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    214760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4768820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26211                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31969                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21233                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35186                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26211                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       175997                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       175997                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 175997                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5975424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5975424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5975424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61398                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60619000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76746250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             70140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79049                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        36205                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45068                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36769                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36769                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         36728                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33412                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       109646                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       210051                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                319697                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4666752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7504704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12171456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54463                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2046976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           161367                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011124                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104940                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 159573     98.89%     98.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1793      1.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             161367                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6433104500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          189681500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          55113457                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         105288476                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
